{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 19 16:46:53 2014 " "Info: Processing started: Fri Dec 19 16:46:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Info: Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Read_FSM " "Info: Found entity 1: LCD_Read_FSM" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_ram_with_init " "Info: Found entity 1: sp_ram_with_init" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_asc_hex " "Info: Found entity 1: bin_to_asc_hex" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_asc_hex_tb " "Info: Found entity 2: bin_to_asc_hex_tb" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_mem_read " "Info: Found entity 1: lcd_mem_read" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux35.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux35.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux35 " "Info: Found entity 1: mux35" {  } { { "mux35.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux35.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Info: Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux18 " "Info: Found entity 1: mux18" {  } { { "mux18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux18.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_18.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_18 " "Info: Found entity 1: mux3_18" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(26) " "Warning (10268): Verilog HDL information at control_unit_microprogramed.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(326) " "Warning (10268): Verilog HDL information at control_unit_microprogramed.v(326): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 326 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Info: Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Info: Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Info: Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Info: Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Info: Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_jpc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file somador_jpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_jpc " "Info: Found entity 1: somador_jpc" {  } { { "somador_jpc.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador_jpc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lcd " "Info: Found entity 1: mux_lcd" {  } { { "mux_lcd.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_lcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "musa.v(297) " "Critical Warning (10846): Verilog HDL Instantiation warning at musa.v(297): instance has no name" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 297 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "musa " "Info: Elaborating entity \"musa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_reg musa.v(51) " "Warning (10858): Verilog HDL warning at musa.v(51): object flag_reg used but never assigned" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 musa.v(81) " "Warning (10230): Verilog HDL assignment warning at musa.v(81): truncated value with size 8 to match size of target (1)" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg\[2\] 0 musa.v(51) " "Warning (10030): Net \"flag_reg\[2\]\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg\[1\] 0 musa.v(51) " "Warning (10030): Net \"flag_reg\[1\]\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg\[0\] 0 musa.v(51) " "Warning (10030): Net \"flag_reg\[0\]\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_microprogramed control_unit_microprogramed:cum01 " "Info: Elaborating entity \"control_unit_microprogramed\" for hierarchy \"control_unit_microprogramed:cum01\"" {  } { { "musa.v" "cum01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brfl_control control_unit_microprogramed.v(26) " "Warning (10240): Verilog HDL Always Construct warning at control_unit_microprogramed.v(26): inferring latch(es) for variable \"brfl_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brfl_control control_unit_microprogramed.v(26) " "Info (10041): Inferred latch for \"brfl_control\" at control_unit_microprogramed.v(26)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu01 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu01\"" {  } { { "musa.v" "alu01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(36) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags_out alu.v(36) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"flags_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Info (10041): Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Info (10041): Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Info (10041): Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Info (10041): Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Info (10041): Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Info (10041): Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Info (10041): Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Info (10041): Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Info (10041): Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Info (10041): Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Info (10041): Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Info (10041): Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Info (10041): Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Info (10041): Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Info (10041): Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Info (10041): Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Info (10041): Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Info (10041): Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Info (10041): Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Info (10041): Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Info (10041): Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Info (10041): Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Info (10041): Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Info (10041): Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Info (10041): Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Info (10041): Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Info (10041): Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Info (10041): Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Info (10041): Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Info (10041): Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Info (10041): Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Info (10041): Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[0\] alu.v(60) " "Info (10041): Inferred latch for \"flags_out\[0\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[1\] alu.v(60) " "Info (10041): Inferred latch for \"flags_out\[1\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[2\] alu.v(60) " "Info (10041): Inferred latch for \"flags_out\[2\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory01 " "Info: Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory01\"" {  } { { "musa.v" "data_memory01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_memory01\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"data_memory:data_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Info: Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "data_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tth1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tth1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tth1 " "Info: Found entity 1: altsyncram_tth1" {  } { { "db/altsyncram_tth1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_tth1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tth1 data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_tth1:auto_generated " "Info: Elaborating entity \"altsyncram_tth1\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_tth1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory01 " "Info: Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory01\"" {  } { { "musa.v" "instruction_memory01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_memory.mif " "Info: Parameter \"init_file\" = \"instruction_memory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instruction_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lea1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lea1 " "Info: Found entity 1: altsyncram_lea1" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lea1 instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated " "Info: Elaborating entity \"altsyncram_lea1\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_bank registers_bank:rb01 " "Info: Elaborating entity \"registers_bank\" for hierarchy \"registers_bank:rb01\"" {  } { { "musa.v" "rb01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_data registers_bank.v(22) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable \"write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD registers_bank.v(22) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable \"RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS registers_bank.v(25) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(25): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RT registers_bank.v(26) " "Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(26): variable \"RT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 registers_bank.v(19) " "Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 registers_bank.v(19) " "Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_2\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"data_1\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[1\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[2\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[3\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[4\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[5\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[6\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[7\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[8\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[9\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[10\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[11\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[12\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[13\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[14\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[15\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[16\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[17\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[18\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[19\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[20\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[21\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[22\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[23\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[24\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[25\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[26\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[27\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[28\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[29\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[30\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[0\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[1\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[2\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[3\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[4\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[5\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[6\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[7\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[8\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[9\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[10\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[11\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[12\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[13\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[14\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[15\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[16\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[17\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[18\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[19\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[20\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[21\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[22\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[23\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[24\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[25\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[26\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[27\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[28\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[29\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[30\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] registers_bank.v(24) " "Info (10041): Inferred latch for \"registers\[31\]\[31\]\" at registers_bank.v(24)" {  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extend.v 1 1 " "Warning: Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/sign_extend.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend01 " "Info: Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend01\"" {  } { { "musa.v" "sign_extend01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.v 1 1 " "Warning: Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc01 " "Info: Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc01\"" {  } { { "musa.v" "pc01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_adress_out program_counter.v(12) " "Warning (10240): Verilog HDL Always Construct warning at program_counter.v(12): inferring latch(es) for variable \"read_adress_out\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[0\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[0\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[1\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[1\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[2\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[2\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[3\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[3\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[4\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[4\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[5\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[5\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[6\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[6\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[7\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[7\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[8\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[8\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[9\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[9\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[10\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[10\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[11\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[11\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[12\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[12\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[13\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[13\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[14\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[14\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[15\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[15\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[16\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[16\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[17\] program_counter.v(12) " "Info (10041): Inferred latch for \"read_adress_out\[17\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack01 " "Info: Elaborating entity \"stack\" for hierarchy \"stack:stack01\"" {  } { { "musa.v" "stack01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_PC stack.v(40) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable \"read_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(40) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(41) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(41): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(47) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(47): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(48) " "Warning (10235): Verilog HDL Always Construct warning at stack.v(48): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ptr stack.v(36) " "Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_PC stack.v(36) " "Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"write_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[0\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[1\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[2\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[3\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[4\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[5\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[6\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[7\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[8\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[9\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[10\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[11\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[12\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[13\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[14\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[15\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[16\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[17\] stack.v(36) " "Info (10041): Inferred latch for \"write_PC\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[0\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[1\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[2\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[3\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[4\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[5\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[6\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[7\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[8\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[9\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[10\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[11\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[12\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[13\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[14\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[15\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[16\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[17\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[18\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[18\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[19\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[19\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[20\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[20\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[21\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[21\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[22\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[22\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[23\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[23\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[24\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[24\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[25\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[25\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[26\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[26\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[27\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[27\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[28\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[28\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[29\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[29\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[30\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[30\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[31\] stack.v(36) " "Info (10041): Inferred latch for \"ptr\[31\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador01 " "Info: Elaborating entity \"somador\" for hierarchy \"somador:somador01\"" {  } { { "musa.v" "somador01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 190 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_jpc somador_jpc:s_jpc01 " "Info: Elaborating entity \"somador_jpc\" for hierarchy \"somador_jpc:s_jpc01\"" {  } { { "musa.v" "s_jpc01" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Info: Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "musa.v" "mux_alu" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:alu_control " "Info: Elaborating entity \"mux6\" for hierarchy \"mux6:alu_control\"" {  } { { "musa.v" "alu_control" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_18 mux3_18:branch_mux " "Info: Elaborating entity \"mux3_18\" for hierarchy \"mux3_18:branch_mux\"" {  } { { "musa.v" "branch_mux" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3_18.v(10) " "Warning (10240): Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[0\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[1\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[2\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[3\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[4\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[5\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[6\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[7\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[8\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[9\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[10\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[11\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[12\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[13\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[14\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[15\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[16\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3_18.v(10) " "Info (10041): Inferred latch for \"out\[17\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18 mux18:somador_mux " "Info: Elaborating entity \"mux18\" for hierarchy \"mux18:somador_mux\"" {  } { { "musa.v" "somador_mux" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:registers_bank_mux " "Info: Elaborating entity \"mux_5\" for hierarchy \"mux_5:registers_bank_mux\"" {  } { { "musa.v" "registers_bank_mux" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_mem_read lcd_mem_read:lcd_mem_read_u0 " "Info: Elaborating entity \"lcd_mem_read\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\"" {  } { { "musa.v" "lcd_mem_read_u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Read_FSM lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0 " "Info: Elaborating entity \"LCD_Read_FSM\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "LCD_Read_FSM_u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0 " "Info: Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1 " "Info: Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u1" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lcd mux_lcd:comb_131 " "Info: Elaborating entity \"mux_lcd\" for hierarchy \"mux_lcd:comb_131\"" {  } { { "musa.v" "comb_131" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 297 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu01\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu01\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu01\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu01\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 40 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu01\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"alu:alu01\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu01\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"alu:alu01\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6o01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6o01 " "Info: Found entity 1: mult_6o01" {  } { { "db/mult_6o01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu01\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"alu:alu01\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu01\|lpm_divide:Div0 " "Info: Instantiated megafunction \"alu:alu01\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Info: Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info: Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info: Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info: Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_mult7\"" {  } { { "db/mult_6o01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } } { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"alu:alu01\|lpm_mult:Mult0\|mult_6o01:auto_generated\|mac_out8\"" {  } { { "db/mult_6o01.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 39 -1 0 } } { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "84 " "Info: Ignored 84 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "84 " "Info: Ignored 84 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[0\] " "Warning: Latch alu:alu01\|result\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[1\] " "Warning: Latch alu:alu01\|result\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[2\] " "Warning: Latch alu:alu01\|result\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[3\] " "Warning: Latch alu:alu01\|result\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[4\] " "Warning: Latch alu:alu01\|result\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[5\] " "Warning: Latch alu:alu01\|result\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[6\] " "Warning: Latch alu:alu01\|result\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[7\] " "Warning: Latch alu:alu01\|result\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[12\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[13\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[14\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[15\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[16\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[17\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[18\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[19\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[4\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[5\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[6\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[7\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[0\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[1\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[2\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[3\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[8\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[9\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[10\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[11\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux3_18:branch_mux\|out\[0\] " "Warning: Latch mux3_18:branch_mux\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "mux3_18.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[12\] " "Warning: Latch alu:alu01\|result\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[31\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[30\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[29\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[28\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[27\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[26\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[25\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[24\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[23\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[22\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[21\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[10\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[10\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[18\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[18\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[2\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[2\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[26\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[26\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[21\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[21\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[19\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[19\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[17\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[17\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[23\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[23\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[11\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[11\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[13\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[13\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[9\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[9\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[15\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[15\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[5\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[5\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[3\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[3\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[1\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[1\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[7\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[7\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[27\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[27\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[29\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[29\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[25\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[25\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[31\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[31\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[8\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[8\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[24\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[24\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[16\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[16\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[20\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[20\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[12\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[12\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[4\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[4\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[28\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[28\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[22\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[22\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[14\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[14\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[6\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[6\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registers_bank:rb01\|registers\[30\]\[20\] " "Warning: Latch registers_bank:rb01\|registers\[30\]\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registers_bank.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[13\] " "Warning: Latch alu:alu01\|result\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[14\] " "Warning: Latch alu:alu01\|result\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[15\] " "Warning: Latch alu:alu01\|result\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[16\] " "Warning: Latch alu:alu01\|result\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[17\] " "Warning: Latch alu:alu01\|result\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[18\] " "Warning: Latch alu:alu01\|result\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[19\] " "Warning: Latch alu:alu01\|result\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[8\] " "Warning: Latch alu:alu01\|result\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[9\] " "Warning: Latch alu:alu01\|result\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[10\] " "Warning: Latch alu:alu01\|result\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[11\] " "Warning: Latch alu:alu01\|result\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_unit_microprogramed:cum01\|brfl_control " "Warning: Latch control_unit_microprogramed:cum01\|brfl_control has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[31\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_unit_microprogramed.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[31\] " "Warning: Latch alu:alu01\|result\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[30\] " "Warning: Latch alu:alu01\|result\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[29\] " "Warning: Latch alu:alu01\|result\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[28\] " "Warning: Latch alu:alu01\|result\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[27\] " "Warning: Latch alu:alu01\|result\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[26\] " "Warning: Latch alu:alu01\|result\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[25\] " "Warning: Latch alu:alu01\|result\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[24\] " "Warning: Latch alu:alu01\|result\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[23\] " "Warning: Latch alu:alu01\|result\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[22\] " "Warning: Latch alu:alu01\|result\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[21\] " "Warning: Latch alu:alu01\|result\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:alu01\|result\[20\] " "Warning: Latch alu:alu01\|result\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 44 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_on_out VCC " "Warning (13410): Pin \"lcd_on_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_blon_out VCC " "Warning (13410): Pin \"lcd_blon_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rw_out GND " "Warning (13410): Pin \"lcd_rw_out\" is stuck at GND" {  } { { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~31 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~32 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~33 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~34 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~35 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~36 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|mLCD_ST~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~29 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~30 " "Info: Register \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\|ST~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|ALTSYNCRAM 7 " "Info: Removed 7 MSB VCC or GND address nodes from RAM block \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_lea1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_lea1.tdf" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "instruction_memory.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v" 74 0 0 } } { "musa.v" "" { Text "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v" 139 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4464 " "Info: Implemented 4464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4376 " "Info: Implemented 4376 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Info: Implemented 6 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2089 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2089 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 19 16:47:37 2014 " "Info: Processing ended: Fri Dec 19 16:47:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Info: Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Info: Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
