# Awesome-Analog-IC-Design-Automation

## Table of content

- Survey
- Papers
  - Analog Circuit Modeling
  - Analog Circuit Sizing Optimization & Analog Circuit Synthesis
  - Analog Circuit Performance Space Exploration
  - Analog Circuit Analysis
  - Analog Circuit Placement
  - Analog Circuit Routing
  - Analog IC Fault Testing and Diagnosis
  - Synthesis-friendly Analog Circuits Design Automation
- Open-source Repositiories



## Survey

- Review: Machine Learning Techniques in Analog/RF Integrated Circuit Design, Synthesis, Layout, and Test [[PDF]](https://www.sciencedirect.com/science/article/abs/pii/S0167926020302947?casa_token=Hx7EK98EbcIAAAAA:39QF_rULshCpat5NXpVvCTwAebqRBQTsTCfp1gYmK2mubpu-4ubSebzDx5XGc-7XtkTfxUUrnw)
  - *Engin Afacan, Nuno Lourenço, RicardoMartins, Günhan Dündar, VLSI 20201*

- Applications of Artiﬁcial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review [[PDF]](https://ieeexplore.ieee.org/abstract/document/9383813)
  - *Morteza Fayazi,  Zachary Colter, Ehsan Afshari,  and Ronald Dreslinski, IEEE TCAS-I 2021*
- Challenges and opportunities toward fully automated analog layout design [[PDF]](https://iopscience.iop.org/article/10.1088/1674-4926/41/11/111407/meta)
  - *Hao Chen, Mingjie Liu, Xiyuan Tang, Keren Zhu, Nan Sun, and David Z. Pan, JOS 2020*



## Papers

### Analog Circuit Modeling

- Efficient Performance Trade-off Modeling for Analog Circuit based on Bayesian Neural Network [[PDF]](https://ieeexplore.ieee.org/abstract/document/8942174)
  - *Zhengqi Gao, Jun Tao, Fan Yang, Yangfeng su, Dian zhou ,and Xuan Zeng, iccad 2019*

- Co-learning Bayesian model fusion: Efﬁcient performance modeling of analog and mixed-signal circuits using side information [[PDF]](https://ieeexplore.ieee.org/abstract/document/7372621/)
  - *Fa Wang, Manzil Zaheer, Xin Li, Jean-Olivier Plouchart, and Alberto Valdes-Garcia, ICCAD, 2015*

- Efﬁcient hierarchical performance modeling for integrated circuits via Bayesian co-learning [[PDF]](https://dl.acm.org/doi/abs/10.1145/3061639.3062235)
  - *Mohamad Alawieh, Fa Wang, and Xin Li, DAC 2017*

- S<sup>2</sup>-PM semi-supervised learning for efﬁcient performance modeling of analog and mixed signal circuits [[PDF]](https://dl.acm.org/doi/abs/10.1145/3287624.3287657)
  - *Mohamed Baker Alawieh, Xiyuan Tang, and David Z. Pan, ASPDAC 2019*

- Rethinking sparsity in performance modeling for analog and mixed circuits using spike and slab models [[PDF]](https://dl.acm.org/doi/abs/10.1145/3316781.3317896)
  - *Mohamed Baker Alawieh, Sinead A. Williamson, and David Z. Pan, DAC 2019*

- Modelling a simple current to voltage converter using ANN [[PDF]](https://ieeexplore.ieee.org/abstract/document/7853224/authors#authors)
  - *Veepsa Bhatia, Kriti Gupta, Nidhi Batra, Neeta Pandey, ICPEICES 2016*

- Modelling and design of inverter threshold quantization based current comparator using artiﬁcial neural networks [[PDF]](https://www.researchgate.net/publication/299518789_Modelling_and_Design_of_Inverter_Threshold_Quantization_based_Current_Comparator_using_Artificial_Neural_Networks)
  - *Veepsa Bhatia, Neeta Pandey, Asok Bhattacharyya, International Journal of Electrical and Computer Engineering (IJECE) 2016*

### Analog Circuit Sizing Optimization & Analog Circuit Synthesis

- Artiﬁcial Neural Network Assisted Analog IC Sizing Tool [[PDF]](https://ieeexplore.ieee.org/abstract/document/8795293)
  - *Gamze İslamoğlu, Tuğberk Oğulcan Çakici, Engin Afacan, Günhan Dündar, SMACD 2019*

- An efﬁcient Bayesian optimization approach for automated optimization of analog circuits [[PDF]](https://ieeexplore.ieee.org/abstract/document/8116661)
  - *Wenlong Lyu, Pan Xue, Fan Yang, Changhao Yan, Zhiliang Hong, Xuan Zeng, Dian Zhou, IEEE TCAS-I, 2018*

- Batch Bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design [[PDF]](http://proceedings.mlr.press/v80/lyu18a.html?ref=https://githubhelp.com)
  - *Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng, PMLR,2018*

- Multi-objective bayesian optimization for analog/rf circuit synthesis [[PDF]](https://dl.acm.org/doi/abs/10.1145/3195970.3196078)
  - *Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng, DAC 2018*

- Bayesian optimization approach for analog circuit synthesis using neural network [[PDF]](https://ieeexplore.ieee.org/abstract/document/8714788)
  - *Shuhan Zhang, Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng, DATE 2019*

- Analog circuit generator based on deep neural network enhanced combinatorial optimization [[PDF]](https://dl.acm.org/doi/abs/10.1145/3316781.3322468)
  - *Kourosh Hakhamaneshi, Nick Werblun, Pieter Abbeel, and Vladimir, DAC 2019*

- Smart-MSP: A self-adaptive multiple starting point optimization approach for analog circuit synthesis [[PDF]](https://ieeexplore.ieee.org/abstract/document/7984897/)
  - *Yishi Yang, Hengliang Zhu, Zhaori Bi, Changhao Yan, Dian Zhou, Yangfeng Su, Xuan Zeng,  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017*

- Learning to design circuits [[PDF]](https://arxiv.org/abs/1812.02734)
  - *Hanrui Wang, Jiacheng Yang, Hae-Seung Lee, Song Han, arxiv 2020*

- A seizure-detection IC employing machine learning to overcome data-conversion and analog-processing non-idealities [[PDF]](https://ieeexplore.ieee.org/abstract/document/7338456)
  - *Jintao Zhang, Liechao Huang, Zhuo Wang, Naveen Verma, CICC 2015*

- Prediction of element values of OpAmp for required speciﬁcations utilizing deep learning [[PDF]](https://ieeexplore.ieee.org/abstract/document/8253353)
  - *Nobukazu Takai, Masafumi Fukuda, ISESD 2017*

- On the exploration of promising analog ic designs via artiﬁcial neural networks [[PDF]](https://ieeexplore.ieee.org/abstract/document/8434896)
  - *Nuno Lourenço, João Rosa, Ricardo Martins, Helena Aidos; António Canelas, Ricardo Póvoa, Nuno Horta, SMACD, 2018*

- RF-LNA circuit synthesis using an array of artiﬁcial neural networks with constrained inputs [[PDF]](https://ieeexplore.ieee.org/abstract/document/7168698)
  - *Etienne Dumesnil, Frederic Nabki, Mounir Boukadoum, ISCAS, 2015*

- Using Polynomial Regression and Artiﬁcial Neural Networks for Reusable Analog IC Sizing [[PDF]](https://ieeexplore.ieee.org/abstract/document/8795282)
  - *N. Lourenço, E. Afacan, R. Martins, F. Passos, A. Canelas, R. Póvoa, N. Horta, G. Dundar, SMCAD, 2019*

- Deep reinforcement learning for analog circuit sizing [[PDF]](https://ieeexplore.ieee.org/abstract/document/9181149)
  - *Zhenxin Zhao, Lihong Zhang, ISCAS 2020*

- AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs [[PDF]](https://ieeexplore.ieee.org/abstract/document/9116200)
  - *Keertana Settaluri, Ameer Haj-Ali, Qijing Huang, Kourosh Hakhamaneshi, Borivoje Nikolic, DATE 2020*

- Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards [[PDF]](https://dl.acm.org/doi/abs/10.1145/3551901.3556474)
  - *Yannick Uhlmann, Michael Essich, Lennart Bramlage, Jürgen Scheible, and Cristóbal Curio, MLCAD 2022*
- Domain Knowledge-Infused Deep Learning for Automated Analog/Radio-Frequency Circuit Parameter Optimization [[PDF]](https://dl.acm.org/doi/10.1145/3489517.3530501)
  - *Weidong Cao, Mouhacine Benosman, Xuan Zhang, Rui Ma, DAC 2022*
- VLSI Placement Parameter Optimization using Deep Reinforcement Learning [[PDF]](https://dl.acm.org/doi/10.1145/3400302.3415690)
  - *Anthony Agnesina, Kyungwook Chang, and Sung Kyu Lim, ICCAD 2020*
- GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning [[PDF]](https://ieeexplore.ieee.org/abstract/document/9218757)
  - *Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, Song Han, DAC 2020*

### Analog Circuit Performance Space Exploration

- An efﬁcient learning based approach for performance exploration on analog and RF circuit synthesis [[PDF]](https://dl.acm.org/doi/abs/10.1145/3316781.3322467)
  - *Po-Cheng Pan, Chien-Chia Huang, and Hung-Ming Chen, DAC 2019*
- An Analog/RF Circuit Synthesis and Design Assistant Tool for Analog IP: DATA-IP



- Harvesting design knowledge from the internet: High-dimensional performance tradeoff modeling for large-scale analog circuits



- Late Breaking Results: An Efﬁcient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis



- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration



### Analog Circuit Analysis

- Comprehensive generation of hierarchical placement rules for analog integrated circuits



- Detecting system symmetry constraints for analog circuits with graph similarity.



- Analog placement constraint extraction and exploration with the application to layout retargeting.



- S3DET: Detecting system symmetry constraints for analog circuits with graph similarity.



- Towards decrypting the art of analog layout: Placement quality prediction via transfer learning.



- Analog layout synthesis with knowledge mining



- A general approach for identifying hierarchical symmetry constraints for analog circuit layout.



- GANA: Graph convolutional network based automated netlist annotation for analog circuits.



- Bayesian optimization assisted hierarchical analog layout synthesis.



- Design Rule Checking with a CNN Based Feature Extractor



- MLParest: Machine Learning based Parasitic Estimation for Custom Circuit Design



### Analog Circuit Placement

- Are Analytical Techniques Worthwhile for Analog IC Placement? [[PDF]](https://ieeexplore.ieee.org/document/9774498/)
  - *Yishuang Lin, Yaguang Li, Donghao Fang, Meghna Madhusudan, Sachin S. Sapatnekar, Ramesh Harjani, Jiang Hu, DATE 2022*

- Align: Open-source analog layout automation from the ground up



- Artiﬁcial Neural Networks as an Alternative for Automatic Analog IC Placement



- Semi-Supervised Artiﬁcial Neural Networks towards Analog IC Placement Recommender



- Wellgan: Generative-adversarial-network-guided well generation for analog/mixed-signal circuit layout



- Two-step RF IC block synthesis with preoptimized inductors and full layout generation in-the-loop



- Current-ﬂow and current-density-aware multi-objective optimization of analog IC placement



- Analog placement with current ﬂowand symmetry constraints using PCP-SP



- MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence



- Fully autonomous mixed signal SoC design & layout generation platform



- GUI-Enhanced layout generation of ffe sst txs for fast high-speed serial link design



- BAG2: A process-portable framework for generator-based ams circuit design



- Layout-dependent effects-aware analytical analog placement.



- Hierarchical and analytical placement techniques for high-performance analog circuits



- A compiled 9-bit 20-MS/s 3.5-fJ/conv. step SAR ADC in 28-nm FDSOI for bluetooth low energy receivers.



- A hybrid design automation tool for sar-adcs in IoT



- Analog placement with current flow and symmetry constraints using PCP-SP



- Device layer-aware analytical placement for analog circuits.



- Effective analog/mixed-signal circuit placement considering system signal flow



- Exploring a machine learning approach to performance driven analog IC placement.



- A customized graph neural network model for guiding analog IC placement.



- From Speciﬁcation to Silicon: Towards Analog/Mixed-Signal Design Automation using Surrogate NN Models with Transfer Learning



### Analog Circuit Routing

- A pre-search assisted ILP approach to analog integrated circuit routing



- Reliability-driven power/ground routing for analog ICs



- Toward silicon-proven detailed routing for analog and mixed-signal circuits.



- GeniusRoute: A new analog routing paradigm using generative neural network guidance.



- Attention Routing: Track-Assignment Detailed Routing Using Attention-Based Reinforcement Learning [[PDF]](https://asmedigitalcollection.asme.org/IDETC-CIE/proceedings-abstract/IDETC-CIE2020/V11AT11A002/1090194)
  - *Haiguang Liao, Qingyi Dong, Xuliang Dong, Wentai Zhang, Wangyang Zhang, Weiyi Qi, Elias Fallon, Levent Burak Kara, IDETC/DAC 2020*



### Synthesis-friendly Analog Circuits Design Automation

- An all-digital scalable and reconfigurable wide-input range stochastic ADC using only standard cells.



- A fully automated verilog-to-layout synthesized ADC demonstrating 56 dB-SNDR with 2 MHz-BW



- A reusable code-based SAR-ADC design with CDAC compiler and synthesizable analog building blocks.



- A fully synthesizable distributed and scalable all-digital LDO in 10 nm CMOS



- A 60-fJ/step 11-ENOB VCO-based CTDSM synthesized from digital standard cell library



- A scaling compatible, synthesis friendly VCO-based delta-sigma ADC design and synthesis methodology.



- Edge-pursuit comparator: An energy-scalable oscillator collapse-based comparator with application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC.



## Open-source Repositories

