{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541976155440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541976155446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 17:42:35 2018 " "Processing started: Sun Nov 11 17:42:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541976155446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976155446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976155447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541976155956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541976155956 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "user_fsm.v " "Can't analyze file -- file user_fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1541976165713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976165720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976165725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976165731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976165737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 3 3 " "Found 3 design units, including 3 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165743 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_control " "Found entity 2: main_control" {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165743 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_datapath " "Found entity 3: main_datapath" {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976165743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x4 " "Found entity 1: ram400x4" {  } { { "ram400x4.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/ram400x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541976165749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976165749 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_LOAD_X main.v(148) " "Verilog HDL error at main.v(148): object \"S_LOAD_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 148 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165750 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WAIT_PLOT main.v(148) " "Verilog HDL error at main.v(148): object \"S_WAIT_PLOT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 148 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165750 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WAIT_PLOT main.v(149) " "Verilog HDL error at main.v(149): object \"S_WAIT_PLOT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 149 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_0 main.v(149) " "Verilog HDL error at main.v(149): object \"S_PLOT_0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 149 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_0 main.v(150) " "Verilog HDL error at main.v(150): object \"S_PLOT_0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 150 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_1 main.v(150) " "Verilog HDL error at main.v(150): object \"S_PLOT_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 150 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_1 main.v(151) " "Verilog HDL error at main.v(151): object \"S_PLOT_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 151 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_2 main.v(151) " "Verilog HDL error at main.v(151): object \"S_PLOT_2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 151 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_2 main.v(152) " "Verilog HDL error at main.v(152): object \"S_PLOT_2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 152 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_3 main.v(152) " "Verilog HDL error at main.v(152): object \"S_PLOT_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 152 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_3 main.v(153) " "Verilog HDL error at main.v(153): object \"S_PLOT_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 153 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_LOAD_X main.v(154) " "Verilog HDL error at main.v(154): object \"S_LOAD_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 154 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_LOAD_X main.v(156) " "Verilog HDL error at main.v(156): object \"S_LOAD_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 156 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_LOAD_X main.v(158) " "Verilog HDL error at main.v(158): object \"S_LOAD_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 158 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_LOAD_X main.v(177) " "Verilog HDL error at main.v(177): object \"S_LOAD_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 177 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_0 main.v(178) " "Verilog HDL error at main.v(178): object \"S_PLOT_0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 178 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_1 main.v(179) " "Verilog HDL error at main.v(179): object \"S_PLOT_1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 179 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_2 main.v(183) " "Verilog HDL error at main.v(183): object \"S_PLOT_2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 183 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_PLOT_3 main.v(187) " "Verilog HDL error at main.v(187): object \"S_PLOT_3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "main.v" "" { Text "C:/Users/Peter/OneDrive/1T8Semester1/ECE241/Lab projects/Space_invaders/main.v" 187 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1541976165751 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541976165907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 11 17:42:45 2018 " "Processing ended: Sun Nov 11 17:42:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541976165907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541976165907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541976165907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541976165907 ""}
