#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Aug 10 20:06:01 2024
# Process ID: 2915263
# Current directory: /home/franco/Desktop/arqui/MIPSPipeline
# Command line: vivado
# Log file: /home/franco/Desktop/arqui/MIPSPipeline/vivado.log
# Journal file: /home/franco/Desktop/arqui/MIPSPipeline/vivado.jou
# Running On: franco-desktop, OS: Linux, CPU Frequency: 4499.113 MHz, CPU Physical cores: 4, Host memory: 33521 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-3
Top: top
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8515.914 ; gain = 372.758 ; free physical = 1246 ; free virtual = 19744
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart.v:5]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter SB_TICKS bound to: 16 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_brg' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_brg.v:6]
	Parameter BAUDRATE_PRECISION bound to: 9 - type: integer 
	Parameter BAUDRATE_PERIOD bound to: 326 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_brg' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_brg.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_rx.v:6]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter SB_TICKS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_rx.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_tx.v:6]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter SB_TICKS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_tx.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/fifo.v:6]
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WORD_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/fifo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart.v:5]
INFO: [Synth 8-6157] synthesizing module 'debugger' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_IN_BUS_SIZE bound to: 32 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_BANK_BUS_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_SLOT_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_DATA_BUS_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_reader' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_reader.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter OUT_BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_reader.v:57]
INFO: [Synth 8-6155] done synthesizing module 'uart_reader' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_reader.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_writer' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_writer.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter IN_BUS_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_writer.v:57]
INFO: [Synth 8-6155] done synthesizing module 'uart_writer' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_writer.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_printer' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/register_printer.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_BANK_BUS_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_printer' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/register_printer.v:5]
INFO: [Synth 8-6157] synthesizing module 'memory_printer' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/memory_printer.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter MEMORY_SLOT_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_DATA_BUS_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_printer' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/memory_printer.v:5]
INFO: [Synth 8-6157] synthesizing module 'debugger_control' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger_control.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_IN_BUS_SIZE bound to: 32 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger_control.v:110]
INFO: [Synth 8-6155] done synthesizing module 'debugger_control' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger_control.v:5]
INFO: [Synth 8-6155] done synthesizing module 'debugger' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger.v:5]
INFO: [Synth 8-6157] synthesizing module 'mips' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mips.v:5]
	Parameter PC_BUS_SIZE bound to: 32 - type: integer 
	Parameter DATA_BUS_SIZE bound to: 32 - type: integer 
	Parameter INSTRUCTION_BUS_SIZE bound to: 32 - type: integer 
	Parameter INSTRUCTION_MEMORY_WORD_SIZE_IN_BYTES bound to: 4 - type: integer 
	Parameter INSTRUCTION_MEMORY_SIZE_IN_WORDS bound to: 64 - type: integer 
	Parameter REGISTERS_BANK_SIZE bound to: 32 - type: integer 
	Parameter DATA_MEMORY_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module '_if' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/if.v:5]
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter WORD_SIZE_IN_BYTES bound to: 4 - type: integer 
	Parameter MEM_SIZE_IN_WORDS bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/adder.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/adder.v:5]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/pc.v:5]
	Parameter PC_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/pc.v:43]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/pc.v:5]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/instruction_memory.v:5]
	Parameter PC_BUS_SIZE bound to: 32 - type: integer 
	Parameter WORD_SIZE_IN_BYTES bound to: 4 - type: integer 
	Parameter MEM_SIZE_IN_WORDS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/instruction_memory.v:5]
INFO: [Synth 8-6155] done synthesizing module '_if' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/if.v:5]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/if_id.v:5]
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter INSTRUCTION_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/if_id.v:5]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/id.v:6]
	Parameter REGISTERS_BANK_SIZE bound to: 32 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'registers_bank' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/registers_bank.v:5]
	Parameter REGISTERS_BANK_SIZE bound to: 32 - type: integer 
	Parameter REGISTERS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registers_bank' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/registers_bank.v:5]
INFO: [Synth 8-6157] synthesizing module 'main_control' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/main_control.v:5]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/main_control.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 26 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'sig_extend' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 16 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sig_extend' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 16 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend__parameterized1' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 5 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend__parameterized1' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'is_not_equal' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_not_equal.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'is_not_equal' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_not_equal.v:5]
INFO: [Synth 8-6157] synthesizing module 'is_zero' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_zero.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'is_zero' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_zero.v:5]
INFO: [Synth 8-6157] synthesizing module 'shift_left' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter SHIFT_LEFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
INFO: [Synth 8-6157] synthesizing module 'shift_left__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter SHIFT_LEFT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter BUS_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized1' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized1' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/id.v:6]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/id_ex.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/id_ex.v:5]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/ex.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu.v:5]
	Parameter IO_BUS_WIDTH bound to: 32 - type: integer 
	Parameter CTR_BUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu_control.v:5]
	Parameter ALU_CTR_BUS_WIDTH bound to: 4 - type: integer 
	Parameter ALU_OP_BUS_WIDTH bound to: 3 - type: integer 
	Parameter ALU_FUNCT_BUS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu_control.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized2' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 5 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized2' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized3' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter BUS_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized3' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/ex.v:5]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/ex_mem.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/ex_mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/mem.v:5]
	Parameter IO_BUS_SIZE bound to: 32 - type: integer 
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/data_memory.v:5]
	Parameter ADDR_SIZE bound to: 5 - type: integer 
	Parameter SLOT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/data_memory.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend__parameterized2' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 8 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend__parameterized2' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'sig_extend__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 8 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sig_extend__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/mem_wb.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/mem_wb.v:5]
INFO: [Synth 8-6157] synthesizing module 'wb' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/wb/src/wb.v:5]
	Parameter IO_BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/wb/src/wb.v:5]
INFO: [Synth 8-6157] synthesizing module 'short_circuit' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/short_circuit.v:5]
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'short_circuit' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/short_circuit.v:5]
INFO: [Synth 8-6157] synthesizing module 'risk_detection' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/risk_detection.v:5]
INFO: [Synth 8-6155] done synthesizing module 'risk_detection' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/risk_detection.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mips.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8597.852 ; gain = 454.695 ; free physical = 1146 ; free virtual = 19645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8612.695 ; gain = 469.539 ; free physical = 1146 ; free virtual = 19645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8612.695 ; gain = 469.539 ; free physical = 1146 ; free virtual = 19645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8612.695 ; gain = 0.000 ; free physical = 1139 ; free virtual = 19639
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/constrs/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/constrs/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8744.438 ; gain = 0.000 ; free physical = 1142 ; free virtual = 19650
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 8889.492 ; gain = 746.336 ; free physical = 1063 ; free virtual = 19575
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 8889.492 ; gain = 978.934 ; free physical = 1063 ; free virtual = 19575
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] 
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] 
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.runs/synth_1/top.dcp to /home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Sat Aug 10 20:09:24 2024] Launched synth_1...
Run output will be captured here: /home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.runs/synth_1/runme.log
