{
  "design": {
    "design_info": {
      "boundary_crc": "0x1D8D77F334013113",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../LuxInterconnect.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "driver_state_machine_0": "",
      "ila_0": "",
      "encoder_counter_0": "",
      "var_ultra_lux_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "sw"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sw": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "JA": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "encoder_input_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "105.610"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "97.646"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.375"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "driver_state_machine_0": {
        "vlnv": "xilinx.com:module_ref:driver_state_machine:1.0",
        "xci_name": "design_1_driver_state_machine_0_1",
        "xci_path": "ip\\design_1_driver_state_machine_0_1\\design_1_driver_state_machine_0_1.xci",
        "inst_hier_path": "driver_state_machine_0",
        "parameters": {
          "STATE_FREQ": {
            "value": "20000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "driver_state_machine",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "tau": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "lux_state_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_1",
        "xci_path": "ip\\design_1_ila_0_1\\design_1_ila_0_1.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          }
        }
      },
      "encoder_counter_0": {
        "vlnv": "xilinx.com:module_ref:encoder_counter:1.0",
        "xci_name": "design_1_encoder_counter_0_0",
        "xci_path": "ip\\design_1_encoder_counter_0_0\\design_1_encoder_counter_0_0.xci",
        "inst_hier_path": "encoder_counter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoder_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "encoder_input": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "counter": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "var_ultra_lux_0": {
        "vlnv": "xilinx.com:module_ref:var_ultra_lux:1.0",
        "xci_name": "design_1_var_ultra_lux_0_0",
        "xci_path": "ip\\design_1_var_ultra_lux_0_0\\design_1_var_ultra_lux_0_0.xci",
        "inst_hier_path": "var_ultra_lux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "var_ultra_lux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "tau": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "state_freq": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "lux_state_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "5000000"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "sw",
          "driver_state_machine_0/reset",
          "encoder_counter_0/rst",
          "var_ultra_lux_0/reset"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1",
          "driver_state_machine_0/clk",
          "ila_0/clk",
          "var_ultra_lux_0/clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "encoder_counter_0/clk"
        ]
      },
      "encoder_counter_0_counter": {
        "ports": [
          "encoder_counter_0/counter",
          "driver_state_machine_0/tau",
          "ila_0/probe0",
          "var_ultra_lux_0/tau"
        ]
      },
      "encoder_input_0_1": {
        "ports": [
          "encoder_input_0",
          "encoder_counter_0/encoder_input"
        ]
      },
      "var_ultra_lux_0_lux_state_out": {
        "ports": [
          "var_ultra_lux_0/lux_state_out",
          "JA"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "var_ultra_lux_0/state_freq"
        ]
      }
    }
  }
}