<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_reset_control_161/sim/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/mentor/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_161/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_161/sim/altera_xcvr_reset_control.sv"
   type="SYSTEM_VERILOG"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/alt_xcvr_reset_counter.sv"
   type="SYSTEM_VERILOG"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/mentor/altera_xcvr_reset_control.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_161/sim/mentor/alt_xcvr_reset_counter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161"
   simulator="modelsim" />
 <file
   path="altera_xcvr_reset_control_161/sim/plain_files.txt"
   type="OTHER"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/mentor_files.txt"
   type="OTHER"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/cadence_files.txt"
   type="OTHER"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/synopsys_files.txt"
   type="OTHER"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="altera_xcvr_reset_control_161/sim/aldec_files.txt"
   type="OTHER"
   library="tb_tx_phyrst_ctl_altera_xcvr_reset_control_161" />
 <file
   path="sim/tb_tx_phyrst_ctl.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="tb_tx_phyrst_ctl" />
 <deviceFamily name="arria10" />
</simPackage>
