Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 07:09:36 2024
| Host         : YeYeTheLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           10 |
| No           | No                    | Yes                    |              34 |           14 |
| No           | Yes                   | No                     |              71 |           19 |
| Yes          | No                    | No                     |              24 |           12 |
| Yes          | No                    | Yes                    |              22 |            6 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  baud_BUFG                  | uart_inst/receiver/data_out[5]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/receiver/data_out[7]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/receiver/data_out[0]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/receiver/data_out[6]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/receiver/data_out[3]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/receiver/data_out[4]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/receiver/data_out[1]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/receiver/data_out[2]            |                                           |                1 |              1 |         1.00 |
|  baud_BUFG                  | uart_inst/transmitter/bit_out_i_2_n_0     | uart_inst/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  clock_divider/CLK          |                                           |                                           |                1 |              2 |         2.00 |
|  baud_BUFG                  |                                           |                                           |                2 |              5 |         2.50 |
|  baud_BUFG                  |                                           | uart_inst/receiver/count[7]_i_1_n_0       |                1 |              8 |         8.00 |
|  baud_BUFG                  |                                           | uart_inst/transmitter/count[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  baud_BUFG                  | uart_inst/transmitter/temp[7]_i_1_n_0     |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG              | uart_inst/receiver/E[0]                   |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG              |                                           |                                           |                7 |              9 |         1.29 |
|  vga_display/vga_c/CLK_BUFG |                                           | debounce_btnU/AR[0]                       |                4 |             10 |         2.50 |
|  vga_display/vga_c/CLK_BUFG | vga_display/vga_c/v_count_next[9]_i_1_n_0 | debounce_btnU/AR[0]                       |                3 |             10 |         3.33 |
|  vga_display/vga_c/CLK_BUFG | vga_display/vga_c/E[0]                    | debounce_btnU/AR[0]                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG              |                                           | clock_divider/clkDiv                      |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG              |                                           | debounce_btnU/AR[0]                       |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG              |                                           | uart_inst/baud_generator/clear            |                8 |             32 |         4.00 |
+-----------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


