OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 785390 785390 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25503
Number of terminals:      771
Number of snets:          2
Number of nets:           18218

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 390.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 781292.
[INFO DRT-0033] mcon shape region query size = 499875.
[INFO DRT-0033] met1 shape region query size = 146629.
[INFO DRT-0033] via shape region query size = 41040.
[INFO DRT-0033] met2 shape region query size = 25050.
[INFO DRT-0033] via2 shape region query size = 32832.
[INFO DRT-0033] met3 shape region query size = 24969.
[INFO DRT-0033] via3 shape region query size = 32832.
[INFO DRT-0033] met4 shape region query size = 9890.
[INFO DRT-0033] via4 shape region query size = 1625.
[INFO DRT-0033] met5 shape region query size = 1682.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3170 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 390 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11148 groups.
#scanned instances     = 25503
#unique  instances     = 390
#stdCellGenAp          = 14464
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9462
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68619
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:54, elapsed time = 00:01:24, memory = 442.88 (MB), peak = 456.03 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     189004

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57189.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44277.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24007.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6861.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1833.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 232.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 499.97 (MB), peak = 499.97 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83029 vertical wires in 3 frboxes and 51370 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 11496 vertical wires in 3 frboxes and 16111 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:06, memory = 983.18 (MB), peak = 983.18 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.18 (MB), peak = 983.18 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:10, memory = 1386.97 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:19, memory = 1670.69 (MB).
    Completing 30% with 2872 violations.
    elapsed time = 00:00:32, memory = 1670.13 (MB).
    Completing 40% with 2872 violations.
    elapsed time = 00:00:47, memory = 1877.59 (MB).
    Completing 50% with 2872 violations.
    elapsed time = 00:00:54, memory = 1949.60 (MB).
    Completing 60% with 5873 violations.
    elapsed time = 00:01:09, memory = 1896.13 (MB).
    Completing 70% with 5873 violations.
    elapsed time = 00:01:21, memory = 1930.74 (MB).
    Completing 80% with 8652 violations.
    elapsed time = 00:01:31, memory = 2008.49 (MB).
    Completing 90% with 8652 violations.
    elapsed time = 00:01:49, memory = 2113.52 (MB).
    Completing 100% with 11543 violations.
    elapsed time = 00:02:04, memory = 2067.59 (MB).
[INFO DRT-0199]   Number of violations = 13759.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     30      0      0      0      0      0      0      1      0
Metal Spacing       15      0   2175      0    854    179      0     37      0     55
Min Hole             0      0      4      0      0      0      0      0      0      0
Recheck             65      0   1130      0    722    161      0     89      0     49
Short               12     12   5476     13   2399    213      1     36      2     29
[INFO DRT-0267] cpu time = 00:19:32, elapsed time = 00:02:06, memory = 2223.91 (MB), peak = 2223.91 (MB)
Total wire length = 1056406 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289961 um.
Total wire length on LAYER met2 = 448311 um.
Total wire length on LAYER met3 = 208219 um.
Total wire length on LAYER met4 = 97617 um.
Total wire length on LAYER met5 = 12295 um.
Total number of vias = 172383.
Up-via summary (total 172383):

-------------------------
 FR_MASTERSLICE         0
            li1     68500
           met1     84485
           met2     15243
           met3      3779
           met4       376
-------------------------
                   172383


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13759 violations.
    elapsed time = 00:00:09, memory = 2257.22 (MB).
    Completing 20% with 13759 violations.
    elapsed time = 00:00:17, memory = 2295.13 (MB).
    Completing 30% with 11908 violations.
    elapsed time = 00:00:29, memory = 2240.19 (MB).
    Completing 40% with 11908 violations.
    elapsed time = 00:00:43, memory = 2259.44 (MB).
    Completing 50% with 11908 violations.
    elapsed time = 00:00:51, memory = 2261.44 (MB).
    Completing 60% with 10416 violations.
    elapsed time = 00:01:01, memory = 2295.75 (MB).
    Completing 70% with 10416 violations.
    elapsed time = 00:01:12, memory = 2297.55 (MB).
    Completing 80% with 8626 violations.
    elapsed time = 00:01:24, memory = 2265.38 (MB).
    Completing 90% with 8626 violations.
    elapsed time = 00:01:41, memory = 2375.56 (MB).
    Completing 100% with 6824 violations.
    elapsed time = 00:01:54, memory = 2268.25 (MB).
[INFO DRT-0199]   Number of violations = 6824.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         14      0      0      0      0      0
Metal Spacing        0   1517    435     51     10      9
Short                0   3809    948     16     15      0
[INFO DRT-0267] cpu time = 00:18:53, elapsed time = 00:01:55, memory = 2270.81 (MB), peak = 2479.39 (MB)
Total wire length = 1047413 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287407 um.
Total wire length on LAYER met2 = 444660 um.
Total wire length on LAYER met3 = 206924 um.
Total wire length on LAYER met4 = 96877 um.
Total wire length on LAYER met5 = 11543 um.
Total number of vias = 170625.
Up-via summary (total 170625):

-------------------------
 FR_MASTERSLICE         0
            li1     68516
           met1     83092
           met2     15091
           met3      3633
           met4       293
-------------------------
                   170625


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6824 violations.
    elapsed time = 00:00:07, memory = 2270.98 (MB).
    Completing 20% with 6824 violations.
    elapsed time = 00:00:17, memory = 2305.34 (MB).
    Completing 30% with 6883 violations.
    elapsed time = 00:00:24, memory = 2271.09 (MB).
    Completing 40% with 6883 violations.
    elapsed time = 00:00:38, memory = 2271.58 (MB).
    Completing 50% with 6883 violations.
    elapsed time = 00:00:47, memory = 2310.31 (MB).
    Completing 60% with 6801 violations.
    elapsed time = 00:00:56, memory = 2277.52 (MB).
    Completing 70% with 6801 violations.
    elapsed time = 00:01:06, memory = 2318.00 (MB).
    Completing 80% with 6524 violations.
    elapsed time = 00:01:26, memory = 2277.77 (MB).
    Completing 90% with 6524 violations.
    elapsed time = 00:01:43, memory = 2366.24 (MB).
    Completing 100% with 6352 violations.
    elapsed time = 00:02:08, memory = 2279.95 (MB).
[INFO DRT-0199]   Number of violations = 6352.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         12      0      0      0      0      0
Metal Spacing        0   1327      0    423     46      9
Min Hole             0      0      0      1      0      0
Short                0   3779      1    731     15      8
[INFO DRT-0267] cpu time = 00:18:31, elapsed time = 00:02:09, memory = 2285.76 (MB), peak = 2479.39 (MB)
Total wire length = 1045677 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287067 um.
Total wire length on LAYER met2 = 443039 um.
Total wire length on LAYER met3 = 207375 um.
Total wire length on LAYER met4 = 97028 um.
Total wire length on LAYER met5 = 11167 um.
Total number of vias = 170045.
Up-via summary (total 170045):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     82542
           met2     15105
           met3      3609
           met4       277
-------------------------
                   170045


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6352 violations.
    elapsed time = 00:00:07, memory = 2285.76 (MB).
    Completing 20% with 6352 violations.
    elapsed time = 00:00:18, memory = 2401.18 (MB).
    Completing 30% with 4810 violations.
    elapsed time = 00:00:38, memory = 2287.63 (MB).
    Completing 40% with 4810 violations.
    elapsed time = 00:00:53, memory = 2366.42 (MB).
    Completing 50% with 4810 violations.
    elapsed time = 00:01:00, memory = 2403.67 (MB).
    Completing 60% with 3566 violations.
    elapsed time = 00:01:28, memory = 2320.19 (MB).
    Completing 70% with 3566 violations.
    elapsed time = 00:01:42, memory = 2371.94 (MB).
    Completing 80% with 2227 violations.
    elapsed time = 00:01:53, memory = 2334.43 (MB).
    Completing 90% with 2227 violations.
    elapsed time = 00:02:08, memory = 2420.70 (MB).
    Completing 100% with 944 violations.
    elapsed time = 00:02:27, memory = 2349.76 (MB).
[INFO DRT-0199]   Number of violations = 948.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      2      0      0
Metal Spacing        0    348      0     95      3
Min Hole             0      0      0      2      0
Recheck              0      0      0      4      0
Short                0    410      2     77      4
[INFO DRT-0267] cpu time = 00:20:01, elapsed time = 00:02:29, memory = 2355.62 (MB), peak = 2479.39 (MB)
Total wire length = 1045770 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280964 um.
Total wire length on LAYER met2 = 438951 um.
Total wire length on LAYER met3 = 213027 um.
Total wire length on LAYER met4 = 101738 um.
Total wire length on LAYER met5 = 11088 um.
Total number of vias = 173231.
Up-via summary (total 173231):

-------------------------
 FR_MASTERSLICE         0
            li1     68535
           met1     83528
           met2     16795
           met3      4100
           met4       273
-------------------------
                   173231


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 948 violations.
    elapsed time = 00:00:01, memory = 2356.91 (MB).
    Completing 20% with 948 violations.
    elapsed time = 00:00:02, memory = 2467.09 (MB).
    Completing 30% with 827 violations.
    elapsed time = 00:00:16, memory = 2356.91 (MB).
    Completing 40% with 827 violations.
    elapsed time = 00:00:20, memory = 2358.97 (MB).
    Completing 50% with 827 violations.
    elapsed time = 00:00:21, memory = 2391.49 (MB).
    Completing 60% with 598 violations.
    elapsed time = 00:00:24, memory = 2359.03 (MB).
    Completing 70% with 598 violations.
    elapsed time = 00:00:27, memory = 2391.03 (MB).
    Completing 80% with 382 violations.
    elapsed time = 00:00:32, memory = 2379.56 (MB).
    Completing 90% with 382 violations.
    elapsed time = 00:00:33, memory = 2415.35 (MB).
    Completing 100% with 138 violations.
    elapsed time = 00:00:44, memory = 2379.64 (MB).
[INFO DRT-0199]   Number of violations = 138.
Viol/Layer        met1    via   met2
Metal Spacing       41      0      9
Short               74      1     13
[INFO DRT-0267] cpu time = 00:04:46, elapsed time = 00:00:45, memory = 2379.64 (MB), peak = 2479.39 (MB)
Total wire length = 1045649 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280644 um.
Total wire length on LAYER met2 = 438391 um.
Total wire length on LAYER met3 = 213292 um.
Total wire length on LAYER met4 = 102232 um.
Total wire length on LAYER met5 = 11089 um.
Total number of vias = 173438.
Up-via summary (total 173438):

-------------------------
 FR_MASTERSLICE         0
            li1     68533
           met1     83583
           met2     16901
           met3      4148
           met4       273
-------------------------
                   173438


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 138 violations.
    elapsed time = 00:00:00, memory = 2379.64 (MB).
    Completing 20% with 138 violations.
    elapsed time = 00:00:00, memory = 2379.64 (MB).
    Completing 30% with 121 violations.
    elapsed time = 00:00:15, memory = 2379.73 (MB).
    Completing 40% with 121 violations.
    elapsed time = 00:00:15, memory = 2379.73 (MB).
    Completing 50% with 121 violations.
    elapsed time = 00:00:15, memory = 2379.73 (MB).
    Completing 60% with 92 violations.
    elapsed time = 00:00:18, memory = 2379.73 (MB).
    Completing 70% with 92 violations.
    elapsed time = 00:00:18, memory = 2379.73 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:24, memory = 2379.73 (MB).
    Completing 90% with 48 violations.
    elapsed time = 00:00:24, memory = 2379.73 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:25, memory = 2379.73 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer        met1   met2
Metal Spacing        9      0
Short               10      3
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:26, memory = 2379.73 (MB), peak = 2510.35 (MB)
Total wire length = 1045688 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280651 um.
Total wire length on LAYER met2 = 438442 um.
Total wire length on LAYER met3 = 213277 um.
Total wire length on LAYER met4 = 102228 um.
Total wire length on LAYER met5 = 11089 um.
Total number of vias = 173452.
Up-via summary (total 173452):

-------------------------
 FR_MASTERSLICE         0
            li1     68535
           met1     83603
           met2     16897
           met3      4144
           met4       273
-------------------------
                   173452


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 2379.73 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 2379.73 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:14, memory = 2379.73 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:14, memory = 2379.73 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:14, memory = 2379.73 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:17, memory = 2379.73 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:17, memory = 2379.73 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:21, memory = 2379.73 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:21, memory = 2379.73 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:22, memory = 2379.73 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met2
Metal Spacing       12      0
Short                3      3
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:22, memory = 2379.73 (MB), peak = 2510.35 (MB)
Total wire length = 1045716 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280671 um.
Total wire length on LAYER met2 = 438380 um.
Total wire length on LAYER met3 = 213263 um.
Total wire length on LAYER met4 = 102311 um.
Total wire length on LAYER met5 = 11089 um.
Total number of vias = 173468.
Up-via summary (total 173468):

-------------------------
 FR_MASTERSLICE         0
            li1     68536
           met1     83609
           met2     16898
           met3      4152
           met4       273
-------------------------
                   173468


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 2379.73 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 2379.73 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:01, memory = 2379.73 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:01, memory = 2379.73 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:01, memory = 2379.73 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:03, memory = 2379.73 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:03, memory = 2379.73 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:03, memory = 2379.73 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:03, memory = 2379.73 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:06, memory = 2379.73 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        3
Short                2
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2379.73 (MB), peak = 2510.35 (MB)
Total wire length = 1045719 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280685 um.
Total wire length on LAYER met2 = 438353 um.
Total wire length on LAYER met3 = 213270 um.
Total wire length on LAYER met4 = 102320 um.
Total wire length on LAYER met5 = 11089 um.
Total number of vias = 173464.
Up-via summary (total 173464):

-------------------------
 FR_MASTERSLICE         0
            li1     68536
           met1     83605
           met2     16897
           met3      4153
           met4       273
-------------------------
                   173464


[INFO DRT-0195] Start 8th stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:02, memory = 2379.73 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:05, memory = 2379.73 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:09, memory = 2379.98 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:13, memory = 2379.98 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:15, memory = 2395.42 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:16, memory = 2430.39 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:18, memory = 2504.11 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:19, memory = 2608.80 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:20, memory = 2595.79 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:22, memory = 2589.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:12, elapsed time = 00:00:22, memory = 2589.37 (MB), peak = 2686.42 (MB)
Total wire length = 1045724 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280685 um.
Total wire length on LAYER met2 = 438354 um.
Total wire length on LAYER met3 = 213274 um.
Total wire length on LAYER met4 = 102320 um.
Total wire length on LAYER met5 = 11089 um.
Total number of vias = 173470.
Up-via summary (total 173470):

-------------------------
 FR_MASTERSLICE         0
            li1     68536
           met1     83609
           met2     16899
           met3      4153
           met4       273
-------------------------
                   173470


[INFO DRT-0198] Complete detail routing.
Total wire length = 1045724 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280685 um.
Total wire length on LAYER met2 = 438354 um.
Total wire length on LAYER met3 = 213274 um.
Total wire length on LAYER met4 = 102320 um.
Total wire length on LAYER met5 = 11089 um.
Total number of vias = 173470.
Up-via summary (total 173470):

-------------------------
 FR_MASTERSLICE         0
            li1     68536
           met1     83609
           met2     16899
           met3      4153
           met4       273
-------------------------
                   173470


[INFO DRT-0267] cpu time = 01:27:50, elapsed time = 00:10:43, memory = 2589.37 (MB), peak = 2686.42 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 24 antenna violations.
[INFO GRT-0015] Inserted 28 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3170 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 390 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11150 groups.
#scanned instances     = 25531
#unique  instances     = 390
#stdCellGenAp          = 14464
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9462
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68619
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:17, elapsed time = 00:01:26, memory = 2535.45 (MB), peak = 2686.42 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197431

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57201.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44277.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24001.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6828.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1785.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 212.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2535.45 (MB), peak = 2686.42 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82987 vertical wires in 3 frboxes and 51317 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 11490 vertical wires in 3 frboxes and 16076 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:06, memory = 2535.53 (MB), peak = 2686.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2535.53 (MB), peak = 2686.42 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2582.34 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 2658.94 (MB).
    Completing 30% with 144 violations.
    elapsed time = 00:00:05, memory = 2591.93 (MB).
    Completing 40% with 144 violations.
    elapsed time = 00:00:08, memory = 2599.02 (MB).
    Completing 50% with 144 violations.
    elapsed time = 00:00:09, memory = 2682.79 (MB).
    Completing 60% with 214 violations.
    elapsed time = 00:00:13, memory = 2624.63 (MB).
    Completing 70% with 214 violations.
    elapsed time = 00:00:15, memory = 2683.77 (MB).
    Completing 80% with 303 violations.
    elapsed time = 00:00:17, memory = 2568.89 (MB).
    Completing 90% with 303 violations.
    elapsed time = 00:00:20, memory = 2680.93 (MB).
    Completing 100% with 370 violations.
    elapsed time = 00:00:22, memory = 2648.33 (MB).
[INFO DRT-0199]   Number of violations = 444.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        7     36     28      1     10
Recheck              5     22     33      7      7
Short               54    112    103     18      1
[INFO DRT-0267] cpu time = 00:03:52, elapsed time = 00:00:24, memory = 2759.30 (MB), peak = 2759.30 (MB)
Total wire length = 1045644 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280660 um.
Total wire length on LAYER met2 = 438409 um.
Total wire length on LAYER met3 = 213395 um.
Total wire length on LAYER met4 = 102179 um.
Total wire length on LAYER met5 = 10999 um.
Total number of vias = 173530.
Up-via summary (total 173530):

-------------------------
 FR_MASTERSLICE         0
            li1     68576
           met1     83657
           met2     16891
           met3      4142
           met4       264
-------------------------
                   173530


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 444 violations.
    elapsed time = 00:00:02, memory = 2759.30 (MB).
    Completing 20% with 444 violations.
    elapsed time = 00:00:04, memory = 2796.39 (MB).
    Completing 30% with 351 violations.
    elapsed time = 00:00:05, memory = 2760.96 (MB).
    Completing 40% with 351 violations.
    elapsed time = 00:00:08, memory = 2760.96 (MB).
    Completing 50% with 351 violations.
    elapsed time = 00:00:09, memory = 2760.96 (MB).
    Completing 60% with 239 violations.
    elapsed time = 00:00:12, memory = 2795.15 (MB).
    Completing 70% with 239 violations.
    elapsed time = 00:00:14, memory = 2760.99 (MB).
    Completing 80% with 165 violations.
    elapsed time = 00:00:16, memory = 2760.99 (MB).
    Completing 90% with 165 violations.
    elapsed time = 00:00:19, memory = 2869.64 (MB).
    Completing 100% with 90 violations.
    elapsed time = 00:00:22, memory = 2761.14 (MB).
[INFO DRT-0199]   Number of violations = 90.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        5      7     15      0
Short               12     21     28      2
[INFO DRT-0267] cpu time = 00:03:41, elapsed time = 00:00:22, memory = 2761.14 (MB), peak = 2903.50 (MB)
Total wire length = 1045519 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280617 um.
Total wire length on LAYER met2 = 438356 um.
Total wire length on LAYER met3 = 213383 um.
Total wire length on LAYER met4 = 102195 um.
Total wire length on LAYER met5 = 10965 um.
Total number of vias = 173515.
Up-via summary (total 173515):

-------------------------
 FR_MASTERSLICE         0
            li1     68576
           met1     83630
           met2     16909
           met3      4138
           met4       262
-------------------------
                   173515


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 90 violations.
    elapsed time = 00:00:00, memory = 2761.14 (MB).
    Completing 20% with 90 violations.
    elapsed time = 00:00:00, memory = 2761.14 (MB).
    Completing 30% with 82 violations.
    elapsed time = 00:00:01, memory = 2762.17 (MB).
    Completing 40% with 82 violations.
    elapsed time = 00:00:01, memory = 2762.17 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:02, memory = 2762.17 (MB).
    Completing 60% with 78 violations.
    elapsed time = 00:00:03, memory = 2762.17 (MB).
    Completing 70% with 78 violations.
    elapsed time = 00:00:03, memory = 2762.17 (MB).
    Completing 80% with 76 violations.
    elapsed time = 00:00:04, memory = 2762.28 (MB).
    Completing 90% with 76 violations.
    elapsed time = 00:00:04, memory = 2762.28 (MB).
    Completing 100% with 77 violations.
    elapsed time = 00:00:05, memory = 2762.28 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      4      8      0
Short               13     19     31      2
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:05, memory = 2762.28 (MB), peak = 2903.50 (MB)
Total wire length = 1045515 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280631 um.
Total wire length on LAYER met2 = 438343 um.
Total wire length on LAYER met3 = 213365 um.
Total wire length on LAYER met4 = 102208 um.
Total wire length on LAYER met5 = 10965 um.
Total number of vias = 173514.
Up-via summary (total 173514):

-------------------------
 FR_MASTERSLICE         0
            li1     68576
           met1     83634
           met2     16903
           met3      4139
           met4       262
-------------------------
                   173514


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:00, memory = 2762.28 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:00, memory = 2762.28 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:01, memory = 2762.28 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:01, memory = 2762.28 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:01, memory = 2762.28 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:02, memory = 2762.28 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:02, memory = 2762.28 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:03, memory = 2762.28 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:03, memory = 2762.28 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 2762.28 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:05, memory = 2765.30 (MB), peak = 2903.50 (MB)
Total wire length = 1045528 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280761 um.
Total wire length on LAYER met2 = 438301 um.
Total wire length on LAYER met3 = 213204 um.
Total wire length on LAYER met4 = 102297 um.
Total wire length on LAYER met5 = 10963 um.
Total number of vias = 173585.
Up-via summary (total 173585):

-------------------------
 FR_MASTERSLICE         0
            li1     68576
           met1     83653
           met2     16948
           met3      4146
           met4       262
-------------------------
                   173585


[INFO DRT-0198] Complete detail routing.
Total wire length = 1045528 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280761 um.
Total wire length on LAYER met2 = 438301 um.
Total wire length on LAYER met3 = 213204 um.
Total wire length on LAYER met4 = 102297 um.
Total wire length on LAYER met5 = 10963 um.
Total number of vias = 173585.
Up-via summary (total 173585):

-------------------------
 FR_MASTERSLICE         0
            li1     68576
           met1     83653
           met2     16948
           met3      4146
           met4       262
-------------------------
                   173585


[INFO DRT-0267] cpu time = 00:08:48, elapsed time = 00:00:58, memory = 2765.30 (MB), peak = 2903.50 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3170 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 390 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11149 groups.
#scanned instances     = 25533
#unique  instances     = 390
#stdCellGenAp          = 14464
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9462
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68619
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:05, elapsed time = 00:01:30, memory = 2711.86 (MB), peak = 2903.50 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197456

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57202.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44276.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24002.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6834.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1789.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 214.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2711.86 (MB), peak = 2903.50 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82993 vertical wires in 3 frboxes and 51324 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 11531 vertical wires in 3 frboxes and 16141 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:06, memory = 2711.92 (MB), peak = 2903.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2711.92 (MB), peak = 2903.50 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2711.92 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2755.65 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:06, memory = 2711.92 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:09, memory = 2744.68 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:10, memory = 2747.40 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:12, memory = 2713.10 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:14, memory = 2746.06 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:16, memory = 2713.10 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:19, memory = 2745.28 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:21, memory = 2713.10 (MB).
[INFO DRT-0199]   Number of violations = 67.
Viol/Layer        met2   met3   met4   met5
Metal Spacing        4      4      2      1
Recheck              7      7      1      1
Short               20     18      2      0
[INFO DRT-0267] cpu time = 00:03:45, elapsed time = 00:00:22, memory = 2734.68 (MB), peak = 2903.50 (MB)
Total wire length = 1045547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280630 um.
Total wire length on LAYER met2 = 438411 um.
Total wire length on LAYER met3 = 213195 um.
Total wire length on LAYER met4 = 102268 um.
Total wire length on LAYER met5 = 11041 um.
Total number of vias = 173593.
Up-via summary (total 173593):

-------------------------
 FR_MASTERSLICE         0
            li1     68578
           met1     83654
           met2     16946
           met3      4149
           met4       266
-------------------------
                   173593


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 67 violations.
    elapsed time = 00:00:01, memory = 2734.68 (MB).
    Completing 20% with 67 violations.
    elapsed time = 00:00:03, memory = 2803.51 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:04, memory = 2734.68 (MB).
    Completing 40% with 54 violations.
    elapsed time = 00:00:07, memory = 2767.11 (MB).
    Completing 50% with 54 violations.
    elapsed time = 00:00:08, memory = 2734.68 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:11, memory = 2768.86 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:13, memory = 2770.56 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:15, memory = 2734.84 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:18, memory = 2774.82 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:20, memory = 2734.84 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met2   met3
Short                2      4      4
[INFO DRT-0267] cpu time = 00:03:29, elapsed time = 00:00:20, memory = 2734.84 (MB), peak = 2903.50 (MB)
Total wire length = 1045556 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280618 um.
Total wire length on LAYER met2 = 438417 um.
Total wire length on LAYER met3 = 213191 um.
Total wire length on LAYER met4 = 102266 um.
Total wire length on LAYER met5 = 11063 um.
Total number of vias = 173595.
Up-via summary (total 173595):

-------------------------
 FR_MASTERSLICE         0
            li1     68578
           met1     83650
           met2     16958
           met3      4143
           met4       266
-------------------------
                   173595


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2734.84 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2734.84 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 2734.84 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 2734.84 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 2734.84 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:01, memory = 2734.84 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:01, memory = 2734.84 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 2734.84 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 2734.84 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 2734.84 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met2
Short                3
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 2734.84 (MB), peak = 2903.50 (MB)
Total wire length = 1045548 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280634 um.
Total wire length on LAYER met2 = 438413 um.
Total wire length on LAYER met3 = 213176 um.
Total wire length on LAYER met4 = 102261 um.
Total wire length on LAYER met5 = 11063 um.
Total number of vias = 173593.
Up-via summary (total 173593):

-------------------------
 FR_MASTERSLICE         0
            li1     68578
           met1     83653
           met2     16953
           met3      4143
           met4       266
-------------------------
                   173593


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:01, memory = 2734.84 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:02, memory = 2734.84 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:04, memory = 2734.84 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:05, memory = 2734.84 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:06, memory = 2737.92 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:06, memory = 2760.30 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:08, memory = 2846.46 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:10, memory = 2939.83 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:12, memory = 3022.65 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:16, memory = 2949.33 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:20, elapsed time = 00:00:17, memory = 2949.58 (MB), peak = 3057.08 (MB)
Total wire length = 1045558 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280656 um.
Total wire length on LAYER met2 = 438429 um.
Total wire length on LAYER met3 = 213159 um.
Total wire length on LAYER met4 = 102250 um.
Total wire length on LAYER met5 = 11063 um.
Total number of vias = 173595.
Up-via summary (total 173595):

-------------------------
 FR_MASTERSLICE         0
            li1     68578
           met1     83659
           met2     16952
           met3      4140
           met4       266
-------------------------
                   173595


[INFO DRT-0198] Complete detail routing.
Total wire length = 1045558 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280656 um.
Total wire length on LAYER met2 = 438429 um.
Total wire length on LAYER met3 = 213159 um.
Total wire length on LAYER met4 = 102250 um.
Total wire length on LAYER met5 = 11063 um.
Total number of vias = 173595.
Up-via summary (total 173595):

-------------------------
 FR_MASTERSLICE         0
            li1     68578
           met1     83659
           met2     16952
           met3      4140
           met4       266
-------------------------
                   173595


[INFO DRT-0267] cpu time = 00:09:45, elapsed time = 00:01:03, memory = 2949.58 (MB), peak = 3057.08 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3170 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 390 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11149 groups.
#scanned instances     = 25534
#unique  instances     = 390
#stdCellGenAp          = 14464
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9462
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 68619
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:22, elapsed time = 00:01:26, memory = 2949.59 (MB), peak = 3057.08 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     197430

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57202.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44275.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23999.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 6828.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1783.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 212.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2949.59 (MB), peak = 3057.08 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82984 vertical wires in 3 frboxes and 51315 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 11461 vertical wires in 3 frboxes and 16127 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:06, memory = 2950.04 (MB), peak = 3057.08 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2950.04 (MB), peak = 3057.08 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 3006.77 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 3049.97 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:05, memory = 2980.41 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:08, memory = 2981.12 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:09, memory = 2981.12 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:12, memory = 3014.09 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:14, memory = 2981.12 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:15, memory = 2981.12 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:19, memory = 2983.18 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:20, memory = 2984.73 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer        met2   met3   met4   met5
Metal Spacing        2      3      1      1
Recheck              3      4      1      1
Short               13     21      2      0
[INFO DRT-0267] cpu time = 00:03:32, elapsed time = 00:00:21, memory = 3001.20 (MB), peak = 3057.37 (MB)
Total wire length = 1045566 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280640 um.
Total wire length on LAYER met2 = 438360 um.
Total wire length on LAYER met3 = 213307 um.
Total wire length on LAYER met4 = 102262 um.
Total wire length on LAYER met5 = 10996 um.
Total number of vias = 173584.
Up-via summary (total 173584):

-------------------------
 FR_MASTERSLICE         0
            li1     68579
           met1     83654
           met2     16951
           met3      4136
           met4       264
-------------------------
                   173584


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:01, memory = 3001.26 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:03, memory = 3072.81 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:05, memory = 2949.44 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:07, memory = 2978.22 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:09, memory = 2978.22 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:11, memory = 3012.41 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:14, memory = 3013.98 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:17, memory = 2978.25 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:22, memory = 3053.68 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:25, memory = 2973.47 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Short                1
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:25, memory = 2990.48 (MB), peak = 3081.18 (MB)
Total wire length = 1045556 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280656 um.
Total wire length on LAYER met2 = 438362 um.
Total wire length on LAYER met3 = 213260 um.
Total wire length on LAYER met4 = 102259 um.
Total wire length on LAYER met5 = 11016 um.
Total number of vias = 173591.
Up-via summary (total 173591):

-------------------------
 FR_MASTERSLICE         0
            li1     68579
           met1     83661
           met2     16953
           met3      4134
           met4       264
-------------------------
                   173591


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2990.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2990.48 (MB), peak = 3081.18 (MB)
Total wire length = 1045561 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280672 um.
Total wire length on LAYER met2 = 438365 um.
Total wire length on LAYER met3 = 213245 um.
Total wire length on LAYER met4 = 102259 um.
Total wire length on LAYER met5 = 11016 um.
Total number of vias = 173596.
Up-via summary (total 173596):

-------------------------
 FR_MASTERSLICE         0
            li1     68579
           met1     83665
           met2     16954
           met3      4134
           met4       264
-------------------------
                   173596


[INFO DRT-0198] Complete detail routing.
Total wire length = 1045561 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280672 um.
Total wire length on LAYER met2 = 438365 um.
Total wire length on LAYER met3 = 213245 um.
Total wire length on LAYER met4 = 102259 um.
Total wire length on LAYER met5 = 11016 um.
Total number of vias = 173596.
Up-via summary (total 173596):

-------------------------
 FR_MASTERSLICE         0
            li1     68579
           met1     83665
           met2     16954
           met3      4134
           met4       264
-------------------------
                   173596


[INFO DRT-0267] cpu time = 00:07:51, elapsed time = 00:00:48, memory = 2990.48 (MB), peak = 3081.18 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 20:42.25[h:]min:sec. CPU time: user 11263.84 sys 24.07 (908%). Peak memory: 3155128KB.
