
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rtcwake_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a18 <.init>:
  401a18:	stp	x29, x30, [sp, #-16]!
  401a1c:	mov	x29, sp
  401a20:	bl	401fb0 <ferror@plt+0x60>
  401a24:	ldp	x29, x30, [sp], #16
  401a28:	ret

Disassembly of section .plt:

0000000000401a30 <memcpy@plt-0x20>:
  401a30:	stp	x16, x30, [sp, #-16]!
  401a34:	adrp	x16, 418000 <ferror@plt+0x160b0>
  401a38:	ldr	x17, [x16, #4088]
  401a3c:	add	x16, x16, #0xff8
  401a40:	br	x17
  401a44:	nop
  401a48:	nop
  401a4c:	nop

0000000000401a50 <memcpy@plt>:
  401a50:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401a54:	ldr	x17, [x16]
  401a58:	add	x16, x16, #0x0
  401a5c:	br	x17

0000000000401a60 <tcflush@plt>:
  401a60:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401a64:	ldr	x17, [x16, #8]
  401a68:	add	x16, x16, #0x8
  401a6c:	br	x17

0000000000401a70 <_exit@plt>:
  401a70:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401a74:	ldr	x17, [x16, #16]
  401a78:	add	x16, x16, #0x10
  401a7c:	br	x17

0000000000401a80 <strtoul@plt>:
  401a80:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401a84:	ldr	x17, [x16, #24]
  401a88:	add	x16, x16, #0x18
  401a8c:	br	x17

0000000000401a90 <strlen@plt>:
  401a90:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401a94:	ldr	x17, [x16, #32]
  401a98:	add	x16, x16, #0x20
  401a9c:	br	x17

0000000000401aa0 <fputs@plt>:
  401aa0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401aa4:	ldr	x17, [x16, #40]
  401aa8:	add	x16, x16, #0x28
  401aac:	br	x17

0000000000401ab0 <exit@plt>:
  401ab0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ab4:	ldr	x17, [x16, #48]
  401ab8:	add	x16, x16, #0x30
  401abc:	br	x17

0000000000401ac0 <dup@plt>:
  401ac0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ac4:	ldr	x17, [x16, #56]
  401ac8:	add	x16, x16, #0x38
  401acc:	br	x17

0000000000401ad0 <strtoimax@plt>:
  401ad0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ad4:	ldr	x17, [x16, #64]
  401ad8:	add	x16, x16, #0x40
  401adc:	br	x17

0000000000401ae0 <strtoll@plt>:
  401ae0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ae4:	ldr	x17, [x16, #72]
  401ae8:	add	x16, x16, #0x48
  401aec:	br	x17

0000000000401af0 <strtod@plt>:
  401af0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401af4:	ldr	x17, [x16, #80]
  401af8:	add	x16, x16, #0x50
  401afc:	br	x17

0000000000401b00 <localtime_r@plt>:
  401b00:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b04:	ldr	x17, [x16, #88]
  401b08:	add	x16, x16, #0x58
  401b0c:	br	x17

0000000000401b10 <setenv@plt>:
  401b10:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b14:	ldr	x17, [x16, #96]
  401b18:	add	x16, x16, #0x60
  401b1c:	br	x17

0000000000401b20 <fgets_unlocked@plt>:
  401b20:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b24:	ldr	x17, [x16, #104]
  401b28:	add	x16, x16, #0x68
  401b2c:	br	x17

0000000000401b30 <strftime@plt>:
  401b30:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b34:	ldr	x17, [x16, #112]
  401b38:	add	x16, x16, #0x70
  401b3c:	br	x17

0000000000401b40 <__cxa_atexit@plt>:
  401b40:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b44:	ldr	x17, [x16, #120]
  401b48:	add	x16, x16, #0x78
  401b4c:	br	x17

0000000000401b50 <fputc@plt>:
  401b50:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b54:	ldr	x17, [x16, #128]
  401b58:	add	x16, x16, #0x80
  401b5c:	br	x17

0000000000401b60 <ctime@plt>:
  401b60:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b64:	ldr	x17, [x16, #136]
  401b68:	add	x16, x16, #0x88
  401b6c:	br	x17

0000000000401b70 <strptime@plt>:
  401b70:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b74:	ldr	x17, [x16, #144]
  401b78:	add	x16, x16, #0x90
  401b7c:	br	x17

0000000000401b80 <__fpending@plt>:
  401b80:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b84:	ldr	x17, [x16, #152]
  401b88:	add	x16, x16, #0x98
  401b8c:	br	x17

0000000000401b90 <snprintf@plt>:
  401b90:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401b94:	ldr	x17, [x16, #160]
  401b98:	add	x16, x16, #0xa0
  401b9c:	br	x17

0000000000401ba0 <localeconv@plt>:
  401ba0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ba4:	ldr	x17, [x16, #168]
  401ba8:	add	x16, x16, #0xa8
  401bac:	br	x17

0000000000401bb0 <stpcpy@plt>:
  401bb0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401bb4:	ldr	x17, [x16, #176]
  401bb8:	add	x16, x16, #0xb0
  401bbc:	br	x17

0000000000401bc0 <fileno@plt>:
  401bc0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401bc4:	ldr	x17, [x16, #184]
  401bc8:	add	x16, x16, #0xb8
  401bcc:	br	x17

0000000000401bd0 <localtime@plt>:
  401bd0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401bd4:	ldr	x17, [x16, #192]
  401bd8:	add	x16, x16, #0xc0
  401bdc:	br	x17

0000000000401be0 <fclose@plt>:
  401be0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401be4:	ldr	x17, [x16, #200]
  401be8:	add	x16, x16, #0xc8
  401bec:	br	x17

0000000000401bf0 <fopen@plt>:
  401bf0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401bf4:	ldr	x17, [x16, #208]
  401bf8:	add	x16, x16, #0xd0
  401bfc:	br	x17

0000000000401c00 <time@plt>:
  401c00:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c04:	ldr	x17, [x16, #216]
  401c08:	add	x16, x16, #0xd8
  401c0c:	br	x17

0000000000401c10 <malloc@plt>:
  401c10:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c14:	ldr	x17, [x16, #224]
  401c18:	add	x16, x16, #0xe0
  401c1c:	br	x17

0000000000401c20 <open@plt>:
  401c20:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c24:	ldr	x17, [x16, #232]
  401c28:	add	x16, x16, #0xe8
  401c2c:	br	x17

0000000000401c30 <poll@plt>:
  401c30:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c34:	ldr	x17, [x16, #240]
  401c38:	add	x16, x16, #0xf0
  401c3c:	br	x17

0000000000401c40 <tzset@plt>:
  401c40:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c44:	ldr	x17, [x16, #248]
  401c48:	add	x16, x16, #0xf8
  401c4c:	br	x17

0000000000401c50 <strncmp@plt>:
  401c50:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c54:	ldr	x17, [x16, #256]
  401c58:	add	x16, x16, #0x100
  401c5c:	br	x17

0000000000401c60 <bindtextdomain@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c64:	ldr	x17, [x16, #264]
  401c68:	add	x16, x16, #0x108
  401c6c:	br	x17

0000000000401c70 <__libc_start_main@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c74:	ldr	x17, [x16, #272]
  401c78:	add	x16, x16, #0x110
  401c7c:	br	x17

0000000000401c80 <fgetc@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c84:	ldr	x17, [x16, #280]
  401c88:	add	x16, x16, #0x118
  401c8c:	br	x17

0000000000401c90 <gettimeofday@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401c94:	ldr	x17, [x16, #288]
  401c98:	add	x16, x16, #0x120
  401c9c:	br	x17

0000000000401ca0 <gmtime_r@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ca4:	ldr	x17, [x16, #296]
  401ca8:	add	x16, x16, #0x128
  401cac:	br	x17

0000000000401cb0 <execv@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401cb4:	ldr	x17, [x16, #304]
  401cb8:	add	x16, x16, #0x130
  401cbc:	br	x17

0000000000401cc0 <gmtime@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401cc4:	ldr	x17, [x16, #312]
  401cc8:	add	x16, x16, #0x138
  401ccc:	br	x17

0000000000401cd0 <realloc@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401cd4:	ldr	x17, [x16, #320]
  401cd8:	add	x16, x16, #0x140
  401cdc:	br	x17

0000000000401ce0 <strdup@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ce4:	ldr	x17, [x16, #328]
  401ce8:	add	x16, x16, #0x148
  401cec:	br	x17

0000000000401cf0 <close@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401cf4:	ldr	x17, [x16, #336]
  401cf8:	add	x16, x16, #0x150
  401cfc:	br	x17

0000000000401d00 <__gmon_start__@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d04:	ldr	x17, [x16, #344]
  401d08:	add	x16, x16, #0x158
  401d0c:	br	x17

0000000000401d10 <mktime@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d14:	ldr	x17, [x16, #352]
  401d18:	add	x16, x16, #0x160
  401d1c:	br	x17

0000000000401d20 <strtoumax@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d24:	ldr	x17, [x16, #360]
  401d28:	add	x16, x16, #0x168
  401d2c:	br	x17

0000000000401d30 <abort@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d34:	ldr	x17, [x16, #368]
  401d38:	add	x16, x16, #0x170
  401d3c:	br	x17

0000000000401d40 <access@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d44:	ldr	x17, [x16, #376]
  401d48:	add	x16, x16, #0x178
  401d4c:	br	x17

0000000000401d50 <textdomain@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d54:	ldr	x17, [x16, #384]
  401d58:	add	x16, x16, #0x180
  401d5c:	br	x17

0000000000401d60 <getopt_long@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d64:	ldr	x17, [x16, #392]
  401d68:	add	x16, x16, #0x188
  401d6c:	br	x17

0000000000401d70 <strcmp@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d74:	ldr	x17, [x16, #400]
  401d78:	add	x16, x16, #0x190
  401d7c:	br	x17

0000000000401d80 <warn@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d84:	ldr	x17, [x16, #408]
  401d88:	add	x16, x16, #0x198
  401d8c:	br	x17

0000000000401d90 <__ctype_b_loc@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401d94:	ldr	x17, [x16, #416]
  401d98:	add	x16, x16, #0x1a0
  401d9c:	br	x17

0000000000401da0 <strtol@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401da4:	ldr	x17, [x16, #424]
  401da8:	add	x16, x16, #0x1a8
  401dac:	br	x17

0000000000401db0 <free@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401db4:	ldr	x17, [x16, #432]
  401db8:	add	x16, x16, #0x1b0
  401dbc:	br	x17

0000000000401dc0 <sync@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401dc4:	ldr	x17, [x16, #440]
  401dc8:	add	x16, x16, #0x1b8
  401dcc:	br	x17

0000000000401dd0 <strncasecmp@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401dd4:	ldr	x17, [x16, #448]
  401dd8:	add	x16, x16, #0x1c0
  401ddc:	br	x17

0000000000401de0 <nanosleep@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401de4:	ldr	x17, [x16, #456]
  401de8:	add	x16, x16, #0x1c8
  401dec:	br	x17

0000000000401df0 <vasprintf@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401df4:	ldr	x17, [x16, #464]
  401df8:	add	x16, x16, #0x1d0
  401dfc:	br	x17

0000000000401e00 <strndup@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e04:	ldr	x17, [x16, #472]
  401e08:	add	x16, x16, #0x1d8
  401e0c:	br	x17

0000000000401e10 <strspn@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e14:	ldr	x17, [x16, #480]
  401e18:	add	x16, x16, #0x1e0
  401e1c:	br	x17

0000000000401e20 <strchr@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e24:	ldr	x17, [x16, #488]
  401e28:	add	x16, x16, #0x1e8
  401e2c:	br	x17

0000000000401e30 <fflush@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e34:	ldr	x17, [x16, #496]
  401e38:	add	x16, x16, #0x1f0
  401e3c:	br	x17

0000000000401e40 <warnx@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e44:	ldr	x17, [x16, #504]
  401e48:	add	x16, x16, #0x1f8
  401e4c:	br	x17

0000000000401e50 <read@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e54:	ldr	x17, [x16, #512]
  401e58:	add	x16, x16, #0x200
  401e5c:	br	x17

0000000000401e60 <memchr@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e64:	ldr	x17, [x16, #520]
  401e68:	add	x16, x16, #0x208
  401e6c:	br	x17

0000000000401e70 <isatty@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e74:	ldr	x17, [x16, #528]
  401e78:	add	x16, x16, #0x210
  401e7c:	br	x17

0000000000401e80 <asctime@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e84:	ldr	x17, [x16, #536]
  401e88:	add	x16, x16, #0x218
  401e8c:	br	x17

0000000000401e90 <dcgettext@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401e94:	ldr	x17, [x16, #544]
  401e98:	add	x16, x16, #0x220
  401e9c:	br	x17

0000000000401ea0 <errx@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ea4:	ldr	x17, [x16, #552]
  401ea8:	add	x16, x16, #0x228
  401eac:	br	x17

0000000000401eb0 <strcspn@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401eb4:	ldr	x17, [x16, #560]
  401eb8:	add	x16, x16, #0x230
  401ebc:	br	x17

0000000000401ec0 <printf@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ec4:	ldr	x17, [x16, #568]
  401ec8:	add	x16, x16, #0x238
  401ecc:	br	x17

0000000000401ed0 <__assert_fail@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ed4:	ldr	x17, [x16, #576]
  401ed8:	add	x16, x16, #0x240
  401edc:	br	x17

0000000000401ee0 <__errno_location@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ee4:	ldr	x17, [x16, #584]
  401ee8:	add	x16, x16, #0x248
  401eec:	br	x17

0000000000401ef0 <putchar@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401ef4:	ldr	x17, [x16, #592]
  401ef8:	add	x16, x16, #0x250
  401efc:	br	x17

0000000000401f00 <fprintf@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401f04:	ldr	x17, [x16, #600]
  401f08:	add	x16, x16, #0x258
  401f0c:	br	x17

0000000000401f10 <fgets@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401f14:	ldr	x17, [x16, #608]
  401f18:	add	x16, x16, #0x260
  401f1c:	br	x17

0000000000401f20 <err@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401f24:	ldr	x17, [x16, #616]
  401f28:	add	x16, x16, #0x268
  401f2c:	br	x17

0000000000401f30 <ioctl@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401f34:	ldr	x17, [x16, #624]
  401f38:	add	x16, x16, #0x270
  401f3c:	br	x17

0000000000401f40 <setlocale@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401f44:	ldr	x17, [x16, #632]
  401f48:	add	x16, x16, #0x278
  401f4c:	br	x17

0000000000401f50 <ferror@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x170b0>
  401f54:	ldr	x17, [x16, #640]
  401f58:	add	x16, x16, #0x280
  401f5c:	br	x17

Disassembly of section .text:

0000000000401f60 <.text>:
  401f60:	mov	x29, #0x0                   	// #0
  401f64:	mov	x30, #0x0                   	// #0
  401f68:	mov	x5, x0
  401f6c:	ldr	x1, [sp]
  401f70:	add	x2, sp, #0x8
  401f74:	mov	x6, sp
  401f78:	movz	x0, #0x0, lsl #48
  401f7c:	movk	x0, #0x0, lsl #32
  401f80:	movk	x0, #0x40, lsl #16
  401f84:	movk	x0, #0x20b0
  401f88:	movz	x3, #0x0, lsl #48
  401f8c:	movk	x3, #0x0, lsl #32
  401f90:	movk	x3, #0x40, lsl #16
  401f94:	movk	x3, #0x6a18
  401f98:	movz	x4, #0x0, lsl #48
  401f9c:	movk	x4, #0x0, lsl #32
  401fa0:	movk	x4, #0x40, lsl #16
  401fa4:	movk	x4, #0x6a98
  401fa8:	bl	401c70 <__libc_start_main@plt>
  401fac:	bl	401d30 <abort@plt>
  401fb0:	adrp	x0, 418000 <ferror@plt+0x160b0>
  401fb4:	ldr	x0, [x0, #4064]
  401fb8:	cbz	x0, 401fc0 <ferror@plt+0x70>
  401fbc:	b	401d00 <__gmon_start__@plt>
  401fc0:	ret
  401fc4:	adrp	x0, 419000 <ferror@plt+0x170b0>
  401fc8:	add	x0, x0, #0x2a0
  401fcc:	adrp	x1, 419000 <ferror@plt+0x170b0>
  401fd0:	add	x1, x1, #0x2a0
  401fd4:	cmp	x0, x1
  401fd8:	b.eq	40200c <ferror@plt+0xbc>  // b.none
  401fdc:	stp	x29, x30, [sp, #-32]!
  401fe0:	mov	x29, sp
  401fe4:	adrp	x0, 406000 <ferror@plt+0x40b0>
  401fe8:	ldr	x0, [x0, #2760]
  401fec:	str	x0, [sp, #24]
  401ff0:	mov	x1, x0
  401ff4:	cbz	x1, 402004 <ferror@plt+0xb4>
  401ff8:	adrp	x0, 419000 <ferror@plt+0x170b0>
  401ffc:	add	x0, x0, #0x2a0
  402000:	blr	x1
  402004:	ldp	x29, x30, [sp], #32
  402008:	ret
  40200c:	ret
  402010:	adrp	x0, 419000 <ferror@plt+0x170b0>
  402014:	add	x0, x0, #0x2a0
  402018:	adrp	x1, 419000 <ferror@plt+0x170b0>
  40201c:	add	x1, x1, #0x2a0
  402020:	sub	x0, x0, x1
  402024:	lsr	x1, x0, #63
  402028:	add	x0, x1, x0, asr #3
  40202c:	cmp	xzr, x0, asr #1
  402030:	b.eq	402068 <ferror@plt+0x118>  // b.none
  402034:	stp	x29, x30, [sp, #-32]!
  402038:	mov	x29, sp
  40203c:	asr	x1, x0, #1
  402040:	adrp	x0, 406000 <ferror@plt+0x40b0>
  402044:	ldr	x0, [x0, #2768]
  402048:	str	x0, [sp, #24]
  40204c:	mov	x2, x0
  402050:	cbz	x2, 402060 <ferror@plt+0x110>
  402054:	adrp	x0, 419000 <ferror@plt+0x170b0>
  402058:	add	x0, x0, #0x2a0
  40205c:	blr	x2
  402060:	ldp	x29, x30, [sp], #32
  402064:	ret
  402068:	ret
  40206c:	adrp	x0, 419000 <ferror@plt+0x170b0>
  402070:	ldrb	w0, [x0, #736]
  402074:	cbnz	w0, 402098 <ferror@plt+0x148>
  402078:	stp	x29, x30, [sp, #-16]!
  40207c:	mov	x29, sp
  402080:	bl	401fc4 <ferror@plt+0x74>
  402084:	adrp	x0, 419000 <ferror@plt+0x170b0>
  402088:	mov	w1, #0x1                   	// #1
  40208c:	strb	w1, [x0, #736]
  402090:	ldp	x29, x30, [sp], #16
  402094:	ret
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-16]!
  4020a0:	mov	x29, sp
  4020a4:	bl	402010 <ferror@plt+0xc0>
  4020a8:	ldp	x29, x30, [sp], #16
  4020ac:	ret
  4020b0:	sub	sp, sp, #0xe0
  4020b4:	stp	x20, x19, [sp, #208]
  4020b8:	mov	x19, x1
  4020bc:	adrp	x8, 406000 <ferror@plt+0x40b0>
  4020c0:	adrp	x9, 406000 <ferror@plt+0x40b0>
  4020c4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4020c8:	stp	x24, x23, [sp, #176]
  4020cc:	mov	w23, w0
  4020d0:	movi	v0.2d, #0x0
  4020d4:	add	x8, x8, #0xe28
  4020d8:	add	x9, x9, #0xe30
  4020dc:	add	x1, x1, #0x291
  4020e0:	mov	w0, #0x6                   	// #6
  4020e4:	stp	x29, x30, [sp, #128]
  4020e8:	stp	x28, x27, [sp, #144]
  4020ec:	stp	x26, x25, [sp, #160]
  4020f0:	stp	x22, x21, [sp, #192]
  4020f4:	add	x29, sp, #0x80
  4020f8:	str	xzr, [sp, #112]
  4020fc:	str	wzr, [sp, #48]
  402100:	stp	q0, q0, [sp, #64]
  402104:	str	q0, [sp, #96]
  402108:	stp	xzr, x8, [sp, #56]
  40210c:	str	x9, [sp, #80]
  402110:	str	xzr, [sp, #40]
  402114:	bl	401f40 <setlocale@plt>
  402118:	adrp	x20, 406000 <ferror@plt+0x40b0>
  40211c:	add	x20, x20, #0xe97
  402120:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402124:	add	x1, x1, #0xea2
  402128:	mov	x0, x20
  40212c:	bl	401c60 <bindtextdomain@plt>
  402130:	mov	x0, x20
  402134:	bl	401d50 <textdomain@plt>
  402138:	bl	402900 <ferror@plt+0x9b0>
  40213c:	adrp	x2, 406000 <ferror@plt+0x40b0>
  402140:	adrp	x3, 406000 <ferror@plt+0x40b0>
  402144:	add	x2, x2, #0xeb4
  402148:	add	x3, x3, #0xb60
  40214c:	mov	w0, w23
  402150:	mov	x1, x19
  402154:	mov	x4, xzr
  402158:	bl	401d60 <getopt_long@plt>
  40215c:	cmn	w0, #0x1
  402160:	b.eq	4022f4 <ferror@plt+0x3a4>  // b.none
  402164:	adrp	x20, 406000 <ferror@plt+0x40b0>
  402168:	adrp	x27, 406000 <ferror@plt+0x40b0>
  40216c:	adrp	x24, 406000 <ferror@plt+0x40b0>
  402170:	adrp	x25, 406000 <ferror@plt+0x40b0>
  402174:	mov	w28, w0
  402178:	mov	w22, wzr
  40217c:	add	x20, x20, #0xe49
  402180:	mov	w21, #0x5                   	// #5
  402184:	add	x27, x27, #0xad8
  402188:	adrp	x26, 419000 <ferror@plt+0x170b0>
  40218c:	add	x24, x24, #0xeb4
  402190:	add	x25, x25, #0xb60
  402194:	b	4021e4 <ferror@plt+0x294>
  402198:	ldr	x22, [x26, #680]
  40219c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	mov	x0, xzr
  4021a8:	add	x1, x1, #0xee6
  4021ac:	bl	401e90 <dcgettext@plt>
  4021b0:	mov	x1, x0
  4021b4:	mov	x0, x22
  4021b8:	bl	404228 <ferror@plt+0x22d8>
  4021bc:	mov	w22, w0
  4021c0:	mov	w0, w23
  4021c4:	mov	x1, x19
  4021c8:	mov	x2, x24
  4021cc:	mov	x3, x25
  4021d0:	mov	x4, xzr
  4021d4:	bl	401d60 <getopt_long@plt>
  4021d8:	mov	w28, w0
  4021dc:	cmn	w0, #0x1
  4021e0:	b.eq	402304 <ferror@plt+0x3b4>  // b.none
  4021e4:	add	x1, sp, #0x28
  4021e8:	mov	w0, w28
  4021ec:	bl	40291c <ferror@plt+0x9cc>
  4021f0:	sub	w8, w28, #0x41
  4021f4:	cmp	w8, #0x40
  4021f8:	b.hi	4027e8 <ferror@plt+0x898>  // b.pmore
  4021fc:	adr	x9, 402198 <ferror@plt+0x248>
  402200:	ldrh	w10, [x27, x8, lsl #1]
  402204:	add	x9, x9, x10, lsl #2
  402208:	br	x9
  40220c:	ldr	x8, [x26, #680]
  402210:	str	x8, [sp, #80]
  402214:	b	4021c0 <ferror@plt+0x270>
  402218:	mov	w8, #0x1                   	// #1
  40221c:	str	w8, [sp, #88]
  402220:	b	4021c0 <ferror@plt+0x270>
  402224:	mov	w8, #0x2                   	// #2
  402228:	str	w8, [sp, #88]
  40222c:	b	4021c0 <ferror@plt+0x270>
  402230:	ldr	x0, [x26, #680]
  402234:	mov	x1, sp
  402238:	bl	405378 <ferror@plt+0x3428>
  40223c:	tbnz	w0, #31, 40285c <ferror@plt+0x90c>
  402240:	ldr	x8, [sp]
  402244:	mov	x9, #0x34db                	// #13531
  402248:	movk	x9, #0xd7b6, lsl #16
  40224c:	movk	x9, #0xde82, lsl #32
  402250:	movk	x9, #0x431b, lsl #48
  402254:	umulh	x8, x8, x9
  402258:	lsr	x8, x8, #18
  40225c:	str	x8, [sp, #56]
  402260:	b	4021c0 <ferror@plt+0x270>
  402264:	str	wzr, [sp, #88]
  402268:	b	4021c0 <ferror@plt+0x270>
  40226c:	ldr	x20, [x26, #680]
  402270:	b	4021c0 <ferror@plt+0x270>
  402274:	ldr	x1, [x26, #680]
  402278:	add	x0, sp, #0x40
  40227c:	bl	402b10 <ferror@plt+0xbc0>
  402280:	tbnz	w0, #31, 402868 <ferror@plt+0x918>
  402284:	ldr	x8, [x26, #680]
  402288:	mov	w21, w0
  40228c:	str	x8, [sp, #64]
  402290:	b	4021c0 <ferror@plt+0x270>
  402294:	ldrb	w8, [sp, #112]
  402298:	orr	w8, w8, #0x2
  40229c:	strb	w8, [sp, #112]
  4022a0:	b	4021c0 <ferror@plt+0x270>
  4022a4:	ldr	x28, [x26, #680]
  4022a8:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4022ac:	mov	w2, #0x5                   	// #5
  4022b0:	mov	x0, xzr
  4022b4:	add	x1, x1, #0xeff
  4022b8:	bl	401e90 <dcgettext@plt>
  4022bc:	mov	x1, x0
  4022c0:	mov	x0, x28
  4022c4:	bl	404228 <ferror@plt+0x22d8>
  4022c8:	mov	w8, w0
  4022cc:	str	x8, [sp, #56]
  4022d0:	b	4021c0 <ferror@plt+0x270>
  4022d4:	ldrb	w8, [sp, #112]
  4022d8:	orr	w8, w8, #0x1
  4022dc:	strb	w8, [sp, #112]
  4022e0:	b	4021c0 <ferror@plt+0x270>
  4022e4:	add	x0, sp, #0x40
  4022e8:	bl	402a6c <ferror@plt+0xb1c>
  4022ec:	mov	w20, wzr
  4022f0:	b	4027b4 <ferror@plt+0x864>
  4022f4:	adrp	x20, 406000 <ferror@plt+0x40b0>
  4022f8:	mov	w22, wzr
  4022fc:	mov	w21, #0x5                   	// #5
  402300:	add	x20, x20, #0xe49
  402304:	ldr	w8, [sp, #88]
  402308:	cbnz	w8, 402340 <ferror@plt+0x3f0>
  40230c:	add	x0, sp, #0x40
  402310:	bl	402e10 <ferror@plt+0xec0>
  402314:	tbz	w0, #31, 402340 <ferror@plt+0x3f0>
  402318:	adrp	x1, 406000 <ferror@plt+0x40b0>
  40231c:	add	x1, x1, #0xf72
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	401e90 <dcgettext@plt>
  40232c:	adrp	x8, 419000 <ferror@plt+0x170b0>
  402330:	ldr	x1, [x8, #712]
  402334:	bl	401ec0 <printf@plt>
  402338:	mov	w8, #0x1                   	// #1
  40233c:	str	w8, [sp, #88]
  402340:	ldrb	w8, [sp, #112]
  402344:	tbz	w8, #0, 402380 <ferror@plt+0x430>
  402348:	ldr	w8, [sp, #88]
  40234c:	adrp	x9, 406000 <ferror@plt+0x40b0>
  402350:	adrp	x10, 406000 <ferror@plt+0x40b0>
  402354:	add	x9, x9, #0xfa2
  402358:	add	x10, x10, #0xf91
  40235c:	cmp	w8, #0x1
  402360:	csel	x1, x10, x9, eq  // eq = none
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401e90 <dcgettext@plt>
  402370:	mov	x1, x0
  402374:	adrp	x0, 407000 <ferror@plt+0x50b0>
  402378:	add	x0, x0, #0x82d
  40237c:	bl	401ec0 <printf@plt>
  402380:	sub	w24, w21, #0x3
  402384:	cmp	w24, #0x2
  402388:	b.cc	402398 <ferror@plt+0x448>  // b.lo, b.ul, b.last
  40238c:	cbnz	w22, 402398 <ferror@plt+0x448>
  402390:	ldr	x8, [sp, #56]
  402394:	cbz	x8, 40288c <ferror@plt+0x93c>
  402398:	mov	x0, x20
  40239c:	bl	402f1c <ferror@plt+0xfcc>
  4023a0:	sub	w23, w21, #0x1
  4023a4:	cmp	w23, #0x2
  4023a8:	mov	w19, w0
  4023ac:	b.cc	4023bc <ferror@plt+0x46c>  // b.lo, b.ul, b.last
  4023b0:	mov	x0, x20
  4023b4:	bl	402fac <ferror@plt+0x105c>
  4023b8:	cbz	w0, 4028ac <ferror@plt+0x95c>
  4023bc:	add	x0, sp, #0x40
  4023c0:	mov	w1, w19
  4023c4:	bl	403088 <ferror@plt+0x1138>
  4023c8:	tbnz	w0, #31, 402854 <ferror@plt+0x904>
  4023cc:	ldrb	w8, [sp, #112]
  4023d0:	tbz	w8, #0, 4023f8 <ferror@plt+0x4a8>
  4023d4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4023d8:	add	x1, x1, #0x18
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	mov	x0, xzr
  4023e4:	bl	401e90 <dcgettext@plt>
  4023e8:	ldr	x1, [sp, #56]
  4023ec:	ldp	x2, x3, [sp, #96]
  4023f0:	mov	w4, w22
  4023f4:	bl	401ec0 <printf@plt>
  4023f8:	cmp	w24, #0x2
  4023fc:	b.cc	4024e4 <ferror@plt+0x594>  // b.lo, b.ul, b.last
  402400:	ldr	x8, [sp, #56]
  402404:	cbz	x8, 402420 <ferror@plt+0x4d0>
  402408:	ldr	x9, [sp, #96]
  40240c:	subs	x8, x8, x9
  402410:	b.lt	4028d0 <ferror@plt+0x980>  // b.tstop
  402414:	ldr	x9, [sp, #104]
  402418:	add	x8, x8, x9
  40241c:	b	40242c <ferror@plt+0x4dc>
  402420:	ldr	x8, [sp, #104]
  402424:	add	x8, x8, w22, uxtw
  402428:	add	x8, x8, #0x1
  40242c:	add	x0, sp, #0x40
  402430:	add	x2, sp, #0x38
  402434:	mov	w1, w19
  402438:	str	x8, [sp, #56]
  40243c:	bl	403228 <ferror@plt+0x12d8>
  402440:	tbnz	w0, #31, 402854 <ferror@plt+0x904>
  402444:	cmp	w23, #0x1
  402448:	b.hi	40248c <ferror@plt+0x53c>  // b.pmore
  40244c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402450:	add	x1, x1, #0x6a
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401e90 <dcgettext@plt>
  402460:	adrp	x8, 419000 <ferror@plt+0x170b0>
  402464:	ldr	x22, [x8, #712]
  402468:	mov	x23, x0
  40246c:	add	x0, sp, #0x38
  402470:	bl	401b60 <ctime@plt>
  402474:	mov	x3, x0
  402478:	mov	x0, x23
  40247c:	mov	x1, x22
  402480:	mov	x2, x20
  402484:	bl	401ec0 <printf@plt>
  402488:	b	4024d0 <ferror@plt+0x580>
  40248c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402490:	add	x1, x1, #0x84
  402494:	mov	w2, #0x5                   	// #5
  402498:	mov	x0, xzr
  40249c:	bl	401e90 <dcgettext@plt>
  4024a0:	adrp	x8, 419000 <ferror@plt+0x170b0>
  4024a4:	ldr	x22, [x8, #712]
  4024a8:	ldr	x23, [sp, #64]
  4024ac:	mov	x24, x0
  4024b0:	add	x0, sp, #0x38
  4024b4:	bl	401b60 <ctime@plt>
  4024b8:	mov	x4, x0
  4024bc:	mov	x0, x24
  4024c0:	mov	x1, x22
  4024c4:	mov	x2, x23
  4024c8:	mov	x3, x20
  4024cc:	bl	401ec0 <printf@plt>
  4024d0:	adrp	x8, 419000 <ferror@plt+0x170b0>
  4024d4:	ldr	x0, [x8, #696]
  4024d8:	bl	401e30 <fflush@plt>
  4024dc:	mov	w0, #0x2710                	// #10000
  4024e0:	bl	4032f0 <ferror@plt+0x13a0>
  4024e4:	cmp	w21, #0x4
  4024e8:	b.hi	4026a4 <ferror@plt+0x754>  // b.pmore
  4024ec:	adrp	x9, 406000 <ferror@plt+0x40b0>
  4024f0:	mov	w8, w21
  4024f4:	add	x9, x9, #0xb5a
  4024f8:	adr	x10, 402508 <ferror@plt+0x5b8>
  4024fc:	ldrb	w11, [x9, x8]
  402500:	add	x10, x10, x11, lsl #2
  402504:	br	x10
  402508:	adrp	x20, 407000 <ferror@plt+0x50b0>
  40250c:	add	x20, x20, #0xc3
  402510:	mov	w1, #0x1                   	// #1
  402514:	mov	x0, x20
  402518:	bl	401d40 <access@plt>
  40251c:	cbz	w0, 4026d8 <ferror@plt+0x788>
  402520:	adrp	x20, 407000 <ferror@plt+0x50b0>
  402524:	add	x20, x20, #0xdc
  402528:	mov	w1, #0x1                   	// #1
  40252c:	mov	x0, x20
  402530:	bl	401d40 <access@plt>
  402534:	cbz	w0, 4027d8 <ferror@plt+0x888>
  402538:	str	xzr, [sp]
  40253c:	ldr	x8, [sp]
  402540:	cbz	x8, 402704 <ferror@plt+0x7b4>
  402544:	ldrb	w8, [sp, #112]
  402548:	tbz	w8, #0, 402568 <ferror@plt+0x618>
  40254c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402550:	add	x1, x1, #0xeb
  402554:	mov	w2, #0x5                   	// #5
  402558:	mov	x0, xzr
  40255c:	bl	401e90 <dcgettext@plt>
  402560:	ldr	x1, [sp]
  402564:	bl	401ec0 <printf@plt>
  402568:	ldrb	w8, [sp, #112]
  40256c:	tbnz	w8, #1, 402744 <ferror@plt+0x7f4>
  402570:	ldr	x0, [sp]
  402574:	mov	x1, sp
  402578:	bl	401cb0 <execv@plt>
  40257c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402580:	add	x1, x1, #0x10c
  402584:	mov	w2, #0x5                   	// #5
  402588:	mov	x0, xzr
  40258c:	bl	401e90 <dcgettext@plt>
  402590:	ldr	x1, [sp]
  402594:	bl	401d80 <warn@plt>
  402598:	b	40271c <ferror@plt+0x7cc>
  40259c:	ldrb	w8, [sp, #112]
  4025a0:	tbz	w8, #0, 4025bc <ferror@plt+0x66c>
  4025a4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4025a8:	add	x1, x1, #0x1a7
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	mov	x0, xzr
  4025b4:	bl	401e90 <dcgettext@plt>
  4025b8:	bl	401ec0 <printf@plt>
  4025bc:	add	x0, sp, #0x40
  4025c0:	mov	w1, w19
  4025c4:	bl	403348 <ferror@plt+0x13f8>
  4025c8:	ldrb	w8, [sp, #112]
  4025cc:	cmp	w0, #0x0
  4025d0:	cset	w20, ne  // ne = any
  4025d4:	b	402690 <ferror@plt+0x740>
  4025d8:	ldrb	w8, [sp, #112]
  4025dc:	tbz	w8, #0, 4025f8 <ferror@plt+0x6a8>
  4025e0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4025e4:	add	x1, x1, #0x141
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	mov	x0, xzr
  4025f0:	bl	401e90 <dcgettext@plt>
  4025f4:	bl	401ec0 <printf@plt>
  4025f8:	ldrb	w8, [sp, #112]
  4025fc:	tbnz	w8, #1, 402744 <ferror@plt+0x7f4>
  402600:	adrp	x21, 407000 <ferror@plt+0x50b0>
  402604:	add	x21, x21, #0x170
  402608:	b	402614 <ferror@plt+0x6c4>
  40260c:	ldrb	w8, [sp]
  402610:	tbnz	w8, #5, 402744 <ferror@plt+0x7f4>
  402614:	mov	x1, sp
  402618:	mov	w2, #0x8                   	// #8
  40261c:	mov	w0, w19
  402620:	bl	401e50 <read@plt>
  402624:	tbnz	w0, #31, 40272c <ferror@plt+0x7dc>
  402628:	ldrb	w8, [sp, #112]
  40262c:	tbz	w8, #0, 40260c <ferror@plt+0x6bc>
  402630:	ldr	x2, [sp]
  402634:	mov	x0, x21
  402638:	mov	x1, x20
  40263c:	bl	401ec0 <printf@plt>
  402640:	b	40260c <ferror@plt+0x6bc>
  402644:	ldrb	w8, [sp, #112]
  402648:	tbz	w8, #0, 402744 <ferror@plt+0x7f4>
  40264c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402650:	add	x1, x1, #0x17f
  402654:	mov	w2, #0x5                   	// #5
  402658:	mov	x0, xzr
  40265c:	bl	401e90 <dcgettext@plt>
  402660:	bl	401ec0 <printf@plt>
  402664:	b	402744 <ferror@plt+0x7f4>
  402668:	ldrb	w8, [sp, #112]
  40266c:	tbz	w8, #0, 402688 <ferror@plt+0x738>
  402670:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402674:	add	x1, x1, #0xa8
  402678:	mov	w2, #0x5                   	// #5
  40267c:	mov	x0, xzr
  402680:	bl	401e90 <dcgettext@plt>
  402684:	bl	401ec0 <printf@plt>
  402688:	ldrb	w8, [sp, #112]
  40268c:	mov	w20, wzr
  402690:	orr	w8, w8, #0x2
  402694:	strb	w8, [sp, #112]
  402698:	ldrb	w8, [sp, #112]
  40269c:	tbz	w8, #1, 402750 <ferror@plt+0x800>
  4026a0:	b	4027ac <ferror@plt+0x85c>
  4026a4:	ldrb	w8, [sp, #112]
  4026a8:	tbz	w8, #0, 4026c8 <ferror@plt+0x778>
  4026ac:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4026b0:	add	x1, x1, #0x1d0
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	mov	x0, xzr
  4026bc:	bl	401e90 <dcgettext@plt>
  4026c0:	ldr	x1, [sp, #64]
  4026c4:	bl	401ec0 <printf@plt>
  4026c8:	bl	401dc0 <sync@plt>
  4026cc:	add	x0, sp, #0x40
  4026d0:	bl	40346c <ferror@plt+0x151c>
  4026d4:	b	402744 <ferror@plt+0x7f4>
  4026d8:	adrp	x8, 407000 <ferror@plt+0x50b0>
  4026dc:	adrp	x9, 407000 <ferror@plt+0x50b0>
  4026e0:	adrp	x10, 407000 <ferror@plt+0x50b0>
  4026e4:	add	x8, x8, #0xd2
  4026e8:	add	x9, x9, #0xd5
  4026ec:	add	x10, x10, #0xd8
  4026f0:	stp	x20, x8, [sp]
  4026f4:	stp	x9, x10, [sp, #16]
  4026f8:	str	xzr, [sp, #32]
  4026fc:	ldr	x8, [sp]
  402700:	cbnz	x8, 402544 <ferror@plt+0x5f4>
  402704:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402708:	add	x1, x1, #0x121
  40270c:	mov	w2, #0x5                   	// #5
  402710:	mov	x0, xzr
  402714:	bl	401e90 <dcgettext@plt>
  402718:	bl	401d80 <warn@plt>
  40271c:	mov	w20, #0x7f                  	// #127
  402720:	ldrb	w8, [sp, #112]
  402724:	tbz	w8, #1, 402750 <ferror@plt+0x800>
  402728:	b	4027ac <ferror@plt+0x85c>
  40272c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402730:	add	x1, x1, #0x160
  402734:	mov	w2, #0x5                   	// #5
  402738:	mov	x0, xzr
  40273c:	bl	401e90 <dcgettext@plt>
  402740:	bl	401d80 <warn@plt>
  402744:	mov	w20, wzr
  402748:	ldrb	w8, [sp, #112]
  40274c:	tbnz	w8, #1, 4027ac <ferror@plt+0x85c>
  402750:	mov	w1, #0x7010                	// #28688
  402754:	mov	x2, sp
  402758:	movk	w1, #0x8028, lsl #16
  40275c:	mov	w0, w19
  402760:	bl	401f30 <ioctl@plt>
  402764:	tbnz	w0, #31, 402790 <ferror@plt+0x840>
  402768:	mov	w1, #0x700f                	// #28687
  40276c:	mov	x2, sp
  402770:	movk	w1, #0x4028, lsl #16
  402774:	mov	w0, w19
  402778:	strb	wzr, [sp]
  40277c:	bl	401f30 <ioctl@plt>
  402780:	tbz	w0, #31, 4027ac <ferror@plt+0x85c>
  402784:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402788:	add	x1, x1, #0x20b
  40278c:	b	402798 <ferror@plt+0x848>
  402790:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402794:	add	x1, x1, #0x1f5
  402798:	mov	w2, #0x5                   	// #5
  40279c:	mov	x0, xzr
  4027a0:	bl	401e90 <dcgettext@plt>
  4027a4:	bl	401d80 <warn@plt>
  4027a8:	mov	w20, #0x1                   	// #1
  4027ac:	mov	w0, w19
  4027b0:	bl	401cf0 <close@plt>
  4027b4:	mov	w0, w20
  4027b8:	ldp	x20, x19, [sp, #208]
  4027bc:	ldp	x22, x21, [sp, #192]
  4027c0:	ldp	x24, x23, [sp, #176]
  4027c4:	ldp	x26, x25, [sp, #160]
  4027c8:	ldp	x28, x27, [sp, #144]
  4027cc:	ldp	x29, x30, [sp, #128]
  4027d0:	add	sp, sp, #0xe0
  4027d4:	ret
  4027d8:	stp	x20, xzr, [sp]
  4027dc:	ldr	x8, [sp]
  4027e0:	cbnz	x8, 402544 <ferror@plt+0x5f4>
  4027e4:	b	402704 <ferror@plt+0x7b4>
  4027e8:	adrp	x8, 419000 <ferror@plt+0x170b0>
  4027ec:	ldr	x19, [x8, #672]
  4027f0:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4027f4:	add	x1, x1, #0xf4b
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	mov	x0, xzr
  402800:	bl	401e90 <dcgettext@plt>
  402804:	adrp	x8, 419000 <ferror@plt+0x170b0>
  402808:	ldr	x2, [x8, #712]
  40280c:	mov	x1, x0
  402810:	mov	x0, x19
  402814:	bl	401f00 <fprintf@plt>
  402818:	mov	w0, #0x1                   	// #1
  40281c:	bl	401ab0 <exit@plt>
  402820:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402824:	add	x1, x1, #0xf2d
  402828:	mov	w2, #0x5                   	// #5
  40282c:	mov	x0, xzr
  402830:	bl	401e90 <dcgettext@plt>
  402834:	adrp	x8, 419000 <ferror@plt+0x170b0>
  402838:	ldr	x1, [x8, #712]
  40283c:	adrp	x2, 406000 <ferror@plt+0x40b0>
  402840:	add	x2, x2, #0xf39
  402844:	bl	401ec0 <printf@plt>
  402848:	mov	w0, wzr
  40284c:	bl	401ab0 <exit@plt>
  402850:	bl	402b94 <ferror@plt+0xc44>
  402854:	mov	w0, #0x1                   	// #1
  402858:	bl	401ab0 <exit@plt>
  40285c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402860:	add	x1, x1, #0xf15
  402864:	b	402870 <ferror@plt+0x920>
  402868:	adrp	x1, 406000 <ferror@plt+0x40b0>
  40286c:	add	x1, x1, #0xec6
  402870:	mov	w2, #0x5                   	// #5
  402874:	mov	x0, xzr
  402878:	bl	401e90 <dcgettext@plt>
  40287c:	ldr	x2, [x26, #680]
  402880:	mov	x1, x0
  402884:	mov	w0, #0x1                   	// #1
  402888:	bl	401ea0 <errx@plt>
  40288c:	adrp	x1, 406000 <ferror@plt+0x40b0>
  402890:	add	x1, x1, #0xfb5
  402894:	mov	w2, #0x5                   	// #5
  402898:	mov	x0, xzr
  40289c:	bl	401e90 <dcgettext@plt>
  4028a0:	mov	x1, x0
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	bl	401ea0 <errx@plt>
  4028ac:	adrp	x1, 406000 <ferror@plt+0x40b0>
  4028b0:	add	x1, x1, #0xff7
  4028b4:	mov	w2, #0x5                   	// #5
  4028b8:	mov	x0, xzr
  4028bc:	bl	401e90 <dcgettext@plt>
  4028c0:	mov	x1, x0
  4028c4:	mov	w0, #0x1                   	// #1
  4028c8:	mov	x2, x20
  4028cc:	bl	401ea0 <errx@plt>
  4028d0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4028d4:	add	x1, x1, #0x4b
  4028d8:	mov	w2, #0x5                   	// #5
  4028dc:	mov	x0, xzr
  4028e0:	bl	401e90 <dcgettext@plt>
  4028e4:	mov	x19, x0
  4028e8:	add	x0, sp, #0x38
  4028ec:	bl	401b60 <ctime@plt>
  4028f0:	mov	x2, x0
  4028f4:	mov	w0, #0x1                   	// #1
  4028f8:	mov	x1, x19
  4028fc:	bl	401ea0 <errx@plt>
  402900:	stp	x29, x30, [sp, #-16]!
  402904:	adrp	x0, 403000 <ferror@plt+0x10b0>
  402908:	add	x0, x0, #0x524
  40290c:	mov	x29, sp
  402910:	bl	406aa0 <ferror@plt+0x4b50>
  402914:	ldp	x29, x30, [sp], #16
  402918:	ret
  40291c:	stp	x29, x30, [sp, #-64]!
  402920:	cmp	w0, #0x61
  402924:	stp	x24, x23, [sp, #16]
  402928:	stp	x22, x21, [sp, #32]
  40292c:	stp	x20, x19, [sp, #48]
  402930:	mov	x29, sp
  402934:	b.ge	40294c <ferror@plt+0x9fc>  // b.tcont
  402938:	ldp	x20, x19, [sp, #48]
  40293c:	ldp	x22, x21, [sp, #32]
  402940:	ldp	x24, x23, [sp, #16]
  402944:	ldp	x29, x30, [sp], #64
  402948:	ret
  40294c:	adrp	x20, 406000 <ferror@plt+0x40b0>
  402950:	mov	x8, xzr
  402954:	add	x20, x20, #0xd40
  402958:	ldr	w9, [x20]
  40295c:	cbz	w9, 40299c <ferror@plt+0xa4c>
  402960:	cmp	w9, w0
  402964:	b.gt	40299c <ferror@plt+0xa4c>
  402968:	mov	w10, #0x4                   	// #4
  40296c:	cmp	w9, w0
  402970:	b.eq	40298c <ferror@plt+0xa3c>  // b.none
  402974:	ldr	w9, [x20, x10]
  402978:	cbz	w9, 40299c <ferror@plt+0xa4c>
  40297c:	cmp	w9, w0
  402980:	add	x10, x10, #0x4
  402984:	b.le	40296c <ferror@plt+0xa1c>
  402988:	b	40299c <ferror@plt+0xa4c>
  40298c:	ldr	w9, [x1, x8, lsl #2]
  402990:	cbz	w9, 4029b4 <ferror@plt+0xa64>
  402994:	cmp	w9, w0
  402998:	b.ne	4029c4 <ferror@plt+0xa74>  // b.any
  40299c:	ldr	w9, [x20, #64]!
  4029a0:	cbz	w9, 402938 <ferror@plt+0x9e8>
  4029a4:	cmp	w9, w0
  4029a8:	add	x8, x8, #0x1
  4029ac:	b.le	402958 <ferror@plt+0xa08>
  4029b0:	b	402938 <ferror@plt+0x9e8>
  4029b4:	str	w0, [x1, x8, lsl #2]
  4029b8:	ldr	w9, [x20, #64]!
  4029bc:	cbnz	w9, 4029a4 <ferror@plt+0xa54>
  4029c0:	b	402938 <ferror@plt+0x9e8>
  4029c4:	adrp	x22, 419000 <ferror@plt+0x170b0>
  4029c8:	ldr	x19, [x22, #672]
  4029cc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4029d0:	add	x1, x1, #0x23a
  4029d4:	mov	w2, #0x5                   	// #5
  4029d8:	mov	x0, xzr
  4029dc:	bl	401e90 <dcgettext@plt>
  4029e0:	adrp	x8, 419000 <ferror@plt+0x170b0>
  4029e4:	ldr	x2, [x8, #712]
  4029e8:	mov	x1, x0
  4029ec:	mov	x0, x19
  4029f0:	bl	401f00 <fprintf@plt>
  4029f4:	adrp	x19, 407000 <ferror@plt+0x50b0>
  4029f8:	adrp	x23, 407000 <ferror@plt+0x50b0>
  4029fc:	mov	x24, xzr
  402a00:	add	x19, x19, #0x262
  402a04:	add	x23, x23, #0x25c
  402a08:	ldr	w21, [x20, x24]
  402a0c:	cbz	w21, 402a58 <ferror@plt+0xb08>
  402a10:	mov	w0, w21
  402a14:	bl	40360c <ferror@plt+0x16bc>
  402a18:	cbnz	x0, 402a3c <ferror@plt+0xaec>
  402a1c:	mov	w0, w21
  402a20:	bl	403648 <ferror@plt+0x16f8>
  402a24:	cbz	w0, 402a4c <ferror@plt+0xafc>
  402a28:	ldr	x0, [x22, #672]
  402a2c:	mov	x1, x19
  402a30:	mov	w2, w21
  402a34:	bl	401f00 <fprintf@plt>
  402a38:	b	402a4c <ferror@plt+0xafc>
  402a3c:	mov	x2, x0
  402a40:	ldr	x0, [x22, #672]
  402a44:	mov	x1, x23
  402a48:	bl	401f00 <fprintf@plt>
  402a4c:	add	x24, x24, #0x4
  402a50:	cmp	x24, #0x3c
  402a54:	b.ne	402a08 <ferror@plt+0xab8>  // b.any
  402a58:	ldr	x1, [x22, #672]
  402a5c:	mov	w0, #0xa                   	// #10
  402a60:	bl	401b50 <fputc@plt>
  402a64:	mov	w0, #0x1                   	// #1
  402a68:	bl	401ab0 <exit@plt>
  402a6c:	stp	x29, x30, [sp, #-48]!
  402a70:	str	x21, [sp, #16]
  402a74:	stp	x20, x19, [sp, #32]
  402a78:	mov	x29, sp
  402a7c:	bl	403658 <ferror@plt+0x1708>
  402a80:	cbz	x0, 402aec <ferror@plt+0xb9c>
  402a84:	ldr	x1, [x0]
  402a88:	cbz	x1, 402aa8 <ferror@plt+0xb58>
  402a8c:	adrp	x19, 407000 <ferror@plt+0x50b0>
  402a90:	add	x20, x0, #0x8
  402a94:	add	x19, x19, #0x28b
  402a98:	mov	x0, x19
  402a9c:	bl	401ec0 <printf@plt>
  402aa0:	ldr	x1, [x20], #8
  402aa4:	cbnz	x1, 402a98 <ferror@plt+0xb48>
  402aa8:	adrp	x21, 406000 <ferror@plt+0x40b0>
  402aac:	adrp	x19, 407000 <ferror@plt+0x50b0>
  402ab0:	mov	x20, xzr
  402ab4:	add	x21, x21, #0xe00
  402ab8:	add	x19, x19, #0x28b
  402abc:	ldr	x1, [x21, x20]
  402ac0:	mov	x0, x19
  402ac4:	bl	401ec0 <printf@plt>
  402ac8:	add	x20, x20, #0x8
  402acc:	cmp	x20, #0x28
  402ad0:	b.ne	402abc <ferror@plt+0xb6c>  // b.any
  402ad4:	mov	w0, #0xa                   	// #10
  402ad8:	bl	401ef0 <putchar@plt>
  402adc:	ldp	x20, x19, [sp, #32]
  402ae0:	ldr	x21, [sp, #16]
  402ae4:	ldp	x29, x30, [sp], #48
  402ae8:	ret
  402aec:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402af0:	add	x1, x1, #0x267
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	bl	401e90 <dcgettext@plt>
  402afc:	adrp	x2, 407000 <ferror@plt+0x50b0>
  402b00:	mov	x1, x0
  402b04:	add	x2, x2, #0x27a
  402b08:	mov	w0, #0x1                   	// #1
  402b0c:	bl	401ea0 <errx@plt>
  402b10:	stp	x29, x30, [sp, #-48]!
  402b14:	str	x21, [sp, #16]
  402b18:	stp	x20, x19, [sp, #32]
  402b1c:	mov	x29, sp
  402b20:	mov	x19, x1
  402b24:	bl	403658 <ferror@plt+0x1708>
  402b28:	cbz	x0, 402b4c <ferror@plt+0xbfc>
  402b2c:	ldr	x1, [x0]
  402b30:	cbz	x1, 402b4c <ferror@plt+0xbfc>
  402b34:	add	x20, x0, #0x8
  402b38:	mov	x0, x19
  402b3c:	bl	401d70 <strcmp@plt>
  402b40:	cbz	w0, 402b7c <ferror@plt+0xc2c>
  402b44:	ldr	x1, [x20], #8
  402b48:	cbnz	x1, 402b38 <ferror@plt+0xbe8>
  402b4c:	adrp	x21, 406000 <ferror@plt+0x40b0>
  402b50:	mov	x20, xzr
  402b54:	add	x21, x21, #0xe00
  402b58:	ldr	x1, [x21, x20, lsl #3]
  402b5c:	mov	x0, x19
  402b60:	bl	401d70 <strcmp@plt>
  402b64:	cbz	w0, 402b80 <ferror@plt+0xc30>
  402b68:	add	x20, x20, #0x1
  402b6c:	cmp	x20, #0x5
  402b70:	b.ne	402b58 <ferror@plt+0xc08>  // b.any
  402b74:	mov	w20, #0xffffffea            	// #-22
  402b78:	b	402b80 <ferror@plt+0xc30>
  402b7c:	mov	w20, #0x5                   	// #5
  402b80:	mov	w0, w20
  402b84:	ldp	x20, x19, [sp, #32]
  402b88:	ldr	x21, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #48
  402b90:	ret
  402b94:	stp	x29, x30, [sp, #-32]!
  402b98:	adrp	x8, 419000 <ferror@plt+0x170b0>
  402b9c:	str	x19, [sp, #16]
  402ba0:	ldr	x19, [x8, #696]
  402ba4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ba8:	add	x1, x1, #0x2a2
  402bac:	mov	w2, #0x5                   	// #5
  402bb0:	mov	x0, xzr
  402bb4:	mov	x29, sp
  402bb8:	bl	401e90 <dcgettext@plt>
  402bbc:	mov	x1, x19
  402bc0:	bl	401aa0 <fputs@plt>
  402bc4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402bc8:	add	x1, x1, #0x2ab
  402bcc:	mov	w2, #0x5                   	// #5
  402bd0:	mov	x0, xzr
  402bd4:	bl	401e90 <dcgettext@plt>
  402bd8:	adrp	x8, 419000 <ferror@plt+0x170b0>
  402bdc:	ldr	x2, [x8, #712]
  402be0:	mov	x1, x0
  402be4:	mov	x0, x19
  402be8:	bl	401f00 <fprintf@plt>
  402bec:	mov	w0, #0xa                   	// #10
  402bf0:	mov	x1, x19
  402bf4:	bl	401b50 <fputc@plt>
  402bf8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402bfc:	add	x1, x1, #0x2ba
  402c00:	mov	w2, #0x5                   	// #5
  402c04:	mov	x0, xzr
  402c08:	bl	401e90 <dcgettext@plt>
  402c0c:	mov	x1, x19
  402c10:	bl	401aa0 <fputs@plt>
  402c14:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c18:	add	x1, x1, #0x2f5
  402c1c:	mov	w2, #0x5                   	// #5
  402c20:	mov	x0, xzr
  402c24:	bl	401e90 <dcgettext@plt>
  402c28:	mov	x1, x19
  402c2c:	bl	401aa0 <fputs@plt>
  402c30:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c34:	add	x1, x1, #0x300
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	mov	x0, xzr
  402c40:	bl	401e90 <dcgettext@plt>
  402c44:	mov	x1, x19
  402c48:	bl	401aa0 <fputs@plt>
  402c4c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c50:	add	x1, x1, #0x34b
  402c54:	mov	w2, #0x5                   	// #5
  402c58:	mov	x0, xzr
  402c5c:	bl	401e90 <dcgettext@plt>
  402c60:	adrp	x2, 406000 <ferror@plt+0x40b0>
  402c64:	mov	x1, x0
  402c68:	add	x2, x2, #0xe30
  402c6c:	mov	x0, x19
  402c70:	bl	401f00 <fprintf@plt>
  402c74:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c78:	add	x1, x1, #0x3ba
  402c7c:	mov	w2, #0x5                   	// #5
  402c80:	mov	x0, xzr
  402c84:	bl	401e90 <dcgettext@plt>
  402c88:	mov	x1, x19
  402c8c:	bl	401aa0 <fputs@plt>
  402c90:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402c94:	add	x1, x1, #0x3f4
  402c98:	mov	w2, #0x5                   	// #5
  402c9c:	mov	x0, xzr
  402ca0:	bl	401e90 <dcgettext@plt>
  402ca4:	mov	x1, x19
  402ca8:	bl	401aa0 <fputs@plt>
  402cac:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402cb0:	add	x1, x1, #0x431
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	mov	x0, xzr
  402cbc:	bl	401e90 <dcgettext@plt>
  402cc0:	mov	x1, x19
  402cc4:	bl	401aa0 <fputs@plt>
  402cc8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ccc:	add	x1, x1, #0x469
  402cd0:	mov	w2, #0x5                   	// #5
  402cd4:	mov	x0, xzr
  402cd8:	bl	401e90 <dcgettext@plt>
  402cdc:	mov	x1, x19
  402ce0:	bl	401aa0 <fputs@plt>
  402ce4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ce8:	add	x1, x1, #0x49c
  402cec:	mov	w2, #0x5                   	// #5
  402cf0:	mov	x0, xzr
  402cf4:	bl	401e90 <dcgettext@plt>
  402cf8:	mov	x1, x19
  402cfc:	bl	401aa0 <fputs@plt>
  402d00:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402d04:	add	x1, x1, #0x4cc
  402d08:	mov	w2, #0x5                   	// #5
  402d0c:	mov	x0, xzr
  402d10:	bl	401e90 <dcgettext@plt>
  402d14:	mov	x1, x19
  402d18:	bl	401aa0 <fputs@plt>
  402d1c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402d20:	add	x1, x1, #0x502
  402d24:	mov	w2, #0x5                   	// #5
  402d28:	mov	x0, xzr
  402d2c:	bl	401e90 <dcgettext@plt>
  402d30:	mov	x1, x19
  402d34:	bl	401aa0 <fputs@plt>
  402d38:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402d3c:	add	x1, x1, #0x52e
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	mov	x0, xzr
  402d48:	bl	401e90 <dcgettext@plt>
  402d4c:	mov	x1, x19
  402d50:	bl	401aa0 <fputs@plt>
  402d54:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402d58:	add	x1, x1, #0x556
  402d5c:	mov	w2, #0x5                   	// #5
  402d60:	mov	x0, xzr
  402d64:	bl	401e90 <dcgettext@plt>
  402d68:	mov	x1, x19
  402d6c:	bl	401aa0 <fputs@plt>
  402d70:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402d74:	add	x1, x1, #0x57e
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	mov	x0, xzr
  402d80:	bl	401e90 <dcgettext@plt>
  402d84:	mov	x1, x19
  402d88:	bl	401aa0 <fputs@plt>
  402d8c:	mov	w0, #0xa                   	// #10
  402d90:	mov	x1, x19
  402d94:	bl	401b50 <fputc@plt>
  402d98:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402d9c:	add	x1, x1, #0x5c7
  402da0:	mov	w2, #0x5                   	// #5
  402da4:	mov	x0, xzr
  402da8:	bl	401e90 <dcgettext@plt>
  402dac:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402db0:	mov	x19, x0
  402db4:	add	x1, x1, #0x5e8
  402db8:	mov	w2, #0x5                   	// #5
  402dbc:	mov	x0, xzr
  402dc0:	bl	401e90 <dcgettext@plt>
  402dc4:	mov	x4, x0
  402dc8:	adrp	x0, 407000 <ferror@plt+0x50b0>
  402dcc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402dd0:	adrp	x3, 407000 <ferror@plt+0x50b0>
  402dd4:	add	x0, x0, #0x5aa
  402dd8:	add	x1, x1, #0x5bb
  402ddc:	add	x3, x3, #0x5d9
  402de0:	mov	x2, x19
  402de4:	bl	401ec0 <printf@plt>
  402de8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402dec:	add	x1, x1, #0x5f8
  402df0:	mov	w2, #0x5                   	// #5
  402df4:	mov	x0, xzr
  402df8:	bl	401e90 <dcgettext@plt>
  402dfc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402e00:	add	x1, x1, #0x613
  402e04:	bl	401ec0 <printf@plt>
  402e08:	mov	w0, wzr
  402e0c:	bl	401ab0 <exit@plt>
  402e10:	stp	x29, x30, [sp, #-48]!
  402e14:	stp	x20, x19, [sp, #32]
  402e18:	mov	x20, x0
  402e1c:	ldr	x0, [x0, #16]
  402e20:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402e24:	add	x1, x1, #0xa2b
  402e28:	str	x21, [sp, #16]
  402e2c:	mov	x29, sp
  402e30:	bl	401bf0 <fopen@plt>
  402e34:	cbz	x0, 402e60 <ferror@plt+0xf10>
  402e38:	mov	x19, x0
  402e3c:	bl	405338 <ferror@plt+0x33e8>
  402e40:	cbnz	w0, 402e50 <ferror@plt+0xf00>
  402e44:	mov	x0, x19
  402e48:	bl	405338 <ferror@plt+0x33e8>
  402e4c:	cbz	w0, 402e78 <ferror@plt+0xf28>
  402e50:	mov	w21, #0xffffffff            	// #-1
  402e54:	mov	x0, x19
  402e58:	bl	401be0 <fclose@plt>
  402e5c:	b	402e64 <ferror@plt+0xf14>
  402e60:	mov	w21, #0xffffffff            	// #-1
  402e64:	mov	w0, w21
  402e68:	ldp	x20, x19, [sp, #32]
  402e6c:	ldr	x21, [sp, #16]
  402e70:	ldp	x29, x30, [sp], #48
  402e74:	ret
  402e78:	add	x0, x29, #0x18
  402e7c:	mov	w1, #0x8                   	// #8
  402e80:	mov	x2, x19
  402e84:	bl	401f10 <fgets@plt>
  402e88:	cbz	x0, 402e50 <ferror@plt+0xf00>
  402e8c:	ldrh	w8, [x29, #24]
  402e90:	ldrb	w9, [x29, #26]
  402e94:	mov	w10, #0x5455                	// #21589
  402e98:	mov	w11, #0x43                  	// #67
  402e9c:	eor	w8, w8, w10
  402ea0:	eor	w9, w9, w11
  402ea4:	orr	w8, w8, w9
  402ea8:	tst	w8, #0xffff
  402eac:	b.eq	402f04 <ferror@plt+0xfb4>  // b.none
  402eb0:	ldr	w8, [x29, #24]
  402eb4:	ldrb	w9, [x29, #28]
  402eb8:	mov	w10, #0x4f4c                	// #20300
  402ebc:	movk	w10, #0x4143, lsl #16
  402ec0:	mov	w11, #0x4c                  	// #76
  402ec4:	eor	w8, w8, w10
  402ec8:	eor	w9, w9, w11
  402ecc:	orr	w8, w8, w9
  402ed0:	cbz	w8, 402f0c <ferror@plt+0xfbc>
  402ed4:	ldrb	w8, [x20, #48]
  402ed8:	tbz	w8, #0, 402efc <ferror@plt+0xfac>
  402edc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ee0:	add	x1, x1, #0x628
  402ee4:	mov	w2, #0x5                   	// #5
  402ee8:	mov	x0, xzr
  402eec:	bl	401e90 <dcgettext@plt>
  402ef0:	ldr	x1, [x20, #16]
  402ef4:	add	x2, x29, #0x18
  402ef8:	bl	401e40 <warnx@plt>
  402efc:	mov	w21, wzr
  402f00:	b	402e54 <ferror@plt+0xf04>
  402f04:	mov	w8, #0x1                   	// #1
  402f08:	b	402f10 <ferror@plt+0xfc0>
  402f0c:	mov	w8, #0x2                   	// #2
  402f10:	mov	w21, wzr
  402f14:	str	w8, [x20, #24]
  402f18:	b	402e54 <ferror@plt+0xf04>
  402f1c:	stp	x29, x30, [sp, #-32]!
  402f20:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402f24:	mov	x29, sp
  402f28:	add	x1, x1, #0x649
  402f2c:	str	x19, [sp, #16]
  402f30:	mov	x19, x0
  402f34:	str	xzr, [x29, #24]
  402f38:	bl	403720 <ferror@plt+0x17d0>
  402f3c:	cbz	x0, 402f50 <ferror@plt+0x1000>
  402f40:	mov	x0, x19
  402f44:	bl	403790 <ferror@plt+0x1840>
  402f48:	str	x0, [x29, #24]
  402f4c:	b	402f5c <ferror@plt+0x100c>
  402f50:	add	x0, x29, #0x18
  402f54:	mov	x2, x19
  402f58:	bl	4037dc <ferror@plt+0x188c>
  402f5c:	ldr	x0, [x29, #24]
  402f60:	mov	w1, #0x80000               	// #524288
  402f64:	bl	401c20 <open@plt>
  402f68:	tbnz	w0, #31, 402f88 <ferror@plt+0x1038>
  402f6c:	mov	w19, w0
  402f70:	ldr	x0, [x29, #24]
  402f74:	bl	401db0 <free@plt>
  402f78:	mov	w0, w19
  402f7c:	ldr	x19, [sp, #16]
  402f80:	ldp	x29, x30, [sp], #32
  402f84:	ret
  402f88:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402f8c:	add	x1, x1, #0x656
  402f90:	mov	w2, #0x5                   	// #5
  402f94:	mov	x0, xzr
  402f98:	bl	401e90 <dcgettext@plt>
  402f9c:	ldr	x2, [x29, #24]
  402fa0:	mov	x1, x0
  402fa4:	mov	w0, #0x1                   	// #1
  402fa8:	bl	401f20 <err@plt>
  402fac:	sub	sp, sp, #0xa0
  402fb0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402fb4:	add	x1, x1, #0x6d2
  402fb8:	stp	x29, x30, [sp, #128]
  402fbc:	stp	x20, x19, [sp, #144]
  402fc0:	add	x29, sp, #0x80
  402fc4:	mov	x19, x0
  402fc8:	bl	403720 <ferror@plt+0x17d0>
  402fcc:	cmp	x0, #0x0
  402fd0:	mov	w8, #0x5                   	// #5
  402fd4:	csel	x8, xzr, x8, eq  // eq = none
  402fd8:	adrp	x2, 407000 <ferror@plt+0x50b0>
  402fdc:	add	x3, x19, x8
  402fe0:	add	x2, x2, #0x6d8
  402fe4:	mov	x0, sp
  402fe8:	mov	w1, #0x80                  	// #128
  402fec:	bl	401b90 <snprintf@plt>
  402ff0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  402ff4:	add	x1, x1, #0xa2b
  402ff8:	mov	x0, sp
  402ffc:	bl	401bf0 <fopen@plt>
  403000:	cbz	x0, 40305c <ferror@plt+0x110c>
  403004:	mov	x19, x0
  403008:	mov	x0, sp
  40300c:	mov	w1, #0x80                  	// #128
  403010:	mov	x2, x19
  403014:	bl	401b20 <fgets_unlocked@plt>
  403018:	mov	x20, x0
  40301c:	mov	x0, x19
  403020:	bl	401be0 <fclose@plt>
  403024:	cbz	x20, 403074 <ferror@plt+0x1124>
  403028:	mov	x0, sp
  40302c:	mov	w1, #0xa                   	// #10
  403030:	bl	401e20 <strchr@plt>
  403034:	cbz	x0, 403078 <ferror@plt+0x1128>
  403038:	strb	wzr, [x0]
  40303c:	ldr	x8, [sp]
  403040:	mov	x9, #0x6e65                	// #28261
  403044:	movk	x9, #0x6261, lsl #16
  403048:	movk	x9, #0x656c, lsl #32
  40304c:	movk	x9, #0x64, lsl #48
  403050:	cmp	x8, x9
  403054:	cset	w0, eq  // eq = none
  403058:	b	403078 <ferror@plt+0x1128>
  40305c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403060:	add	x1, x1, #0x6fe
  403064:	mov	w2, #0x5                   	// #5
  403068:	bl	401e90 <dcgettext@plt>
  40306c:	mov	x1, sp
  403070:	bl	401d80 <warn@plt>
  403074:	mov	w0, wzr
  403078:	ldp	x20, x19, [sp, #144]
  40307c:	ldp	x29, x30, [sp, #128]
  403080:	add	sp, sp, #0xa0
  403084:	ret
  403088:	sub	sp, sp, #0xa0
  40308c:	movi	v0.2d, #0x0
  403090:	stp	x29, x30, [sp, #112]
  403094:	stp	x20, x19, [sp, #144]
  403098:	str	xzr, [sp, #96]
  40309c:	stp	q0, q0, [sp, #64]
  4030a0:	str	q0, [sp, #48]
  4030a4:	ldr	w8, [x0, #24]
  4030a8:	mov	x19, x0
  4030ac:	mov	w20, w1
  4030b0:	str	x21, [sp, #128]
  4030b4:	cmp	w8, #0x1
  4030b8:	add	x29, sp, #0x70
  4030bc:	b.ne	4030c4 <ferror@plt+0x1174>  // b.any
  4030c0:	bl	403864 <ferror@plt+0x1914>
  4030c4:	bl	401c40 <tzset@plt>
  4030c8:	mov	w1, #0x7009                	// #28681
  4030cc:	add	x2, sp, #0x8
  4030d0:	movk	w1, #0x8024, lsl #16
  4030d4:	mov	w0, w20
  4030d8:	bl	401f30 <ioctl@plt>
  4030dc:	tbnz	w0, #31, 4031e0 <ferror@plt+0x1290>
  4030e0:	mov	x0, xzr
  4030e4:	bl	401c00 <time@plt>
  4030e8:	mov	x20, x19
  4030ec:	cmn	x0, #0x1
  4030f0:	str	x0, [x20, #32]!
  4030f4:	b.eq	4031ec <ferror@plt+0x129c>  // b.none
  4030f8:	ldr	x8, [sp, #8]
  4030fc:	ldr	w9, [sp, #16]
  403100:	ldur	x10, [sp, #20]
  403104:	ldr	w11, [sp, #28]
  403108:	mov	w12, #0xffffffff            	// #-1
  40310c:	add	x0, sp, #0x30
  403110:	str	x8, [sp, #48]
  403114:	str	w9, [sp, #56]
  403118:	stur	x10, [sp, #60]
  40311c:	str	w11, [sp, #68]
  403120:	str	w12, [sp, #80]
  403124:	bl	401d10 <mktime@plt>
  403128:	mov	x21, x19
  40312c:	cmn	x0, #0x1
  403130:	str	x0, [x21, #40]!
  403134:	b.eq	4031f8 <ferror@plt+0x12a8>  // b.none
  403138:	ldrb	w8, [x19, #48]
  40313c:	tbz	w8, #0, 4031d8 <ferror@plt+0x1288>
  403140:	ldr	x8, [x20]
  403144:	sub	x1, x8, x0
  403148:	adrp	x0, 407000 <ferror@plt+0x50b0>
  40314c:	add	x0, x0, #0x75d
  403150:	bl	401ec0 <printf@plt>
  403154:	adrp	x8, 419000 <ferror@plt+0x170b0>
  403158:	ldr	x1, [x8, #704]
  40315c:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403160:	add	x0, x0, #0x76d
  403164:	bl	401ec0 <printf@plt>
  403168:	adrp	x8, 419000 <ferror@plt+0x170b0>
  40316c:	ldrsw	x8, [x8, #688]
  403170:	adrp	x9, 419000 <ferror@plt+0x170b0>
  403174:	add	x9, x9, #0x2d0
  403178:	adrp	x0, 407000 <ferror@plt+0x50b0>
  40317c:	ldr	x1, [x9, x8, lsl #3]
  403180:	add	x0, x0, #0x77d
  403184:	bl	401ec0 <printf@plt>
  403188:	add	x1, sp, #0x30
  40318c:	mov	x0, x21
  403190:	bl	401ca0 <gmtime_r@plt>
  403194:	ldr	x19, [x20]
  403198:	mov	x0, x20
  40319c:	bl	401cc0 <gmtime@plt>
  4031a0:	bl	401e80 <asctime@plt>
  4031a4:	mov	x2, x0
  4031a8:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4031ac:	add	x0, x0, #0x78c
  4031b0:	mov	x1, x19
  4031b4:	bl	401ec0 <printf@plt>
  4031b8:	ldr	x19, [x21]
  4031bc:	add	x0, sp, #0x30
  4031c0:	bl	401e80 <asctime@plt>
  4031c4:	mov	x2, x0
  4031c8:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4031cc:	add	x0, x0, #0x7a5
  4031d0:	mov	x1, x19
  4031d4:	bl	401ec0 <printf@plt>
  4031d8:	mov	w0, wzr
  4031dc:	b	403214 <ferror@plt+0x12c4>
  4031e0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4031e4:	add	x1, x1, #0x718
  4031e8:	b	403200 <ferror@plt+0x12b0>
  4031ec:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4031f0:	add	x1, x1, #0x72d
  4031f4:	b	403200 <ferror@plt+0x12b0>
  4031f8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4031fc:	add	x1, x1, #0x745
  403200:	mov	w2, #0x5                   	// #5
  403204:	mov	x0, xzr
  403208:	bl	401e90 <dcgettext@plt>
  40320c:	bl	401d80 <warn@plt>
  403210:	mov	w0, #0xffffffff            	// #-1
  403214:	ldp	x20, x19, [sp, #144]
  403218:	ldr	x21, [sp, #128]
  40321c:	ldp	x29, x30, [sp, #112]
  403220:	add	sp, sp, #0xa0
  403224:	ret
  403228:	sub	sp, sp, #0x50
  40322c:	stp	x20, x19, [sp, #64]
  403230:	mov	x20, x0
  403234:	movi	v0.2d, #0x0
  403238:	mov	x0, x2
  40323c:	stp	x29, x30, [sp, #48]
  403240:	add	x29, sp, #0x30
  403244:	mov	w19, w1
  403248:	str	xzr, [sp, #32]
  40324c:	stp	q0, q0, [sp]
  403250:	bl	401bd0 <localtime@plt>
  403254:	ldr	w8, [x0]
  403258:	str	w8, [sp, #4]
  40325c:	ldr	w8, [x0, #4]
  403260:	str	w8, [sp, #8]
  403264:	ldr	w8, [x0, #8]
  403268:	str	w8, [sp, #12]
  40326c:	ldr	w8, [x0, #12]
  403270:	str	w8, [sp, #16]
  403274:	ldr	w8, [x0, #16]
  403278:	str	w8, [sp, #20]
  40327c:	ldr	w9, [x0, #20]
  403280:	mov	x8, #0xffffffffffffffff    	// #-1
  403284:	stur	x8, [sp, #28]
  403288:	mov	w8, #0xffffffff            	// #-1
  40328c:	str	w8, [sp, #36]
  403290:	mov	w8, #0x1                   	// #1
  403294:	str	w9, [sp, #24]
  403298:	strb	w8, [sp]
  40329c:	ldrb	w8, [x20, #48]
  4032a0:	tbnz	w8, #1, 4032bc <ferror@plt+0x136c>
  4032a4:	mov	w1, #0x700f                	// #28687
  4032a8:	mov	x2, sp
  4032ac:	movk	w1, #0x4028, lsl #16
  4032b0:	mov	w0, w19
  4032b4:	bl	401f30 <ioctl@plt>
  4032b8:	tbnz	w0, #31, 4032c4 <ferror@plt+0x1374>
  4032bc:	mov	w0, wzr
  4032c0:	b	4032e0 <ferror@plt+0x1390>
  4032c4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4032c8:	add	x1, x1, #0x7e8
  4032cc:	mov	w2, #0x5                   	// #5
  4032d0:	mov	x0, xzr
  4032d4:	bl	401e90 <dcgettext@plt>
  4032d8:	bl	401d80 <warn@plt>
  4032dc:	mov	w0, #0xffffffff            	// #-1
  4032e0:	ldp	x20, x19, [sp, #64]
  4032e4:	ldp	x29, x30, [sp, #48]
  4032e8:	add	sp, sp, #0x50
  4032ec:	ret
  4032f0:	sub	sp, sp, #0x20
  4032f4:	mov	x9, #0x34db                	// #13531
  4032f8:	movk	x9, #0xd7b6, lsl #16
  4032fc:	movk	x9, #0xde82, lsl #32
  403300:	mov	w8, w0
  403304:	movk	x9, #0x431b, lsl #48
  403308:	mov	w10, #0x4240                	// #16960
  40330c:	umulh	x9, x8, x9
  403310:	movk	w10, #0xf, lsl #16
  403314:	lsr	x9, x9, #18
  403318:	mov	w11, #0x3e8                 	// #1000
  40331c:	msub	x8, x9, x10, x8
  403320:	mul	x8, x8, x11
  403324:	mov	x0, sp
  403328:	mov	x1, xzr
  40332c:	stp	x29, x30, [sp, #16]
  403330:	add	x29, sp, #0x10
  403334:	stp	x9, x8, [sp]
  403338:	bl	401de0 <nanosleep@plt>
  40333c:	ldp	x29, x30, [sp, #16]
  403340:	add	sp, sp, #0x20
  403344:	ret
  403348:	sub	sp, sp, #0x80
  40334c:	stp	x29, x30, [sp, #96]
  403350:	add	x29, sp, #0x60
  403354:	mov	w8, w1
  403358:	mov	w1, #0x7010                	// #28688
  40335c:	str	x19, [sp, #112]
  403360:	mov	x19, x0
  403364:	movi	v0.2d, #0x0
  403368:	sub	x2, x29, #0x28
  40336c:	movk	w1, #0x8028, lsl #16
  403370:	mov	w0, w8
  403374:	str	xzr, [sp, #48]
  403378:	stp	q0, q0, [sp, #16]
  40337c:	str	q0, [sp]
  403380:	bl	401f30 <ioctl@plt>
  403384:	tbnz	w0, #31, 403434 <ferror@plt+0x14e4>
  403388:	ldurb	w8, [x29, #-40]
  40338c:	cmp	w8, #0x1
  403390:	b.ne	403414 <ferror@plt+0x14c4>  // b.any
  403394:	ldur	w8, [x29, #-16]
  403398:	cmn	w8, #0x1
  40339c:	b.eq	403414 <ferror@plt+0x14c4>  // b.none
  4033a0:	ldp	w9, w10, [x29, #-36]
  4033a4:	ldur	x11, [x29, #-28]
  4033a8:	ldur	w12, [x29, #-20]
  4033ac:	mov	w13, #0xffffffff            	// #-1
  4033b0:	mov	x0, sp
  4033b4:	stp	w9, w10, [sp]
  4033b8:	str	x11, [sp, #8]
  4033bc:	stp	w12, w8, [sp, #16]
  4033c0:	str	w13, [sp, #32]
  4033c4:	bl	401d10 <mktime@plt>
  4033c8:	cmn	x0, #0x1
  4033cc:	str	x0, [x29, #24]
  4033d0:	b.eq	403460 <ferror@plt+0x1510>  // b.none
  4033d4:	ldp	x8, x9, [x19, #32]
  4033d8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4033dc:	add	x1, x1, #0x822
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	add	x8, x8, x0
  4033e8:	sub	x8, x8, x9
  4033ec:	mov	x0, xzr
  4033f0:	str	x8, [x29, #24]
  4033f4:	bl	401e90 <dcgettext@plt>
  4033f8:	mov	x19, x0
  4033fc:	add	x0, x29, #0x18
  403400:	bl	401b60 <ctime@plt>
  403404:	mov	x1, x0
  403408:	mov	x0, x19
  40340c:	bl	401ec0 <printf@plt>
  403410:	b	40342c <ferror@plt+0x14dc>
  403414:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403418:	add	x1, x1, #0x802
  40341c:	mov	w2, #0x5                   	// #5
  403420:	mov	x0, xzr
  403424:	bl	401e90 <dcgettext@plt>
  403428:	bl	401ec0 <printf@plt>
  40342c:	mov	w0, wzr
  403430:	b	403450 <ferror@plt+0x1500>
  403434:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403438:	add	x1, x1, #0x1f5
  40343c:	mov	w2, #0x5                   	// #5
  403440:	mov	x0, xzr
  403444:	bl	401e90 <dcgettext@plt>
  403448:	bl	401d80 <warn@plt>
  40344c:	mov	w0, #0xffffffff            	// #-1
  403450:	ldr	x19, [sp, #112]
  403454:	ldp	x29, x30, [sp, #96]
  403458:	add	sp, sp, #0x80
  40345c:	ret
  403460:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403464:	add	x1, x1, #0x80e
  403468:	b	40343c <ferror@plt+0x14ec>
  40346c:	stp	x29, x30, [sp, #-32]!
  403470:	stp	x20, x19, [sp, #16]
  403474:	mov	x20, x0
  403478:	adrp	x0, 407000 <ferror@plt+0x50b0>
  40347c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403480:	add	x0, x0, #0x27a
  403484:	add	x1, x1, #0x2a0
  403488:	mov	x29, sp
  40348c:	bl	401bf0 <fopen@plt>
  403490:	cbz	x0, 4034fc <ferror@plt+0x15ac>
  403494:	ldrb	w8, [x20, #48]
  403498:	mov	x19, x0
  40349c:	tbnz	w8, #1, 4034d0 <ferror@plt+0x1580>
  4034a0:	mov	w0, wzr
  4034a4:	bl	401e70 <isatty@plt>
  4034a8:	cbz	w0, 4034b4 <ferror@plt+0x1564>
  4034ac:	mov	x0, x20
  4034b0:	bl	4038b8 <ferror@plt+0x1968>
  4034b4:	ldr	x2, [x20]
  4034b8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4034bc:	add	x1, x1, #0x788
  4034c0:	mov	x0, x19
  4034c4:	bl	401f00 <fprintf@plt>
  4034c8:	mov	x0, x19
  4034cc:	bl	401e30 <fflush@plt>
  4034d0:	mov	x0, x19
  4034d4:	bl	40394c <ferror@plt+0x19fc>
  4034d8:	cbz	w0, 403518 <ferror@plt+0x15c8>
  4034dc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4034e0:	add	x1, x1, #0x22e
  4034e4:	mov	w2, #0x5                   	// #5
  4034e8:	mov	x0, xzr
  4034ec:	bl	401e90 <dcgettext@plt>
  4034f0:	mov	x1, x0
  4034f4:	mov	w0, #0x1                   	// #1
  4034f8:	bl	401ea0 <errx@plt>
  4034fc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403500:	add	x1, x1, #0x6fe
  403504:	mov	w2, #0x5                   	// #5
  403508:	bl	401e90 <dcgettext@plt>
  40350c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403510:	add	x1, x1, #0x27a
  403514:	bl	401d80 <warn@plt>
  403518:	ldp	x20, x19, [sp, #16]
  40351c:	ldp	x29, x30, [sp], #32
  403520:	ret
  403524:	stp	x29, x30, [sp, #-32]!
  403528:	adrp	x8, 419000 <ferror@plt+0x170b0>
  40352c:	ldr	x0, [x8, #696]
  403530:	str	x19, [sp, #16]
  403534:	mov	x29, sp
  403538:	bl	4035a0 <ferror@plt+0x1650>
  40353c:	cbz	w0, 403550 <ferror@plt+0x1600>
  403540:	bl	401ee0 <__errno_location@plt>
  403544:	ldr	w8, [x0]
  403548:	cmp	w8, #0x20
  40354c:	b.ne	40356c <ferror@plt+0x161c>  // b.any
  403550:	adrp	x8, 419000 <ferror@plt+0x170b0>
  403554:	ldr	x0, [x8, #672]
  403558:	bl	4035a0 <ferror@plt+0x1650>
  40355c:	cbnz	w0, 40358c <ferror@plt+0x163c>
  403560:	ldr	x19, [sp, #16]
  403564:	ldp	x29, x30, [sp], #32
  403568:	ret
  40356c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403570:	add	x1, x1, #0x22e
  403574:	mov	w2, #0x5                   	// #5
  403578:	mov	x0, xzr
  40357c:	mov	w19, w8
  403580:	bl	401e90 <dcgettext@plt>
  403584:	cbnz	w19, 403594 <ferror@plt+0x1644>
  403588:	bl	401e40 <warnx@plt>
  40358c:	mov	w0, #0x1                   	// #1
  403590:	bl	401a70 <_exit@plt>
  403594:	bl	401d80 <warn@plt>
  403598:	mov	w0, #0x1                   	// #1
  40359c:	bl	401a70 <_exit@plt>
  4035a0:	stp	x29, x30, [sp, #-32]!
  4035a4:	stp	x20, x19, [sp, #16]
  4035a8:	mov	x29, sp
  4035ac:	mov	x20, x0
  4035b0:	bl	401ee0 <__errno_location@plt>
  4035b4:	mov	x19, x0
  4035b8:	str	wzr, [x0]
  4035bc:	mov	x0, x20
  4035c0:	bl	401f50 <ferror@plt>
  4035c4:	cbnz	w0, 4035d4 <ferror@plt+0x1684>
  4035c8:	mov	x0, x20
  4035cc:	bl	401e30 <fflush@plt>
  4035d0:	cbz	w0, 4035ec <ferror@plt+0x169c>
  4035d4:	ldr	w8, [x19]
  4035d8:	cmp	w8, #0x9
  4035dc:	csetm	w0, ne  // ne = any
  4035e0:	ldp	x20, x19, [sp, #16]
  4035e4:	ldp	x29, x30, [sp], #32
  4035e8:	ret
  4035ec:	mov	x0, x20
  4035f0:	bl	401bc0 <fileno@plt>
  4035f4:	tbnz	w0, #31, 4035d4 <ferror@plt+0x1684>
  4035f8:	bl	401ac0 <dup@plt>
  4035fc:	tbnz	w0, #31, 4035d4 <ferror@plt+0x1684>
  403600:	bl	401cf0 <close@plt>
  403604:	cbnz	w0, 4035d4 <ferror@plt+0x1684>
  403608:	b	4035e0 <ferror@plt+0x1690>
  40360c:	cmp	w0, #0x41
  403610:	b.ne	403620 <ferror@plt+0x16d0>  // b.any
  403614:	adrp	x0, 406000 <ferror@plt+0x40b0>
  403618:	add	x0, x0, #0xe53
  40361c:	ret
  403620:	adrp	x9, 406000 <ferror@plt+0x40b0>
  403624:	mov	w8, w0
  403628:	add	x9, x9, #0xb80
  40362c:	ldr	x0, [x9]
  403630:	cbz	x0, 403644 <ferror@plt+0x16f4>
  403634:	ldr	w10, [x9, #24]
  403638:	add	x9, x9, #0x20
  40363c:	cmp	w10, w8
  403640:	b.ne	40362c <ferror@plt+0x16dc>  // b.any
  403644:	ret
  403648:	sub	w8, w0, #0x21
  40364c:	cmp	w8, #0x5e
  403650:	cset	w0, cc  // cc = lo, ul, last
  403654:	ret
  403658:	sub	sp, sp, #0x130
  40365c:	stp	x29, x30, [sp, #256]
  403660:	stp	x28, x21, [sp, #272]
  403664:	stp	x20, x19, [sp, #288]
  403668:	ldr	x8, [x0, #8]
  40366c:	mov	x19, x0
  403670:	add	x29, sp, #0x100
  403674:	cbz	x8, 403680 <ferror@plt+0x1730>
  403678:	ldr	x0, [x19, #8]
  40367c:	b	40370c <ferror@plt+0x17bc>
  403680:	adrp	x0, 407000 <ferror@plt+0x50b0>
  403684:	movi	v0.2d, #0x0
  403688:	add	x0, x0, #0x27a
  40368c:	mov	w1, wzr
  403690:	stp	q0, q0, [sp, #224]
  403694:	stp	q0, q0, [sp, #192]
  403698:	stp	q0, q0, [sp, #160]
  40369c:	stp	q0, q0, [sp, #128]
  4036a0:	stp	q0, q0, [sp, #96]
  4036a4:	stp	q0, q0, [sp, #64]
  4036a8:	stp	q0, q0, [sp, #32]
  4036ac:	stp	q0, q0, [sp]
  4036b0:	bl	401c20 <open@plt>
  4036b4:	mov	w20, w0
  4036b8:	tbnz	w0, #31, 4036fc <ferror@plt+0x17ac>
  4036bc:	mov	x1, sp
  4036c0:	mov	w2, #0xff                  	// #255
  4036c4:	mov	w0, w20
  4036c8:	mov	x21, sp
  4036cc:	bl	401e50 <read@plt>
  4036d0:	cmp	x0, #0x1
  4036d4:	b.lt	4036fc <ferror@plt+0x17ac>  // b.tstop
  4036d8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4036dc:	strb	wzr, [x21, x0]
  4036e0:	add	x1, x1, #0x28f
  4036e4:	mov	x0, sp
  4036e8:	bl	406524 <ferror@plt+0x45d4>
  4036ec:	str	x0, [x19, #8]
  4036f0:	mov	w0, w20
  4036f4:	bl	401cf0 <close@plt>
  4036f8:	b	403678 <ferror@plt+0x1728>
  4036fc:	tbnz	w20, #31, 403708 <ferror@plt+0x17b8>
  403700:	mov	w0, w20
  403704:	bl	401cf0 <close@plt>
  403708:	mov	x0, xzr
  40370c:	ldp	x20, x19, [sp, #288]
  403710:	ldp	x28, x21, [sp, #272]
  403714:	ldp	x29, x30, [sp, #256]
  403718:	add	sp, sp, #0x130
  40371c:	ret
  403720:	stp	x29, x30, [sp, #-48]!
  403724:	stp	x20, x19, [sp, #32]
  403728:	mov	x20, x1
  40372c:	mov	x19, x0
  403730:	str	x21, [sp, #16]
  403734:	mov	x29, sp
  403738:	cbz	x1, 403750 <ferror@plt+0x1800>
  40373c:	mov	x0, x20
  403740:	bl	401a90 <strlen@plt>
  403744:	mov	x21, x0
  403748:	cbnz	x19, 403758 <ferror@plt+0x1808>
  40374c:	b	40377c <ferror@plt+0x182c>
  403750:	mov	x21, xzr
  403754:	cbz	x19, 40377c <ferror@plt+0x182c>
  403758:	cbz	x21, 40377c <ferror@plt+0x182c>
  40375c:	mov	x0, x19
  403760:	mov	x1, x20
  403764:	mov	x2, x21
  403768:	bl	401c50 <strncmp@plt>
  40376c:	add	x8, x19, x21
  403770:	cmp	w0, #0x0
  403774:	csel	x0, x8, xzr, eq  // eq = none
  403778:	b	403780 <ferror@plt+0x1830>
  40377c:	mov	x0, xzr
  403780:	ldp	x20, x19, [sp, #32]
  403784:	ldr	x21, [sp, #16]
  403788:	ldp	x29, x30, [sp], #48
  40378c:	ret
  403790:	stp	x29, x30, [sp, #-16]!
  403794:	mov	x29, sp
  403798:	cbz	x0, 4037ac <ferror@plt+0x185c>
  40379c:	bl	401ce0 <strdup@plt>
  4037a0:	cbz	x0, 4037cc <ferror@plt+0x187c>
  4037a4:	ldp	x29, x30, [sp], #16
  4037a8:	ret
  4037ac:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4037b0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4037b4:	adrp	x3, 407000 <ferror@plt+0x50b0>
  4037b8:	add	x0, x0, #0x670
  4037bc:	add	x1, x1, #0x674
  4037c0:	add	x3, x3, #0x687
  4037c4:	mov	w2, #0x4a                  	// #74
  4037c8:	bl	401ed0 <__assert_fail@plt>
  4037cc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4037d0:	add	x1, x1, #0x6a3
  4037d4:	mov	w0, #0x1                   	// #1
  4037d8:	bl	401f20 <err@plt>
  4037dc:	sub	sp, sp, #0x100
  4037e0:	stp	x29, x30, [sp, #240]
  4037e4:	add	x29, sp, #0xf0
  4037e8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4037ec:	mov	x9, sp
  4037f0:	sub	x10, x29, #0x70
  4037f4:	movk	x8, #0xff80, lsl #32
  4037f8:	add	x11, x29, #0x10
  4037fc:	add	x9, x9, #0x80
  403800:	add	x10, x10, #0x30
  403804:	stp	x9, x8, [x29, #-16]
  403808:	stp	x11, x10, [x29, #-32]
  40380c:	stp	x2, x3, [x29, #-112]
  403810:	stp	x4, x5, [x29, #-96]
  403814:	stp	x6, x7, [x29, #-80]
  403818:	stp	q1, q2, [sp, #16]
  40381c:	str	q0, [sp]
  403820:	ldp	q0, q1, [x29, #-32]
  403824:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403828:	add	x1, x1, #0x64e
  40382c:	sub	x2, x29, #0x40
  403830:	stp	q3, q4, [sp, #48]
  403834:	stp	q5, q6, [sp, #80]
  403838:	str	q7, [sp, #112]
  40383c:	stp	q0, q1, [x29, #-64]
  403840:	bl	401df0 <vasprintf@plt>
  403844:	tbnz	w0, #31, 403854 <ferror@plt+0x1904>
  403848:	ldp	x29, x30, [sp, #240]
  40384c:	add	sp, sp, #0x100
  403850:	ret
  403854:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403858:	add	x1, x1, #0x6bb
  40385c:	mov	w0, #0x1                   	// #1
  403860:	bl	401f20 <err@plt>
  403864:	stp	x29, x30, [sp, #-16]!
  403868:	adrp	x0, 407000 <ferror@plt+0x50b0>
  40386c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403870:	add	x0, x0, #0x715
  403874:	add	x1, x1, #0x61e
  403878:	mov	w2, #0x1                   	// #1
  40387c:	mov	x29, sp
  403880:	bl	401b10 <setenv@plt>
  403884:	cbnz	w0, 403890 <ferror@plt+0x1940>
  403888:	ldp	x29, x30, [sp], #16
  40388c:	ret
  403890:	adrp	x1, 407000 <ferror@plt+0x50b0>
  403894:	add	x1, x1, #0x7be
  403898:	mov	w2, #0x5                   	// #5
  40389c:	mov	x0, xzr
  4038a0:	bl	401e90 <dcgettext@plt>
  4038a4:	adrp	x2, 407000 <ferror@plt+0x50b0>
  4038a8:	mov	x1, x0
  4038ac:	add	x2, x2, #0x715
  4038b0:	mov	w0, #0x1                   	// #1
  4038b4:	bl	401f20 <err@plt>
  4038b8:	stp	x29, x30, [sp, #-48]!
  4038bc:	stp	x20, x19, [sp, #32]
  4038c0:	adrp	x20, 407000 <ferror@plt+0x50b0>
  4038c4:	str	x21, [sp, #16]
  4038c8:	mov	x29, sp
  4038cc:	mov	x19, x0
  4038d0:	mov	x8, #0x100000000           	// #4294967296
  4038d4:	mov	w21, #0x8                   	// #8
  4038d8:	add	x20, x20, #0x830
  4038dc:	str	x8, [x29, #24]
  4038e0:	b	403904 <ferror@plt+0x19b4>
  4038e4:	mov	w0, #0xd090                	// #53392
  4038e8:	movk	w0, #0x3, lsl #16
  4038ec:	bl	4032f0 <ferror@plt+0x13a0>
  4038f0:	mov	w0, wzr
  4038f4:	mov	w1, wzr
  4038f8:	bl	401a60 <tcflush@plt>
  4038fc:	subs	w21, w21, #0x1
  403900:	b.eq	40393c <ferror@plt+0x19ec>  // b.none
  403904:	add	x0, x29, #0x18
  403908:	mov	w1, #0x1                   	// #1
  40390c:	mov	w2, #0xa                   	// #10
  403910:	bl	401c30 <poll@plt>
  403914:	cmp	w0, #0x1
  403918:	b.ne	40393c <ferror@plt+0x19ec>  // b.any
  40391c:	ldrb	w8, [x19, #48]
  403920:	tbz	w8, #0, 4038e4 <ferror@plt+0x1994>
  403924:	mov	w2, #0x5                   	// #5
  403928:	mov	x0, xzr
  40392c:	mov	x1, x20
  403930:	bl	401e90 <dcgettext@plt>
  403934:	bl	401e40 <warnx@plt>
  403938:	b	4038e4 <ferror@plt+0x1994>
  40393c:	ldp	x20, x19, [sp, #32]
  403940:	ldr	x21, [sp, #16]
  403944:	ldp	x29, x30, [sp], #48
  403948:	ret
  40394c:	stp	x29, x30, [sp, #-48]!
  403950:	str	x21, [sp, #16]
  403954:	stp	x20, x19, [sp, #32]
  403958:	mov	x29, sp
  40395c:	mov	x20, x0
  403960:	bl	401b80 <__fpending@plt>
  403964:	mov	x19, x0
  403968:	mov	x0, x20
  40396c:	bl	401f50 <ferror@plt>
  403970:	mov	w21, w0
  403974:	mov	x0, x20
  403978:	bl	401be0 <fclose@plt>
  40397c:	cbz	w21, 4039ac <ferror@plt+0x1a5c>
  403980:	cbnz	w0, 403998 <ferror@plt+0x1a48>
  403984:	bl	401ee0 <__errno_location@plt>
  403988:	ldr	w8, [x0]
  40398c:	cmp	w8, #0x20
  403990:	b.eq	403998 <ferror@plt+0x1a48>  // b.none
  403994:	str	wzr, [x0]
  403998:	mov	w0, #0xffffffff            	// #-1
  40399c:	ldp	x20, x19, [sp, #32]
  4039a0:	ldr	x21, [sp, #16]
  4039a4:	ldp	x29, x30, [sp], #48
  4039a8:	ret
  4039ac:	cbz	w0, 40399c <ferror@plt+0x1a4c>
  4039b0:	cbnz	x19, 403980 <ferror@plt+0x1a30>
  4039b4:	bl	401ee0 <__errno_location@plt>
  4039b8:	ldr	w8, [x0]
  4039bc:	cmp	w8, #0x9
  4039c0:	csetm	w0, ne  // ne = any
  4039c4:	b	40399c <ferror@plt+0x1a4c>
  4039c8:	adrp	x8, 419000 <ferror@plt+0x170b0>
  4039cc:	str	w0, [x8, #664]
  4039d0:	ret
  4039d4:	sub	sp, sp, #0x80
  4039d8:	stp	x29, x30, [sp, #32]
  4039dc:	stp	x28, x27, [sp, #48]
  4039e0:	stp	x26, x25, [sp, #64]
  4039e4:	stp	x24, x23, [sp, #80]
  4039e8:	stp	x22, x21, [sp, #96]
  4039ec:	stp	x20, x19, [sp, #112]
  4039f0:	add	x29, sp, #0x20
  4039f4:	str	xzr, [x1]
  4039f8:	cbz	x0, 403a34 <ferror@plt+0x1ae4>
  4039fc:	ldrb	w8, [x0]
  403a00:	mov	x21, x0
  403a04:	cbz	w8, 403a34 <ferror@plt+0x1ae4>
  403a08:	mov	x20, x2
  403a0c:	mov	x19, x1
  403a10:	bl	401d90 <__ctype_b_loc@plt>
  403a14:	ldr	x8, [x0]
  403a18:	mov	x23, x0
  403a1c:	mov	x9, x21
  403a20:	ldrb	w10, [x9], #1
  403a24:	ldrh	w11, [x8, x10, lsl #1]
  403a28:	tbnz	w11, #13, 403a20 <ferror@plt+0x1ad0>
  403a2c:	cmp	w10, #0x2d
  403a30:	b.ne	403a4c <ferror@plt+0x1afc>  // b.any
  403a34:	mov	w21, #0xffffffea            	// #-22
  403a38:	tbz	w21, #31, 403c78 <ferror@plt+0x1d28>
  403a3c:	neg	w19, w21
  403a40:	bl	401ee0 <__errno_location@plt>
  403a44:	str	w19, [x0]
  403a48:	b	403c78 <ferror@plt+0x1d28>
  403a4c:	bl	401ee0 <__errno_location@plt>
  403a50:	mov	x25, x0
  403a54:	str	wzr, [x0]
  403a58:	sub	x1, x29, #0x8
  403a5c:	mov	x0, x21
  403a60:	mov	w2, wzr
  403a64:	stur	xzr, [x29, #-8]
  403a68:	bl	401d20 <strtoumax@plt>
  403a6c:	ldur	x24, [x29, #-8]
  403a70:	str	x0, [sp, #16]
  403a74:	cmp	x24, x21
  403a78:	b.eq	403a90 <ferror@plt+0x1b40>  // b.none
  403a7c:	add	x8, x0, #0x1
  403a80:	cmp	x8, #0x1
  403a84:	b.hi	403aa8 <ferror@plt+0x1b58>  // b.pmore
  403a88:	ldr	w8, [x25]
  403a8c:	cbz	w8, 403aa8 <ferror@plt+0x1b58>
  403a90:	ldr	w8, [x25]
  403a94:	mov	w9, #0xffffffea            	// #-22
  403a98:	cmp	w8, #0x0
  403a9c:	csneg	w21, w9, w8, eq  // eq = none
  403aa0:	tbz	w21, #31, 403c78 <ferror@plt+0x1d28>
  403aa4:	b	403a3c <ferror@plt+0x1aec>
  403aa8:	cbz	x24, 403c68 <ferror@plt+0x1d18>
  403aac:	ldrb	w8, [x24]
  403ab0:	cbz	w8, 403c68 <ferror@plt+0x1d18>
  403ab4:	mov	w28, wzr
  403ab8:	mov	w21, wzr
  403abc:	mov	x22, xzr
  403ac0:	b	403ad8 <ferror@plt+0x1b88>
  403ac4:	mov	x27, xzr
  403ac8:	cbz	x22, 403b60 <ferror@plt+0x1c10>
  403acc:	mov	w21, #0xffffffea            	// #-22
  403ad0:	mov	w8, wzr
  403ad4:	tbz	wzr, #0, 403c74 <ferror@plt+0x1d24>
  403ad8:	ldrb	w8, [x24, #1]
  403adc:	cmp	w8, #0x61
  403ae0:	b.le	403b20 <ferror@plt+0x1bd0>
  403ae4:	cmp	w8, #0x62
  403ae8:	b.eq	403b28 <ferror@plt+0x1bd8>  // b.none
  403aec:	cmp	w8, #0x69
  403af0:	b.ne	403b34 <ferror@plt+0x1be4>  // b.any
  403af4:	ldrb	w9, [x24, #2]
  403af8:	orr	w9, w9, #0x20
  403afc:	cmp	w9, #0x62
  403b00:	b.ne	403b0c <ferror@plt+0x1bbc>  // b.any
  403b04:	ldrb	w9, [x24, #3]
  403b08:	cbz	w9, 403c9c <ferror@plt+0x1d4c>
  403b0c:	cmp	w8, #0x42
  403b10:	b.eq	403b28 <ferror@plt+0x1bd8>  // b.none
  403b14:	cmp	w8, #0x62
  403b18:	b.ne	403b30 <ferror@plt+0x1be0>  // b.any
  403b1c:	b	403b28 <ferror@plt+0x1bd8>
  403b20:	cmp	w8, #0x42
  403b24:	b.ne	403b30 <ferror@plt+0x1be0>  // b.any
  403b28:	ldrb	w9, [x24, #2]
  403b2c:	cbz	w9, 403ca4 <ferror@plt+0x1d54>
  403b30:	cbz	w8, 403c9c <ferror@plt+0x1d4c>
  403b34:	bl	401ba0 <localeconv@plt>
  403b38:	cbz	x0, 403b48 <ferror@plt+0x1bf8>
  403b3c:	ldr	x26, [x0]
  403b40:	cbnz	x26, 403b50 <ferror@plt+0x1c00>
  403b44:	b	403ac4 <ferror@plt+0x1b74>
  403b48:	mov	x26, xzr
  403b4c:	cbz	x26, 403ac4 <ferror@plt+0x1b74>
  403b50:	mov	x0, x26
  403b54:	bl	401a90 <strlen@plt>
  403b58:	mov	x27, x0
  403b5c:	cbnz	x22, 403acc <ferror@plt+0x1b7c>
  403b60:	mov	w8, wzr
  403b64:	cbz	x26, 403be0 <ferror@plt+0x1c90>
  403b68:	ldrb	w9, [x24]
  403b6c:	cbz	w9, 403bec <ferror@plt+0x1c9c>
  403b70:	mov	x0, x26
  403b74:	mov	x1, x24
  403b78:	mov	x2, x27
  403b7c:	bl	401c50 <strncmp@plt>
  403b80:	cbnz	w0, 403acc <ferror@plt+0x1b7c>
  403b84:	add	x24, x24, x27
  403b88:	ldrb	w8, [x24]
  403b8c:	cmp	w8, #0x30
  403b90:	b.ne	403ba4 <ferror@plt+0x1c54>  // b.any
  403b94:	ldrb	w8, [x24, #1]!
  403b98:	add	w28, w28, #0x1
  403b9c:	cmp	w8, #0x30
  403ba0:	b.eq	403b94 <ferror@plt+0x1c44>  // b.none
  403ba4:	ldr	x9, [x23]
  403ba8:	sxtb	x8, w8
  403bac:	ldrh	w8, [x9, x8, lsl #1]
  403bb0:	tbnz	w8, #11, 403bf8 <ferror@plt+0x1ca8>
  403bb4:	mov	x22, xzr
  403bb8:	stur	x24, [x29, #-8]
  403bbc:	cbz	x22, 403bd0 <ferror@plt+0x1c80>
  403bc0:	ldur	x8, [x29, #-8]
  403bc4:	cbz	x8, 403c50 <ferror@plt+0x1d00>
  403bc8:	ldrb	w8, [x8]
  403bcc:	cbz	w8, 403c5c <ferror@plt+0x1d0c>
  403bd0:	ldur	x24, [x29, #-8]
  403bd4:	mov	w8, #0x1                   	// #1
  403bd8:	tbnz	w8, #0, 403ad8 <ferror@plt+0x1b88>
  403bdc:	b	403c74 <ferror@plt+0x1d24>
  403be0:	mov	w21, #0xffffffea            	// #-22
  403be4:	tbnz	w8, #0, 403ad8 <ferror@plt+0x1b88>
  403be8:	b	403c74 <ferror@plt+0x1d24>
  403bec:	mov	w21, #0xffffffea            	// #-22
  403bf0:	tbnz	w8, #0, 403ad8 <ferror@plt+0x1b88>
  403bf4:	b	403c74 <ferror@plt+0x1d24>
  403bf8:	sub	x1, x29, #0x8
  403bfc:	mov	x0, x24
  403c00:	mov	w2, wzr
  403c04:	str	wzr, [x25]
  403c08:	stur	xzr, [x29, #-8]
  403c0c:	bl	401d20 <strtoumax@plt>
  403c10:	ldur	x8, [x29, #-8]
  403c14:	mov	x22, x0
  403c18:	cmp	x8, x24
  403c1c:	b.eq	403c34 <ferror@plt+0x1ce4>  // b.none
  403c20:	add	x8, x22, #0x1
  403c24:	cmp	x8, #0x1
  403c28:	b.hi	403bbc <ferror@plt+0x1c6c>  // b.pmore
  403c2c:	ldr	w8, [x25]
  403c30:	cbz	w8, 403bbc <ferror@plt+0x1c6c>
  403c34:	ldr	w9, [x25]
  403c38:	mov	w10, #0xffffffea            	// #-22
  403c3c:	mov	w8, wzr
  403c40:	cmp	w9, #0x0
  403c44:	csneg	w21, w10, w9, eq  // eq = none
  403c48:	tbnz	w8, #0, 403ad8 <ferror@plt+0x1b88>
  403c4c:	b	403c74 <ferror@plt+0x1d24>
  403c50:	mov	w21, #0xffffffea            	// #-22
  403c54:	tbnz	w8, #0, 403ad8 <ferror@plt+0x1b88>
  403c58:	b	403c74 <ferror@plt+0x1d24>
  403c5c:	mov	w21, #0xffffffea            	// #-22
  403c60:	tbnz	w8, #0, 403ad8 <ferror@plt+0x1b88>
  403c64:	b	403c74 <ferror@plt+0x1d24>
  403c68:	mov	w21, wzr
  403c6c:	ldr	x8, [sp, #16]
  403c70:	str	x8, [x19]
  403c74:	tbnz	w21, #31, 403a3c <ferror@plt+0x1aec>
  403c78:	mov	w0, w21
  403c7c:	ldp	x20, x19, [sp, #112]
  403c80:	ldp	x22, x21, [sp, #96]
  403c84:	ldp	x24, x23, [sp, #80]
  403c88:	ldp	x26, x25, [sp, #64]
  403c8c:	ldp	x28, x27, [sp, #48]
  403c90:	ldp	x29, x30, [sp, #32]
  403c94:	add	sp, sp, #0x80
  403c98:	ret
  403c9c:	mov	w23, #0x400                 	// #1024
  403ca0:	b	403ca8 <ferror@plt+0x1d58>
  403ca4:	mov	w23, #0x3e8                 	// #1000
  403ca8:	ldrsb	w24, [x24]
  403cac:	adrp	x21, 407000 <ferror@plt+0x50b0>
  403cb0:	add	x21, x21, #0x84d
  403cb4:	mov	w2, #0x9                   	// #9
  403cb8:	mov	x0, x21
  403cbc:	mov	w1, w24
  403cc0:	bl	401e60 <memchr@plt>
  403cc4:	cbnz	x0, 403ce4 <ferror@plt+0x1d94>
  403cc8:	adrp	x21, 407000 <ferror@plt+0x50b0>
  403ccc:	add	x21, x21, #0x856
  403cd0:	mov	w2, #0x9                   	// #9
  403cd4:	mov	x0, x21
  403cd8:	mov	w1, w24
  403cdc:	bl	401e60 <memchr@plt>
  403ce0:	cbz	x0, 403a34 <ferror@plt+0x1ae4>
  403ce4:	sub	w8, w0, w21
  403ce8:	add	w24, w8, #0x1
  403cec:	add	x0, sp, #0x10
  403cf0:	mov	w1, w23
  403cf4:	mov	w2, w24
  403cf8:	bl	403db8 <ferror@plt+0x1e68>
  403cfc:	mov	w21, w0
  403d00:	cbz	x20, 403d08 <ferror@plt+0x1db8>
  403d04:	str	w24, [x20]
  403d08:	cbz	x22, 403c6c <ferror@plt+0x1d1c>
  403d0c:	cbz	w24, 403c6c <ferror@plt+0x1d1c>
  403d10:	mov	w8, #0x1                   	// #1
  403d14:	add	x0, sp, #0x8
  403d18:	mov	w1, w23
  403d1c:	mov	w2, w24
  403d20:	str	x8, [sp, #8]
  403d24:	bl	403db8 <ferror@plt+0x1e68>
  403d28:	mov	w8, #0xa                   	// #10
  403d2c:	cmp	x22, #0xb
  403d30:	b.cc	403d44 <ferror@plt+0x1df4>  // b.lo, b.ul, b.last
  403d34:	add	x8, x8, x8, lsl #2
  403d38:	lsl	x8, x8, #1
  403d3c:	cmp	x8, x22
  403d40:	b.cc	403d34 <ferror@plt+0x1de4>  // b.lo, b.ul, b.last
  403d44:	cmp	w28, #0x1
  403d48:	b.lt	403d5c <ferror@plt+0x1e0c>  // b.tstop
  403d4c:	add	x8, x8, x8, lsl #2
  403d50:	subs	w28, w28, #0x1
  403d54:	lsl	x8, x8, #1
  403d58:	b.ne	403d4c <ferror@plt+0x1dfc>  // b.any
  403d5c:	ldp	x10, x9, [sp, #8]
  403d60:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403d64:	mov	w13, #0x1                   	// #1
  403d68:	movk	x11, #0xcccd
  403d6c:	mov	w12, #0xa                   	// #10
  403d70:	b	403d84 <ferror@plt+0x1e34>
  403d74:	cmp	x22, #0x9
  403d78:	mov	x22, x14
  403d7c:	mov	x13, x15
  403d80:	b.ls	403db0 <ferror@plt+0x1e60>  // b.plast
  403d84:	umulh	x14, x22, x11
  403d88:	lsr	x14, x14, #3
  403d8c:	add	x15, x13, x13, lsl #2
  403d90:	msub	x16, x14, x12, x22
  403d94:	lsl	x15, x15, #1
  403d98:	cbz	x16, 403d74 <ferror@plt+0x1e24>
  403d9c:	udiv	x13, x8, x13
  403da0:	udiv	x13, x13, x16
  403da4:	udiv	x13, x10, x13
  403da8:	add	x9, x9, x13
  403dac:	b	403d74 <ferror@plt+0x1e24>
  403db0:	str	x9, [sp, #16]
  403db4:	b	403c6c <ferror@plt+0x1d1c>
  403db8:	cbz	w2, 403de0 <ferror@plt+0x1e90>
  403dbc:	sxtw	x8, w1
  403dc0:	ldr	x9, [x0]
  403dc4:	umulh	x10, x8, x9
  403dc8:	cmp	xzr, x10
  403dcc:	b.ne	403de8 <ferror@plt+0x1e98>  // b.any
  403dd0:	sub	w2, w2, #0x1
  403dd4:	mul	x9, x9, x8
  403dd8:	str	x9, [x0]
  403ddc:	cbnz	w2, 403dc0 <ferror@plt+0x1e70>
  403de0:	mov	w0, wzr
  403de4:	ret
  403de8:	mov	w0, #0xffffffde            	// #-34
  403dec:	ret
  403df0:	stp	x29, x30, [sp, #-16]!
  403df4:	mov	x2, xzr
  403df8:	mov	x29, sp
  403dfc:	bl	4039d4 <ferror@plt+0x1a84>
  403e00:	ldp	x29, x30, [sp], #16
  403e04:	ret
  403e08:	stp	x29, x30, [sp, #-48]!
  403e0c:	stp	x22, x21, [sp, #16]
  403e10:	stp	x20, x19, [sp, #32]
  403e14:	mov	x20, x1
  403e18:	mov	x19, x0
  403e1c:	mov	x21, x0
  403e20:	mov	x29, sp
  403e24:	cbz	x0, 403e54 <ferror@plt+0x1f04>
  403e28:	ldrb	w22, [x19]
  403e2c:	mov	x21, x19
  403e30:	cbz	w22, 403e54 <ferror@plt+0x1f04>
  403e34:	mov	x21, x19
  403e38:	bl	401d90 <__ctype_b_loc@plt>
  403e3c:	ldr	x8, [x0]
  403e40:	and	x9, x22, #0xff
  403e44:	ldrh	w8, [x8, x9, lsl #1]
  403e48:	tbz	w8, #11, 403e54 <ferror@plt+0x1f04>
  403e4c:	ldrb	w22, [x21, #1]!
  403e50:	cbnz	w22, 403e38 <ferror@plt+0x1ee8>
  403e54:	cbz	x20, 403e5c <ferror@plt+0x1f0c>
  403e58:	str	x21, [x20]
  403e5c:	cmp	x21, x19
  403e60:	b.ls	403e74 <ferror@plt+0x1f24>  // b.plast
  403e64:	ldrb	w8, [x21]
  403e68:	cmp	w8, #0x0
  403e6c:	cset	w0, eq  // eq = none
  403e70:	b	403e78 <ferror@plt+0x1f28>
  403e74:	mov	w0, wzr
  403e78:	ldp	x20, x19, [sp, #32]
  403e7c:	ldp	x22, x21, [sp, #16]
  403e80:	ldp	x29, x30, [sp], #48
  403e84:	ret
  403e88:	stp	x29, x30, [sp, #-48]!
  403e8c:	stp	x22, x21, [sp, #16]
  403e90:	stp	x20, x19, [sp, #32]
  403e94:	mov	x20, x1
  403e98:	mov	x19, x0
  403e9c:	mov	x21, x0
  403ea0:	mov	x29, sp
  403ea4:	cbz	x0, 403ed4 <ferror@plt+0x1f84>
  403ea8:	ldrb	w22, [x19]
  403eac:	mov	x21, x19
  403eb0:	cbz	w22, 403ed4 <ferror@plt+0x1f84>
  403eb4:	mov	x21, x19
  403eb8:	bl	401d90 <__ctype_b_loc@plt>
  403ebc:	ldr	x8, [x0]
  403ec0:	and	x9, x22, #0xff
  403ec4:	ldrh	w8, [x8, x9, lsl #1]
  403ec8:	tbz	w8, #12, 403ed4 <ferror@plt+0x1f84>
  403ecc:	ldrb	w22, [x21, #1]!
  403ed0:	cbnz	w22, 403eb8 <ferror@plt+0x1f68>
  403ed4:	cbz	x20, 403edc <ferror@plt+0x1f8c>
  403ed8:	str	x21, [x20]
  403edc:	cmp	x21, x19
  403ee0:	b.ls	403ef4 <ferror@plt+0x1fa4>  // b.plast
  403ee4:	ldrb	w8, [x21]
  403ee8:	cmp	w8, #0x0
  403eec:	cset	w0, eq  // eq = none
  403ef0:	b	403ef8 <ferror@plt+0x1fa8>
  403ef4:	mov	w0, wzr
  403ef8:	ldp	x20, x19, [sp, #32]
  403efc:	ldp	x22, x21, [sp, #16]
  403f00:	ldp	x29, x30, [sp], #48
  403f04:	ret
  403f08:	sub	sp, sp, #0x100
  403f0c:	stp	x29, x30, [sp, #208]
  403f10:	add	x29, sp, #0xd0
  403f14:	mov	x8, #0xffffffffffffffd0    	// #-48
  403f18:	mov	x9, sp
  403f1c:	sub	x10, x29, #0x50
  403f20:	stp	x22, x21, [sp, #224]
  403f24:	stp	x20, x19, [sp, #240]
  403f28:	mov	x20, x1
  403f2c:	mov	x19, x0
  403f30:	movk	x8, #0xff80, lsl #32
  403f34:	add	x11, x29, #0x30
  403f38:	add	x9, x9, #0x80
  403f3c:	add	x22, x10, #0x30
  403f40:	stp	x2, x3, [x29, #-80]
  403f44:	stp	x4, x5, [x29, #-64]
  403f48:	stp	x6, x7, [x29, #-48]
  403f4c:	stp	q1, q2, [sp, #16]
  403f50:	stp	q3, q4, [sp, #48]
  403f54:	str	q0, [sp]
  403f58:	stp	q5, q6, [sp, #80]
  403f5c:	str	q7, [sp, #112]
  403f60:	stp	x9, x8, [x29, #-16]
  403f64:	stp	x11, x22, [x29, #-32]
  403f68:	ldursw	x8, [x29, #-8]
  403f6c:	tbz	w8, #31, 403f80 <ferror@plt+0x2030>
  403f70:	add	w9, w8, #0x8
  403f74:	cmp	w9, #0x0
  403f78:	stur	w9, [x29, #-8]
  403f7c:	b.le	403fe0 <ferror@plt+0x2090>
  403f80:	ldur	x8, [x29, #-32]
  403f84:	add	x9, x8, #0x8
  403f88:	stur	x9, [x29, #-32]
  403f8c:	ldr	x1, [x8]
  403f90:	cbz	x1, 403ffc <ferror@plt+0x20ac>
  403f94:	ldursw	x8, [x29, #-8]
  403f98:	tbz	w8, #31, 403fac <ferror@plt+0x205c>
  403f9c:	add	w9, w8, #0x8
  403fa0:	cmp	w9, #0x0
  403fa4:	stur	w9, [x29, #-8]
  403fa8:	b.le	403ff0 <ferror@plt+0x20a0>
  403fac:	ldur	x8, [x29, #-32]
  403fb0:	add	x9, x8, #0x8
  403fb4:	stur	x9, [x29, #-32]
  403fb8:	ldr	x21, [x8]
  403fbc:	cbz	x21, 403ffc <ferror@plt+0x20ac>
  403fc0:	mov	x0, x19
  403fc4:	bl	401d70 <strcmp@plt>
  403fc8:	cbz	w0, 404018 <ferror@plt+0x20c8>
  403fcc:	mov	x0, x19
  403fd0:	mov	x1, x21
  403fd4:	bl	401d70 <strcmp@plt>
  403fd8:	cbnz	w0, 403f68 <ferror@plt+0x2018>
  403fdc:	b	40401c <ferror@plt+0x20cc>
  403fe0:	add	x8, x22, x8
  403fe4:	ldr	x1, [x8]
  403fe8:	cbnz	x1, 403f94 <ferror@plt+0x2044>
  403fec:	b	403ffc <ferror@plt+0x20ac>
  403ff0:	add	x8, x22, x8
  403ff4:	ldr	x21, [x8]
  403ff8:	cbnz	x21, 403fc0 <ferror@plt+0x2070>
  403ffc:	adrp	x8, 419000 <ferror@plt+0x170b0>
  404000:	ldr	w0, [x8, #664]
  404004:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404008:	add	x1, x1, #0x85f
  40400c:	mov	x2, x20
  404010:	mov	x3, x19
  404014:	bl	401ea0 <errx@plt>
  404018:	mov	w0, #0x1                   	// #1
  40401c:	ldp	x20, x19, [sp, #240]
  404020:	ldp	x22, x21, [sp, #224]
  404024:	ldp	x29, x30, [sp, #208]
  404028:	add	sp, sp, #0x100
  40402c:	ret
  404030:	cbz	x1, 404054 <ferror@plt+0x2104>
  404034:	sxtb	w8, w2
  404038:	ldrsb	w9, [x0]
  40403c:	cbz	w9, 404054 <ferror@plt+0x2104>
  404040:	cmp	w8, w9
  404044:	b.eq	404058 <ferror@plt+0x2108>  // b.none
  404048:	sub	x1, x1, #0x1
  40404c:	add	x0, x0, #0x1
  404050:	cbnz	x1, 404038 <ferror@plt+0x20e8>
  404054:	mov	x0, xzr
  404058:	ret
  40405c:	stp	x29, x30, [sp, #-32]!
  404060:	stp	x20, x19, [sp, #16]
  404064:	mov	x29, sp
  404068:	mov	x20, x1
  40406c:	mov	x19, x0
  404070:	bl	4040b0 <ferror@plt+0x2160>
  404074:	cmp	w0, w0, sxth
  404078:	b.ne	404088 <ferror@plt+0x2138>  // b.any
  40407c:	ldp	x20, x19, [sp, #16]
  404080:	ldp	x29, x30, [sp], #32
  404084:	ret
  404088:	bl	401ee0 <__errno_location@plt>
  40408c:	mov	w8, #0x22                  	// #34
  404090:	str	w8, [x0]
  404094:	adrp	x8, 419000 <ferror@plt+0x170b0>
  404098:	ldr	w0, [x8, #664]
  40409c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4040a0:	add	x1, x1, #0x85f
  4040a4:	mov	x2, x20
  4040a8:	mov	x3, x19
  4040ac:	bl	401f20 <err@plt>
  4040b0:	stp	x29, x30, [sp, #-32]!
  4040b4:	stp	x20, x19, [sp, #16]
  4040b8:	mov	x29, sp
  4040bc:	mov	x20, x1
  4040c0:	mov	x19, x0
  4040c4:	bl	404188 <ferror@plt+0x2238>
  4040c8:	cmp	x0, w0, sxtw
  4040cc:	b.ne	4040dc <ferror@plt+0x218c>  // b.any
  4040d0:	ldp	x20, x19, [sp, #16]
  4040d4:	ldp	x29, x30, [sp], #32
  4040d8:	ret
  4040dc:	bl	401ee0 <__errno_location@plt>
  4040e0:	mov	w8, #0x22                  	// #34
  4040e4:	str	w8, [x0]
  4040e8:	adrp	x8, 419000 <ferror@plt+0x170b0>
  4040ec:	ldr	w0, [x8, #664]
  4040f0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4040f4:	add	x1, x1, #0x85f
  4040f8:	mov	x2, x20
  4040fc:	mov	x3, x19
  404100:	bl	401f20 <err@plt>
  404104:	stp	x29, x30, [sp, #-16]!
  404108:	mov	w2, #0xa                   	// #10
  40410c:	mov	x29, sp
  404110:	bl	40411c <ferror@plt+0x21cc>
  404114:	ldp	x29, x30, [sp], #16
  404118:	ret
  40411c:	stp	x29, x30, [sp, #-32]!
  404120:	stp	x20, x19, [sp, #16]
  404124:	mov	x29, sp
  404128:	mov	x20, x1
  40412c:	mov	x19, x0
  404130:	bl	404240 <ferror@plt+0x22f0>
  404134:	cmp	w0, #0x10, lsl #12
  404138:	b.cs	404148 <ferror@plt+0x21f8>  // b.hs, b.nlast
  40413c:	ldp	x20, x19, [sp, #16]
  404140:	ldp	x29, x30, [sp], #32
  404144:	ret
  404148:	bl	401ee0 <__errno_location@plt>
  40414c:	mov	w8, #0x22                  	// #34
  404150:	str	w8, [x0]
  404154:	adrp	x8, 419000 <ferror@plt+0x170b0>
  404158:	ldr	w0, [x8, #664]
  40415c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404160:	add	x1, x1, #0x85f
  404164:	mov	x2, x20
  404168:	mov	x3, x19
  40416c:	bl	401f20 <err@plt>
  404170:	stp	x29, x30, [sp, #-16]!
  404174:	mov	w2, #0x10                  	// #16
  404178:	mov	x29, sp
  40417c:	bl	40411c <ferror@plt+0x21cc>
  404180:	ldp	x29, x30, [sp], #16
  404184:	ret
  404188:	stp	x29, x30, [sp, #-48]!
  40418c:	mov	x29, sp
  404190:	str	x21, [sp, #16]
  404194:	stp	x20, x19, [sp, #32]
  404198:	mov	x20, x1
  40419c:	mov	x19, x0
  4041a0:	str	xzr, [x29, #24]
  4041a4:	bl	401ee0 <__errno_location@plt>
  4041a8:	mov	x21, x0
  4041ac:	str	wzr, [x0]
  4041b0:	cbz	x19, 4041fc <ferror@plt+0x22ac>
  4041b4:	ldrb	w8, [x19]
  4041b8:	cbz	w8, 4041fc <ferror@plt+0x22ac>
  4041bc:	add	x1, x29, #0x18
  4041c0:	mov	w2, #0xa                   	// #10
  4041c4:	mov	x0, x19
  4041c8:	bl	401ad0 <strtoimax@plt>
  4041cc:	ldr	w8, [x21]
  4041d0:	cbnz	w8, 4041fc <ferror@plt+0x22ac>
  4041d4:	ldr	x8, [x29, #24]
  4041d8:	cmp	x8, x19
  4041dc:	b.eq	4041fc <ferror@plt+0x22ac>  // b.none
  4041e0:	cbz	x8, 4041ec <ferror@plt+0x229c>
  4041e4:	ldrb	w8, [x8]
  4041e8:	cbnz	w8, 4041fc <ferror@plt+0x22ac>
  4041ec:	ldp	x20, x19, [sp, #32]
  4041f0:	ldr	x21, [sp, #16]
  4041f4:	ldp	x29, x30, [sp], #48
  4041f8:	ret
  4041fc:	ldr	w8, [x21]
  404200:	adrp	x9, 419000 <ferror@plt+0x170b0>
  404204:	ldr	w0, [x9, #664]
  404208:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40420c:	add	x1, x1, #0x85f
  404210:	mov	x2, x20
  404214:	mov	x3, x19
  404218:	cmp	w8, #0x22
  40421c:	b.ne	404224 <ferror@plt+0x22d4>  // b.any
  404220:	bl	401f20 <err@plt>
  404224:	bl	401ea0 <errx@plt>
  404228:	stp	x29, x30, [sp, #-16]!
  40422c:	mov	w2, #0xa                   	// #10
  404230:	mov	x29, sp
  404234:	bl	404240 <ferror@plt+0x22f0>
  404238:	ldp	x29, x30, [sp], #16
  40423c:	ret
  404240:	stp	x29, x30, [sp, #-32]!
  404244:	stp	x20, x19, [sp, #16]
  404248:	mov	x29, sp
  40424c:	mov	x20, x1
  404250:	mov	x19, x0
  404254:	bl	4042c4 <ferror@plt+0x2374>
  404258:	lsr	x8, x0, #32
  40425c:	cbnz	x8, 40426c <ferror@plt+0x231c>
  404260:	ldp	x20, x19, [sp, #16]
  404264:	ldp	x29, x30, [sp], #32
  404268:	ret
  40426c:	bl	401ee0 <__errno_location@plt>
  404270:	mov	w8, #0x22                  	// #34
  404274:	str	w8, [x0]
  404278:	adrp	x8, 419000 <ferror@plt+0x170b0>
  40427c:	ldr	w0, [x8, #664]
  404280:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404284:	add	x1, x1, #0x85f
  404288:	mov	x2, x20
  40428c:	mov	x3, x19
  404290:	bl	401f20 <err@plt>
  404294:	stp	x29, x30, [sp, #-16]!
  404298:	mov	w2, #0x10                  	// #16
  40429c:	mov	x29, sp
  4042a0:	bl	404240 <ferror@plt+0x22f0>
  4042a4:	ldp	x29, x30, [sp], #16
  4042a8:	ret
  4042ac:	stp	x29, x30, [sp, #-16]!
  4042b0:	mov	w2, #0xa                   	// #10
  4042b4:	mov	x29, sp
  4042b8:	bl	4042c4 <ferror@plt+0x2374>
  4042bc:	ldp	x29, x30, [sp], #16
  4042c0:	ret
  4042c4:	sub	sp, sp, #0x40
  4042c8:	stp	x29, x30, [sp, #16]
  4042cc:	stp	x22, x21, [sp, #32]
  4042d0:	stp	x20, x19, [sp, #48]
  4042d4:	add	x29, sp, #0x10
  4042d8:	mov	w22, w2
  4042dc:	mov	x20, x1
  4042e0:	mov	x19, x0
  4042e4:	str	xzr, [sp, #8]
  4042e8:	bl	401ee0 <__errno_location@plt>
  4042ec:	mov	x21, x0
  4042f0:	str	wzr, [x0]
  4042f4:	cbz	x19, 404344 <ferror@plt+0x23f4>
  4042f8:	ldrb	w8, [x19]
  4042fc:	cbz	w8, 404344 <ferror@plt+0x23f4>
  404300:	add	x1, sp, #0x8
  404304:	mov	x0, x19
  404308:	mov	w2, w22
  40430c:	bl	401d20 <strtoumax@plt>
  404310:	ldr	w8, [x21]
  404314:	cbnz	w8, 404344 <ferror@plt+0x23f4>
  404318:	ldr	x8, [sp, #8]
  40431c:	cmp	x8, x19
  404320:	b.eq	404344 <ferror@plt+0x23f4>  // b.none
  404324:	cbz	x8, 404330 <ferror@plt+0x23e0>
  404328:	ldrb	w8, [x8]
  40432c:	cbnz	w8, 404344 <ferror@plt+0x23f4>
  404330:	ldp	x20, x19, [sp, #48]
  404334:	ldp	x22, x21, [sp, #32]
  404338:	ldp	x29, x30, [sp, #16]
  40433c:	add	sp, sp, #0x40
  404340:	ret
  404344:	ldr	w8, [x21]
  404348:	adrp	x9, 419000 <ferror@plt+0x170b0>
  40434c:	ldr	w0, [x9, #664]
  404350:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404354:	add	x1, x1, #0x85f
  404358:	mov	x2, x20
  40435c:	mov	x3, x19
  404360:	cmp	w8, #0x22
  404364:	b.ne	40436c <ferror@plt+0x241c>  // b.any
  404368:	bl	401f20 <err@plt>
  40436c:	bl	401ea0 <errx@plt>
  404370:	stp	x29, x30, [sp, #-16]!
  404374:	mov	w2, #0x10                  	// #16
  404378:	mov	x29, sp
  40437c:	bl	4042c4 <ferror@plt+0x2374>
  404380:	ldp	x29, x30, [sp], #16
  404384:	ret
  404388:	stp	x29, x30, [sp, #-48]!
  40438c:	mov	x29, sp
  404390:	str	x21, [sp, #16]
  404394:	stp	x20, x19, [sp, #32]
  404398:	mov	x20, x1
  40439c:	mov	x19, x0
  4043a0:	str	xzr, [x29, #24]
  4043a4:	bl	401ee0 <__errno_location@plt>
  4043a8:	mov	x21, x0
  4043ac:	str	wzr, [x0]
  4043b0:	cbz	x19, 4043f8 <ferror@plt+0x24a8>
  4043b4:	ldrb	w8, [x19]
  4043b8:	cbz	w8, 4043f8 <ferror@plt+0x24a8>
  4043bc:	add	x1, x29, #0x18
  4043c0:	mov	x0, x19
  4043c4:	bl	401af0 <strtod@plt>
  4043c8:	ldr	w8, [x21]
  4043cc:	cbnz	w8, 4043f8 <ferror@plt+0x24a8>
  4043d0:	ldr	x8, [x29, #24]
  4043d4:	cmp	x8, x19
  4043d8:	b.eq	4043f8 <ferror@plt+0x24a8>  // b.none
  4043dc:	cbz	x8, 4043e8 <ferror@plt+0x2498>
  4043e0:	ldrb	w8, [x8]
  4043e4:	cbnz	w8, 4043f8 <ferror@plt+0x24a8>
  4043e8:	ldp	x20, x19, [sp, #32]
  4043ec:	ldr	x21, [sp, #16]
  4043f0:	ldp	x29, x30, [sp], #48
  4043f4:	ret
  4043f8:	ldr	w8, [x21]
  4043fc:	adrp	x9, 419000 <ferror@plt+0x170b0>
  404400:	ldr	w0, [x9, #664]
  404404:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404408:	add	x1, x1, #0x85f
  40440c:	mov	x2, x20
  404410:	mov	x3, x19
  404414:	cmp	w8, #0x22
  404418:	b.ne	404420 <ferror@plt+0x24d0>  // b.any
  40441c:	bl	401f20 <err@plt>
  404420:	bl	401ea0 <errx@plt>
  404424:	stp	x29, x30, [sp, #-48]!
  404428:	mov	x29, sp
  40442c:	str	x21, [sp, #16]
  404430:	stp	x20, x19, [sp, #32]
  404434:	mov	x20, x1
  404438:	mov	x19, x0
  40443c:	str	xzr, [x29, #24]
  404440:	bl	401ee0 <__errno_location@plt>
  404444:	mov	x21, x0
  404448:	str	wzr, [x0]
  40444c:	cbz	x19, 404498 <ferror@plt+0x2548>
  404450:	ldrb	w8, [x19]
  404454:	cbz	w8, 404498 <ferror@plt+0x2548>
  404458:	add	x1, x29, #0x18
  40445c:	mov	w2, #0xa                   	// #10
  404460:	mov	x0, x19
  404464:	bl	401da0 <strtol@plt>
  404468:	ldr	w8, [x21]
  40446c:	cbnz	w8, 404498 <ferror@plt+0x2548>
  404470:	ldr	x8, [x29, #24]
  404474:	cmp	x8, x19
  404478:	b.eq	404498 <ferror@plt+0x2548>  // b.none
  40447c:	cbz	x8, 404488 <ferror@plt+0x2538>
  404480:	ldrb	w8, [x8]
  404484:	cbnz	w8, 404498 <ferror@plt+0x2548>
  404488:	ldp	x20, x19, [sp, #32]
  40448c:	ldr	x21, [sp, #16]
  404490:	ldp	x29, x30, [sp], #48
  404494:	ret
  404498:	ldr	w8, [x21]
  40449c:	adrp	x9, 419000 <ferror@plt+0x170b0>
  4044a0:	ldr	w0, [x9, #664]
  4044a4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4044a8:	add	x1, x1, #0x85f
  4044ac:	mov	x2, x20
  4044b0:	mov	x3, x19
  4044b4:	cmp	w8, #0x22
  4044b8:	b.ne	4044c0 <ferror@plt+0x2570>  // b.any
  4044bc:	bl	401f20 <err@plt>
  4044c0:	bl	401ea0 <errx@plt>
  4044c4:	stp	x29, x30, [sp, #-48]!
  4044c8:	mov	x29, sp
  4044cc:	str	x21, [sp, #16]
  4044d0:	stp	x20, x19, [sp, #32]
  4044d4:	mov	x20, x1
  4044d8:	mov	x19, x0
  4044dc:	str	xzr, [x29, #24]
  4044e0:	bl	401ee0 <__errno_location@plt>
  4044e4:	mov	x21, x0
  4044e8:	str	wzr, [x0]
  4044ec:	cbz	x19, 404538 <ferror@plt+0x25e8>
  4044f0:	ldrb	w8, [x19]
  4044f4:	cbz	w8, 404538 <ferror@plt+0x25e8>
  4044f8:	add	x1, x29, #0x18
  4044fc:	mov	w2, #0xa                   	// #10
  404500:	mov	x0, x19
  404504:	bl	401a80 <strtoul@plt>
  404508:	ldr	w8, [x21]
  40450c:	cbnz	w8, 404538 <ferror@plt+0x25e8>
  404510:	ldr	x8, [x29, #24]
  404514:	cmp	x8, x19
  404518:	b.eq	404538 <ferror@plt+0x25e8>  // b.none
  40451c:	cbz	x8, 404528 <ferror@plt+0x25d8>
  404520:	ldrb	w8, [x8]
  404524:	cbnz	w8, 404538 <ferror@plt+0x25e8>
  404528:	ldp	x20, x19, [sp, #32]
  40452c:	ldr	x21, [sp, #16]
  404530:	ldp	x29, x30, [sp], #48
  404534:	ret
  404538:	ldr	w8, [x21]
  40453c:	adrp	x9, 419000 <ferror@plt+0x170b0>
  404540:	ldr	w0, [x9, #664]
  404544:	adrp	x1, 407000 <ferror@plt+0x50b0>
  404548:	add	x1, x1, #0x85f
  40454c:	mov	x2, x20
  404550:	mov	x3, x19
  404554:	cmp	w8, #0x22
  404558:	b.ne	404560 <ferror@plt+0x2610>  // b.any
  40455c:	bl	401f20 <err@plt>
  404560:	bl	401ea0 <errx@plt>
  404564:	sub	sp, sp, #0x30
  404568:	stp	x20, x19, [sp, #32]
  40456c:	mov	x20, x1
  404570:	add	x1, sp, #0x8
  404574:	stp	x29, x30, [sp, #16]
  404578:	add	x29, sp, #0x10
  40457c:	mov	x19, x0
  404580:	bl	403df0 <ferror@plt+0x1ea0>
  404584:	cbnz	w0, 40459c <ferror@plt+0x264c>
  404588:	ldr	x0, [sp, #8]
  40458c:	ldp	x20, x19, [sp, #32]
  404590:	ldp	x29, x30, [sp, #16]
  404594:	add	sp, sp, #0x30
  404598:	ret
  40459c:	bl	401ee0 <__errno_location@plt>
  4045a0:	adrp	x9, 419000 <ferror@plt+0x170b0>
  4045a4:	ldr	w8, [x0]
  4045a8:	ldr	w0, [x9, #664]
  4045ac:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4045b0:	add	x1, x1, #0x85f
  4045b4:	mov	x2, x20
  4045b8:	mov	x3, x19
  4045bc:	cbnz	w8, 4045c4 <ferror@plt+0x2674>
  4045c0:	bl	401ea0 <errx@plt>
  4045c4:	bl	401f20 <err@plt>
  4045c8:	stp	x29, x30, [sp, #-32]!
  4045cc:	str	x19, [sp, #16]
  4045d0:	mov	x19, x1
  4045d4:	mov	x1, x2
  4045d8:	mov	x29, sp
  4045dc:	bl	404388 <ferror@plt+0x2438>
  4045e0:	fcvtzs	x8, d0
  4045e4:	mov	x9, #0x848000000000        	// #145685290680320
  4045e8:	movk	x9, #0x412e, lsl #48
  4045ec:	scvtf	d1, x8
  4045f0:	fmov	d2, x9
  4045f4:	fsub	d0, d0, d1
  4045f8:	fmul	d0, d0, d2
  4045fc:	fcvtzs	x9, d0
  404600:	stp	x8, x9, [x19]
  404604:	ldr	x19, [sp, #16]
  404608:	ldp	x29, x30, [sp], #32
  40460c:	ret
  404610:	and	w8, w0, #0xf000
  404614:	sub	w8, w8, #0x1, lsl #12
  404618:	lsr	w9, w8, #12
  40461c:	cmp	w9, #0xb
  404620:	mov	w8, wzr
  404624:	b.hi	404678 <ferror@plt+0x2728>  // b.pmore
  404628:	adrp	x10, 407000 <ferror@plt+0x50b0>
  40462c:	add	x10, x10, #0x841
  404630:	adr	x11, 404644 <ferror@plt+0x26f4>
  404634:	ldrb	w12, [x10, x9]
  404638:	add	x11, x11, x12, lsl #2
  40463c:	mov	w9, #0x64                  	// #100
  404640:	br	x11
  404644:	mov	w9, #0x70                  	// #112
  404648:	b	404670 <ferror@plt+0x2720>
  40464c:	mov	w9, #0x63                  	// #99
  404650:	b	404670 <ferror@plt+0x2720>
  404654:	mov	w9, #0x62                  	// #98
  404658:	b	404670 <ferror@plt+0x2720>
  40465c:	mov	w9, #0x6c                  	// #108
  404660:	b	404670 <ferror@plt+0x2720>
  404664:	mov	w9, #0x73                  	// #115
  404668:	b	404670 <ferror@plt+0x2720>
  40466c:	mov	w9, #0x2d                  	// #45
  404670:	mov	w8, #0x1                   	// #1
  404674:	strb	w9, [x1]
  404678:	tst	w0, #0x100
  40467c:	mov	w9, #0x72                  	// #114
  404680:	mov	w10, #0x2d                  	// #45
  404684:	add	x11, x1, x8
  404688:	mov	w12, #0x77                  	// #119
  40468c:	csel	w17, w10, w9, eq  // eq = none
  404690:	tst	w0, #0x80
  404694:	mov	w14, #0x53                  	// #83
  404698:	mov	w15, #0x73                  	// #115
  40469c:	mov	w16, #0x78                  	// #120
  4046a0:	strb	w17, [x11]
  4046a4:	csel	w17, w10, w12, eq  // eq = none
  4046a8:	tst	w0, #0x40
  4046ac:	orr	x13, x8, #0x2
  4046b0:	strb	w17, [x11, #1]
  4046b4:	csel	w11, w15, w14, ne  // ne = any
  4046b8:	csel	w17, w16, w10, ne  // ne = any
  4046bc:	tst	w0, #0x800
  4046c0:	csel	w11, w17, w11, eq  // eq = none
  4046c4:	add	x13, x13, x1
  4046c8:	tst	w0, #0x20
  4046cc:	strb	w11, [x13]
  4046d0:	csel	w11, w10, w9, eq  // eq = none
  4046d4:	tst	w0, #0x10
  4046d8:	strb	w11, [x13, #1]
  4046dc:	csel	w11, w10, w12, eq  // eq = none
  4046e0:	tst	w0, #0x8
  4046e4:	csel	w14, w15, w14, ne  // ne = any
  4046e8:	csel	w15, w16, w10, ne  // ne = any
  4046ec:	tst	w0, #0x400
  4046f0:	orr	x8, x8, #0x6
  4046f4:	csel	w14, w15, w14, eq  // eq = none
  4046f8:	tst	w0, #0x4
  4046fc:	add	x8, x8, x1
  404700:	csel	w9, w10, w9, eq  // eq = none
  404704:	tst	w0, #0x2
  404708:	mov	w17, #0x54                  	// #84
  40470c:	strb	w11, [x13, #2]
  404710:	mov	w11, #0x74                  	// #116
  404714:	strb	w14, [x13, #3]
  404718:	strb	w9, [x8]
  40471c:	csel	w9, w10, w12, eq  // eq = none
  404720:	tst	w0, #0x1
  404724:	strb	w9, [x8, #1]
  404728:	csel	w9, w11, w17, ne  // ne = any
  40472c:	csel	w10, w16, w10, ne  // ne = any
  404730:	tst	w0, #0x200
  404734:	csel	w9, w10, w9, eq  // eq = none
  404738:	mov	x0, x1
  40473c:	strb	w9, [x8, #2]
  404740:	strb	wzr, [x8, #3]
  404744:	ret
  404748:	sub	sp, sp, #0x60
  40474c:	stp	x22, x21, [sp, #64]
  404750:	stp	x20, x19, [sp, #80]
  404754:	mov	x21, x1
  404758:	mov	w20, w0
  40475c:	add	x22, sp, #0x8
  404760:	stp	x29, x30, [sp, #48]
  404764:	add	x29, sp, #0x30
  404768:	tbz	w0, #1, 404778 <ferror@plt+0x2828>
  40476c:	orr	x22, x22, #0x1
  404770:	mov	w8, #0x20                  	// #32
  404774:	strb	w8, [sp, #8]
  404778:	mov	x0, x21
  40477c:	bl	404918 <ferror@plt+0x29c8>
  404780:	cbz	w0, 4047a4 <ferror@plt+0x2854>
  404784:	mov	w8, #0x6667                	// #26215
  404788:	movk	w8, #0x6666, lsl #16
  40478c:	smull	x8, w0, w8
  404790:	lsr	x9, x8, #63
  404794:	asr	x8, x8, #34
  404798:	add	w8, w8, w9
  40479c:	sxtw	x9, w8
  4047a0:	b	4047a8 <ferror@plt+0x2858>
  4047a4:	mov	x9, xzr
  4047a8:	adrp	x8, 407000 <ferror@plt+0x50b0>
  4047ac:	add	x8, x8, #0x868
  4047b0:	ldrb	w11, [x8, x9]
  4047b4:	mov	x10, #0xffffffffffffffff    	// #-1
  4047b8:	lsl	x8, x10, x0
  4047bc:	bic	x8, x21, x8
  4047c0:	cmp	w0, #0x0
  4047c4:	mov	x10, x22
  4047c8:	lsr	x19, x21, x0
  4047cc:	csel	x8, x8, xzr, ne  // ne = any
  4047d0:	strb	w11, [x10], #1
  4047d4:	tbz	w20, #0, 4047e8 <ferror@plt+0x2898>
  4047d8:	cbz	x9, 4047e8 <ferror@plt+0x2898>
  4047dc:	mov	w9, #0x4269                	// #17001
  4047e0:	add	x10, x22, #0x3
  4047e4:	sturh	w9, [x22, #1]
  4047e8:	strb	wzr, [x10]
  4047ec:	cbz	x8, 404834 <ferror@plt+0x28e4>
  4047f0:	sub	w9, w0, #0xa
  4047f4:	lsr	x8, x8, x9
  4047f8:	tbnz	w20, #2, 404840 <ferror@plt+0x28f0>
  4047fc:	mov	x10, #0xf5c3                	// #62915
  404800:	movk	x10, #0x5c28, lsl #16
  404804:	add	x9, x8, #0x32
  404808:	movk	x10, #0xc28f, lsl #32
  40480c:	movk	x10, #0x28f5, lsl #48
  404810:	sub	x8, x8, #0x3b6
  404814:	lsr	x9, x9, #2
  404818:	cmp	x8, #0x64
  40481c:	umulh	x8, x9, x10
  404820:	lsr	x8, x8, #2
  404824:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  404828:	cinc	w19, w19, cc  // cc = lo, ul, last
  40482c:	cbnz	x20, 404870 <ferror@plt+0x2920>
  404830:	b	4048e0 <ferror@plt+0x2990>
  404834:	mov	x20, xzr
  404838:	cbnz	x20, 404870 <ferror@plt+0x2920>
  40483c:	b	4048e0 <ferror@plt+0x2990>
  404840:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404844:	add	x8, x8, #0x5
  404848:	movk	x9, #0xcccd
  40484c:	umulh	x10, x8, x9
  404850:	lsr	x20, x10, #3
  404854:	mul	x9, x20, x9
  404858:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40485c:	ror	x9, x9, #1
  404860:	movk	x10, #0x1999, lsl #48
  404864:	cmp	x9, x10
  404868:	b.ls	4048c0 <ferror@plt+0x2970>  // b.plast
  40486c:	cbz	x20, 4048e0 <ferror@plt+0x2990>
  404870:	bl	401ba0 <localeconv@plt>
  404874:	cbz	x0, 404884 <ferror@plt+0x2934>
  404878:	ldr	x4, [x0]
  40487c:	cbnz	x4, 40488c <ferror@plt+0x293c>
  404880:	b	404894 <ferror@plt+0x2944>
  404884:	mov	x4, xzr
  404888:	cbz	x4, 404894 <ferror@plt+0x2944>
  40488c:	ldrb	w8, [x4]
  404890:	cbnz	w8, 40489c <ferror@plt+0x294c>
  404894:	adrp	x4, 407000 <ferror@plt+0x50b0>
  404898:	add	x4, x4, #0x9be
  40489c:	adrp	x2, 407000 <ferror@plt+0x50b0>
  4048a0:	add	x2, x2, #0x870
  4048a4:	add	x0, sp, #0x10
  4048a8:	add	x6, sp, #0x8
  4048ac:	mov	w1, #0x20                  	// #32
  4048b0:	mov	w3, w19
  4048b4:	mov	x5, x20
  4048b8:	bl	401b90 <snprintf@plt>
  4048bc:	b	4048fc <ferror@plt+0x29ac>
  4048c0:	mov	x9, #0xf5c3                	// #62915
  4048c4:	movk	x9, #0x5c28, lsl #16
  4048c8:	movk	x9, #0xc28f, lsl #32
  4048cc:	lsr	x8, x8, #2
  4048d0:	movk	x9, #0x28f5, lsl #48
  4048d4:	umulh	x8, x8, x9
  4048d8:	lsr	x20, x8, #2
  4048dc:	cbnz	x20, 404870 <ferror@plt+0x2920>
  4048e0:	adrp	x2, 407000 <ferror@plt+0x50b0>
  4048e4:	add	x2, x2, #0x87a
  4048e8:	add	x0, sp, #0x10
  4048ec:	add	x4, sp, #0x8
  4048f0:	mov	w1, #0x20                  	// #32
  4048f4:	mov	w3, w19
  4048f8:	bl	401b90 <snprintf@plt>
  4048fc:	add	x0, sp, #0x10
  404900:	bl	401ce0 <strdup@plt>
  404904:	ldp	x20, x19, [sp, #80]
  404908:	ldp	x22, x21, [sp, #64]
  40490c:	ldp	x29, x30, [sp, #48]
  404910:	add	sp, sp, #0x60
  404914:	ret
  404918:	mov	w8, #0xa                   	// #10
  40491c:	lsr	x9, x0, x8
  404920:	cbz	x9, 404934 <ferror@plt+0x29e4>
  404924:	cmp	x8, #0x33
  404928:	add	x8, x8, #0xa
  40492c:	b.cc	40491c <ferror@plt+0x29cc>  // b.lo, b.ul, b.last
  404930:	mov	w8, #0x46                  	// #70
  404934:	sub	w0, w8, #0xa
  404938:	ret
  40493c:	stp	x29, x30, [sp, #-80]!
  404940:	stp	x26, x25, [sp, #16]
  404944:	stp	x24, x23, [sp, #32]
  404948:	stp	x22, x21, [sp, #48]
  40494c:	stp	x20, x19, [sp, #64]
  404950:	mov	x29, sp
  404954:	cbz	x0, 404a38 <ferror@plt+0x2ae8>
  404958:	mov	x20, x3
  40495c:	mov	w19, #0xffffffff            	// #-1
  404960:	cbz	x3, 404a54 <ferror@plt+0x2b04>
  404964:	mov	x21, x2
  404968:	cbz	x2, 404a54 <ferror@plt+0x2b04>
  40496c:	mov	x22, x1
  404970:	cbz	x1, 404a54 <ferror@plt+0x2b04>
  404974:	ldrb	w8, [x0]
  404978:	cbz	w8, 404a54 <ferror@plt+0x2b04>
  40497c:	ldrb	w8, [x0]
  404980:	cbz	w8, 404a40 <ferror@plt+0x2af0>
  404984:	mov	x24, xzr
  404988:	mov	x23, xzr
  40498c:	add	x25, x0, #0x1
  404990:	b	40499c <ferror@plt+0x2a4c>
  404994:	ldrb	w8, [x25], #1
  404998:	cbz	w8, 404a50 <ferror@plt+0x2b00>
  40499c:	cmp	x24, x21
  4049a0:	b.cs	404a10 <ferror@plt+0x2ac0>  // b.hs, b.nlast
  4049a4:	ldrb	w10, [x25]
  4049a8:	sub	x9, x25, #0x1
  4049ac:	cmp	x23, #0x0
  4049b0:	and	w8, w8, #0xff
  4049b4:	csel	x23, x9, x23, eq  // eq = none
  4049b8:	cmp	w8, #0x2c
  4049bc:	csel	x8, x9, xzr, eq  // eq = none
  4049c0:	cmp	w10, #0x0
  4049c4:	csel	x26, x25, x8, eq  // eq = none
  4049c8:	mov	w8, #0x4                   	// #4
  4049cc:	cbz	x23, 404a18 <ferror@plt+0x2ac8>
  4049d0:	cbz	x26, 404a18 <ferror@plt+0x2ac8>
  4049d4:	subs	x1, x26, x23
  4049d8:	b.ls	404a28 <ferror@plt+0x2ad8>  // b.plast
  4049dc:	mov	x0, x23
  4049e0:	blr	x20
  4049e4:	cmn	w0, #0x1
  4049e8:	b.eq	404a28 <ferror@plt+0x2ad8>  // b.none
  4049ec:	str	w0, [x22, x24, lsl #2]
  4049f0:	ldrb	w8, [x26]
  4049f4:	mov	x23, xzr
  4049f8:	add	x24, x24, #0x1
  4049fc:	cmp	w8, #0x0
  404a00:	cset	w8, eq  // eq = none
  404a04:	lsl	w8, w8, #1
  404a08:	cbnz	w8, 404a1c <ferror@plt+0x2acc>
  404a0c:	b	404994 <ferror@plt+0x2a44>
  404a10:	mov	w19, #0xfffffffe            	// #-2
  404a14:	mov	w8, #0x1                   	// #1
  404a18:	cbz	w8, 404994 <ferror@plt+0x2a44>
  404a1c:	cmp	w8, #0x4
  404a20:	b.eq	404994 <ferror@plt+0x2a44>  // b.none
  404a24:	b	404a48 <ferror@plt+0x2af8>
  404a28:	mov	w19, #0xffffffff            	// #-1
  404a2c:	mov	w8, #0x1                   	// #1
  404a30:	cbnz	w8, 404a1c <ferror@plt+0x2acc>
  404a34:	b	404994 <ferror@plt+0x2a44>
  404a38:	mov	w19, #0xffffffff            	// #-1
  404a3c:	b	404a54 <ferror@plt+0x2b04>
  404a40:	mov	x24, xzr
  404a44:	b	404a50 <ferror@plt+0x2b00>
  404a48:	cmp	w8, #0x2
  404a4c:	b.ne	404a54 <ferror@plt+0x2b04>  // b.any
  404a50:	mov	w19, w24
  404a54:	mov	w0, w19
  404a58:	ldp	x20, x19, [sp, #64]
  404a5c:	ldp	x22, x21, [sp, #48]
  404a60:	ldp	x24, x23, [sp, #32]
  404a64:	ldp	x26, x25, [sp, #16]
  404a68:	ldp	x29, x30, [sp], #80
  404a6c:	ret
  404a70:	stp	x29, x30, [sp, #-32]!
  404a74:	str	x19, [sp, #16]
  404a78:	mov	x29, sp
  404a7c:	cbz	x0, 404aa0 <ferror@plt+0x2b50>
  404a80:	mov	x19, x3
  404a84:	mov	w8, #0xffffffff            	// #-1
  404a88:	cbz	x3, 404aa4 <ferror@plt+0x2b54>
  404a8c:	ldrb	w9, [x0]
  404a90:	cbz	w9, 404aa4 <ferror@plt+0x2b54>
  404a94:	ldr	x8, [x19]
  404a98:	cmp	x8, x2
  404a9c:	b.ls	404ab4 <ferror@plt+0x2b64>  // b.plast
  404aa0:	mov	w8, #0xffffffff            	// #-1
  404aa4:	ldr	x19, [sp, #16]
  404aa8:	mov	w0, w8
  404aac:	ldp	x29, x30, [sp], #32
  404ab0:	ret
  404ab4:	cmp	w9, #0x2b
  404ab8:	b.ne	404ac4 <ferror@plt+0x2b74>  // b.any
  404abc:	add	x0, x0, #0x1
  404ac0:	b	404ac8 <ferror@plt+0x2b78>
  404ac4:	str	xzr, [x19]
  404ac8:	ldr	x8, [x19]
  404acc:	mov	x3, x4
  404ad0:	add	x1, x1, x8, lsl #2
  404ad4:	sub	x2, x2, x8
  404ad8:	bl	40493c <ferror@plt+0x29ec>
  404adc:	mov	w8, w0
  404ae0:	cmp	w0, #0x1
  404ae4:	b.lt	404aa4 <ferror@plt+0x2b54>  // b.tstop
  404ae8:	ldr	x9, [x19]
  404aec:	add	x9, x9, w8, sxtw
  404af0:	str	x9, [x19]
  404af4:	b	404aa4 <ferror@plt+0x2b54>
  404af8:	stp	x29, x30, [sp, #-80]!
  404afc:	stp	x22, x21, [sp, #48]
  404b00:	mov	w21, #0xffffffea            	// #-22
  404b04:	str	x25, [sp, #16]
  404b08:	stp	x24, x23, [sp, #32]
  404b0c:	stp	x20, x19, [sp, #64]
  404b10:	mov	x29, sp
  404b14:	cbz	x1, 404c00 <ferror@plt+0x2cb0>
  404b18:	cbz	x0, 404c00 <ferror@plt+0x2cb0>
  404b1c:	mov	x19, x2
  404b20:	cbz	x2, 404c00 <ferror@plt+0x2cb0>
  404b24:	ldrb	w8, [x0]
  404b28:	cbz	w8, 404bfc <ferror@plt+0x2cac>
  404b2c:	mov	x20, x1
  404b30:	mov	x22, xzr
  404b34:	add	x23, x0, #0x1
  404b38:	mov	w24, #0x1                   	// #1
  404b3c:	b	404b48 <ferror@plt+0x2bf8>
  404b40:	ldrb	w8, [x23], #1
  404b44:	cbz	w8, 404bfc <ferror@plt+0x2cac>
  404b48:	mov	x9, x23
  404b4c:	ldrb	w10, [x9], #-1
  404b50:	cmp	x22, #0x0
  404b54:	and	w8, w8, #0xff
  404b58:	csel	x22, x9, x22, eq  // eq = none
  404b5c:	cmp	w8, #0x2c
  404b60:	csel	x8, x9, xzr, eq  // eq = none
  404b64:	cmp	w10, #0x0
  404b68:	csel	x25, x23, x8, eq  // eq = none
  404b6c:	mov	w8, #0x4                   	// #4
  404b70:	cbz	x22, 404bd4 <ferror@plt+0x2c84>
  404b74:	cbz	x25, 404bd4 <ferror@plt+0x2c84>
  404b78:	subs	x1, x25, x22
  404b7c:	b.ls	404bcc <ferror@plt+0x2c7c>  // b.plast
  404b80:	mov	x0, x22
  404b84:	blr	x19
  404b88:	tbnz	w0, #31, 404be4 <ferror@plt+0x2c94>
  404b8c:	add	w8, w0, #0x7
  404b90:	cmp	w0, #0x0
  404b94:	csel	w8, w8, w0, lt  // lt = tstop
  404b98:	sbfx	x8, x8, #3, #29
  404b9c:	ldrb	w9, [x20, x8]
  404ba0:	and	w10, w0, #0x7
  404ba4:	lsl	w10, w24, w10
  404ba8:	mov	x22, xzr
  404bac:	orr	w9, w9, w10
  404bb0:	strb	w9, [x20, x8]
  404bb4:	ldrb	w8, [x25]
  404bb8:	cmp	w8, #0x0
  404bbc:	cset	w8, eq  // eq = none
  404bc0:	lsl	w8, w8, #1
  404bc4:	cbnz	w8, 404bd8 <ferror@plt+0x2c88>
  404bc8:	b	404b40 <ferror@plt+0x2bf0>
  404bcc:	mov	w21, #0xffffffff            	// #-1
  404bd0:	mov	w8, #0x1                   	// #1
  404bd4:	cbz	w8, 404b40 <ferror@plt+0x2bf0>
  404bd8:	cmp	w8, #0x4
  404bdc:	b.eq	404b40 <ferror@plt+0x2bf0>  // b.none
  404be0:	b	404bf4 <ferror@plt+0x2ca4>
  404be4:	mov	w8, #0x1                   	// #1
  404be8:	mov	w21, w0
  404bec:	cbnz	w8, 404bd8 <ferror@plt+0x2c88>
  404bf0:	b	404b40 <ferror@plt+0x2bf0>
  404bf4:	cmp	w8, #0x2
  404bf8:	b.ne	404c00 <ferror@plt+0x2cb0>  // b.any
  404bfc:	mov	w21, wzr
  404c00:	mov	w0, w21
  404c04:	ldp	x20, x19, [sp, #64]
  404c08:	ldp	x22, x21, [sp, #48]
  404c0c:	ldp	x24, x23, [sp, #32]
  404c10:	ldr	x25, [sp, #16]
  404c14:	ldp	x29, x30, [sp], #80
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-64]!
  404c20:	stp	x22, x21, [sp, #32]
  404c24:	mov	w21, #0xffffffea            	// #-22
  404c28:	stp	x24, x23, [sp, #16]
  404c2c:	stp	x20, x19, [sp, #48]
  404c30:	mov	x29, sp
  404c34:	cbz	x1, 404d04 <ferror@plt+0x2db4>
  404c38:	cbz	x0, 404d04 <ferror@plt+0x2db4>
  404c3c:	mov	x19, x2
  404c40:	cbz	x2, 404d04 <ferror@plt+0x2db4>
  404c44:	ldrb	w8, [x0]
  404c48:	cbz	w8, 404d00 <ferror@plt+0x2db0>
  404c4c:	mov	x20, x1
  404c50:	mov	x22, xzr
  404c54:	add	x23, x0, #0x1
  404c58:	b	404c64 <ferror@plt+0x2d14>
  404c5c:	ldrb	w8, [x23], #1
  404c60:	cbz	w8, 404d00 <ferror@plt+0x2db0>
  404c64:	mov	x9, x23
  404c68:	ldrb	w10, [x9], #-1
  404c6c:	cmp	x22, #0x0
  404c70:	and	w8, w8, #0xff
  404c74:	csel	x22, x9, x22, eq  // eq = none
  404c78:	cmp	w8, #0x2c
  404c7c:	csel	x8, x9, xzr, eq  // eq = none
  404c80:	cmp	w10, #0x0
  404c84:	csel	x24, x23, x8, eq  // eq = none
  404c88:	mov	w8, #0x4                   	// #4
  404c8c:	cbz	x22, 404cd8 <ferror@plt+0x2d88>
  404c90:	cbz	x24, 404cd8 <ferror@plt+0x2d88>
  404c94:	subs	x1, x24, x22
  404c98:	b.ls	404cd0 <ferror@plt+0x2d80>  // b.plast
  404c9c:	mov	x0, x22
  404ca0:	blr	x19
  404ca4:	tbnz	x0, #63, 404ce8 <ferror@plt+0x2d98>
  404ca8:	ldr	x8, [x20]
  404cac:	mov	x22, xzr
  404cb0:	orr	x8, x8, x0
  404cb4:	str	x8, [x20]
  404cb8:	ldrb	w8, [x24]
  404cbc:	cmp	w8, #0x0
  404cc0:	cset	w8, eq  // eq = none
  404cc4:	lsl	w8, w8, #1
  404cc8:	cbnz	w8, 404cdc <ferror@plt+0x2d8c>
  404ccc:	b	404c5c <ferror@plt+0x2d0c>
  404cd0:	mov	w21, #0xffffffff            	// #-1
  404cd4:	mov	w8, #0x1                   	// #1
  404cd8:	cbz	w8, 404c5c <ferror@plt+0x2d0c>
  404cdc:	cmp	w8, #0x4
  404ce0:	b.eq	404c5c <ferror@plt+0x2d0c>  // b.none
  404ce4:	b	404cf8 <ferror@plt+0x2da8>
  404ce8:	mov	w8, #0x1                   	// #1
  404cec:	mov	w21, w0
  404cf0:	cbnz	w8, 404cdc <ferror@plt+0x2d8c>
  404cf4:	b	404c5c <ferror@plt+0x2d0c>
  404cf8:	cmp	w8, #0x2
  404cfc:	b.ne	404d04 <ferror@plt+0x2db4>  // b.any
  404d00:	mov	w21, wzr
  404d04:	mov	w0, w21
  404d08:	ldp	x20, x19, [sp, #48]
  404d0c:	ldp	x22, x21, [sp, #32]
  404d10:	ldp	x24, x23, [sp, #16]
  404d14:	ldp	x29, x30, [sp], #64
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-64]!
  404d20:	mov	x29, sp
  404d24:	str	x23, [sp, #16]
  404d28:	stp	x22, x21, [sp, #32]
  404d2c:	stp	x20, x19, [sp, #48]
  404d30:	str	xzr, [x29, #24]
  404d34:	cbz	x0, 404e24 <ferror@plt+0x2ed4>
  404d38:	mov	w21, w3
  404d3c:	mov	x19, x2
  404d40:	mov	x23, x1
  404d44:	mov	x22, x0
  404d48:	str	w3, [x1]
  404d4c:	str	w3, [x2]
  404d50:	bl	401ee0 <__errno_location@plt>
  404d54:	str	wzr, [x0]
  404d58:	ldrb	w8, [x22]
  404d5c:	mov	x20, x0
  404d60:	cmp	w8, #0x3a
  404d64:	b.ne	404dac <ferror@plt+0x2e5c>  // b.any
  404d68:	add	x21, x22, #0x1
  404d6c:	add	x1, x29, #0x18
  404d70:	mov	w2, #0xa                   	// #10
  404d74:	mov	x0, x21
  404d78:	bl	401da0 <strtol@plt>
  404d7c:	str	w0, [x19]
  404d80:	ldr	w8, [x20]
  404d84:	mov	w0, #0xffffffff            	// #-1
  404d88:	cbnz	w8, 404e24 <ferror@plt+0x2ed4>
  404d8c:	ldr	x8, [x29, #24]
  404d90:	cbz	x8, 404e24 <ferror@plt+0x2ed4>
  404d94:	cmp	x8, x21
  404d98:	mov	w0, #0xffffffff            	// #-1
  404d9c:	b.eq	404e24 <ferror@plt+0x2ed4>  // b.none
  404da0:	ldrb	w8, [x8]
  404da4:	cbz	w8, 404e20 <ferror@plt+0x2ed0>
  404da8:	b	404e24 <ferror@plt+0x2ed4>
  404dac:	add	x1, x29, #0x18
  404db0:	mov	w2, #0xa                   	// #10
  404db4:	mov	x0, x22
  404db8:	bl	401da0 <strtol@plt>
  404dbc:	str	w0, [x23]
  404dc0:	str	w0, [x19]
  404dc4:	ldr	x8, [x29, #24]
  404dc8:	mov	w0, #0xffffffff            	// #-1
  404dcc:	cmp	x8, x22
  404dd0:	b.eq	404e24 <ferror@plt+0x2ed4>  // b.none
  404dd4:	ldr	w9, [x20]
  404dd8:	cbnz	w9, 404e24 <ferror@plt+0x2ed4>
  404ddc:	cbz	x8, 404e24 <ferror@plt+0x2ed4>
  404de0:	ldrb	w9, [x8]
  404de4:	cmp	w9, #0x2d
  404de8:	b.eq	404e0c <ferror@plt+0x2ebc>  // b.none
  404dec:	cmp	w9, #0x3a
  404df0:	b.ne	404e20 <ferror@plt+0x2ed0>  // b.any
  404df4:	ldrb	w10, [x8, #1]
  404df8:	cbz	w10, 404e1c <ferror@plt+0x2ecc>
  404dfc:	cmp	w9, #0x3a
  404e00:	b.eq	404e0c <ferror@plt+0x2ebc>  // b.none
  404e04:	cmp	w9, #0x2d
  404e08:	b.ne	404e20 <ferror@plt+0x2ed0>  // b.any
  404e0c:	add	x21, x8, #0x1
  404e10:	str	xzr, [x29, #24]
  404e14:	str	wzr, [x20]
  404e18:	b	404d6c <ferror@plt+0x2e1c>
  404e1c:	str	w21, [x19]
  404e20:	mov	w0, wzr
  404e24:	ldp	x20, x19, [sp, #48]
  404e28:	ldp	x22, x21, [sp, #32]
  404e2c:	ldr	x23, [sp, #16]
  404e30:	ldp	x29, x30, [sp], #64
  404e34:	ret
  404e38:	sub	sp, sp, #0x50
  404e3c:	stp	x20, x19, [sp, #64]
  404e40:	mov	x20, x1
  404e44:	mov	x19, x0
  404e48:	stp	x29, x30, [sp, #16]
  404e4c:	stp	x24, x23, [sp, #32]
  404e50:	stp	x22, x21, [sp, #48]
  404e54:	add	x29, sp, #0x10
  404e58:	mov	w0, wzr
  404e5c:	cbz	x20, 404f28 <ferror@plt+0x2fd8>
  404e60:	cbz	x19, 404f28 <ferror@plt+0x2fd8>
  404e64:	add	x1, sp, #0x8
  404e68:	mov	x0, x19
  404e6c:	bl	404f40 <ferror@plt+0x2ff0>
  404e70:	mov	x21, x0
  404e74:	mov	x1, sp
  404e78:	mov	x0, x20
  404e7c:	bl	404f40 <ferror@plt+0x2ff0>
  404e80:	ldp	x24, x22, [sp]
  404e84:	adds	x8, x24, x22
  404e88:	b.eq	404eb4 <ferror@plt+0x2f64>  // b.none
  404e8c:	mov	x23, x0
  404e90:	cmp	x8, #0x1
  404e94:	b.ne	404edc <ferror@plt+0x2f8c>  // b.any
  404e98:	cbz	x21, 404ec0 <ferror@plt+0x2f70>
  404e9c:	ldrb	w8, [x21]
  404ea0:	cmp	w8, #0x2f
  404ea4:	b.ne	404ec0 <ferror@plt+0x2f70>  // b.any
  404ea8:	mov	w0, #0x1                   	// #1
  404eac:	cbnz	w0, 404f1c <ferror@plt+0x2fcc>
  404eb0:	b	404e58 <ferror@plt+0x2f08>
  404eb4:	mov	w0, #0x1                   	// #1
  404eb8:	cbnz	w0, 404f1c <ferror@plt+0x2fcc>
  404ebc:	b	404e58 <ferror@plt+0x2f08>
  404ec0:	cbz	x23, 404edc <ferror@plt+0x2f8c>
  404ec4:	ldrb	w8, [x23]
  404ec8:	cmp	w8, #0x2f
  404ecc:	b.ne	404edc <ferror@plt+0x2f8c>  // b.any
  404ed0:	mov	w0, #0x1                   	// #1
  404ed4:	cbnz	w0, 404f1c <ferror@plt+0x2fcc>
  404ed8:	b	404e58 <ferror@plt+0x2f08>
  404edc:	mov	w0, #0x3                   	// #3
  404ee0:	cbz	x21, 404f08 <ferror@plt+0x2fb8>
  404ee4:	cbz	x23, 404f08 <ferror@plt+0x2fb8>
  404ee8:	cmp	x22, x24
  404eec:	b.ne	404f08 <ferror@plt+0x2fb8>  // b.any
  404ef0:	mov	x0, x21
  404ef4:	mov	x1, x23
  404ef8:	mov	x2, x22
  404efc:	bl	401c50 <strncmp@plt>
  404f00:	cbz	w0, 404f10 <ferror@plt+0x2fc0>
  404f04:	mov	w0, #0x3                   	// #3
  404f08:	cbnz	w0, 404f1c <ferror@plt+0x2fcc>
  404f0c:	b	404e58 <ferror@plt+0x2f08>
  404f10:	add	x19, x21, x22
  404f14:	add	x20, x23, x24
  404f18:	cbz	w0, 404e58 <ferror@plt+0x2f08>
  404f1c:	cmp	w0, #0x3
  404f20:	b.ne	404f28 <ferror@plt+0x2fd8>  // b.any
  404f24:	mov	w0, wzr
  404f28:	ldp	x20, x19, [sp, #64]
  404f2c:	ldp	x22, x21, [sp, #48]
  404f30:	ldp	x24, x23, [sp, #32]
  404f34:	ldp	x29, x30, [sp, #16]
  404f38:	add	sp, sp, #0x50
  404f3c:	ret
  404f40:	mov	x8, x0
  404f44:	str	xzr, [x1]
  404f48:	mov	x0, x8
  404f4c:	cbz	x8, 404f94 <ferror@plt+0x3044>
  404f50:	ldrb	w9, [x0]
  404f54:	cmp	w9, #0x2f
  404f58:	b.ne	404f6c <ferror@plt+0x301c>  // b.any
  404f5c:	mov	x8, x0
  404f60:	ldrb	w10, [x8, #1]!
  404f64:	cmp	w10, #0x2f
  404f68:	b.eq	404f48 <ferror@plt+0x2ff8>  // b.none
  404f6c:	cbz	w9, 404f90 <ferror@plt+0x3040>
  404f70:	mov	w8, #0x1                   	// #1
  404f74:	str	x8, [x1]
  404f78:	ldrb	w9, [x0, x8]
  404f7c:	cbz	w9, 404f94 <ferror@plt+0x3044>
  404f80:	cmp	w9, #0x2f
  404f84:	b.eq	404f94 <ferror@plt+0x3044>  // b.none
  404f88:	add	x8, x8, #0x1
  404f8c:	b	404f74 <ferror@plt+0x3024>
  404f90:	mov	x0, xzr
  404f94:	ret
  404f98:	stp	x29, x30, [sp, #-64]!
  404f9c:	orr	x8, x0, x1
  404fa0:	stp	x24, x23, [sp, #16]
  404fa4:	stp	x22, x21, [sp, #32]
  404fa8:	stp	x20, x19, [sp, #48]
  404fac:	mov	x29, sp
  404fb0:	cbz	x8, 404fe4 <ferror@plt+0x3094>
  404fb4:	mov	x19, x1
  404fb8:	mov	x22, x0
  404fbc:	mov	x20, x2
  404fc0:	cbz	x0, 404ff8 <ferror@plt+0x30a8>
  404fc4:	cbz	x19, 40500c <ferror@plt+0x30bc>
  404fc8:	mov	x0, x22
  404fcc:	bl	401a90 <strlen@plt>
  404fd0:	mvn	x8, x0
  404fd4:	cmp	x8, x20
  404fd8:	b.cs	405014 <ferror@plt+0x30c4>  // b.hs, b.nlast
  404fdc:	mov	x21, xzr
  404fe0:	b	405050 <ferror@plt+0x3100>
  404fe4:	adrp	x0, 407000 <ferror@plt+0x50b0>
  404fe8:	add	x0, x0, #0x291
  404fec:	bl	401ce0 <strdup@plt>
  404ff0:	mov	x21, x0
  404ff4:	b	405050 <ferror@plt+0x3100>
  404ff8:	mov	x0, x19
  404ffc:	mov	x1, x20
  405000:	bl	401e00 <strndup@plt>
  405004:	mov	x21, x0
  405008:	b	405050 <ferror@plt+0x3100>
  40500c:	mov	x0, x22
  405010:	b	404fec <ferror@plt+0x309c>
  405014:	add	x24, x0, x20
  405018:	mov	x23, x0
  40501c:	add	x0, x24, #0x1
  405020:	bl	401c10 <malloc@plt>
  405024:	mov	x21, x0
  405028:	cbz	x0, 405050 <ferror@plt+0x3100>
  40502c:	mov	x0, x21
  405030:	mov	x1, x22
  405034:	mov	x2, x23
  405038:	bl	401a50 <memcpy@plt>
  40503c:	add	x0, x21, x23
  405040:	mov	x1, x19
  405044:	mov	x2, x20
  405048:	bl	401a50 <memcpy@plt>
  40504c:	strb	wzr, [x21, x24]
  405050:	mov	x0, x21
  405054:	ldp	x20, x19, [sp, #48]
  405058:	ldp	x22, x21, [sp, #32]
  40505c:	ldp	x24, x23, [sp, #16]
  405060:	ldp	x29, x30, [sp], #64
  405064:	ret
  405068:	stp	x29, x30, [sp, #-32]!
  40506c:	stp	x20, x19, [sp, #16]
  405070:	mov	x19, x1
  405074:	mov	x20, x0
  405078:	mov	x29, sp
  40507c:	cbz	x1, 405090 <ferror@plt+0x3140>
  405080:	mov	x0, x19
  405084:	bl	401a90 <strlen@plt>
  405088:	mov	x2, x0
  40508c:	b	405094 <ferror@plt+0x3144>
  405090:	mov	x2, xzr
  405094:	mov	x0, x20
  405098:	mov	x1, x19
  40509c:	bl	404f98 <ferror@plt+0x3048>
  4050a0:	ldp	x20, x19, [sp, #16]
  4050a4:	ldp	x29, x30, [sp], #32
  4050a8:	ret
  4050ac:	sub	sp, sp, #0x120
  4050b0:	stp	x29, x30, [sp, #256]
  4050b4:	add	x29, sp, #0x100
  4050b8:	add	x9, sp, #0x80
  4050bc:	mov	x10, sp
  4050c0:	mov	x11, #0xffffffffffffffd0    	// #-48
  4050c4:	add	x8, x29, #0x20
  4050c8:	movk	x11, #0xff80, lsl #32
  4050cc:	add	x9, x9, #0x30
  4050d0:	add	x10, x10, #0x80
  4050d4:	stp	x8, x9, [x29, #-32]
  4050d8:	stp	x10, x11, [x29, #-16]
  4050dc:	stp	q1, q2, [sp, #16]
  4050e0:	str	q0, [sp]
  4050e4:	ldp	q0, q1, [x29, #-32]
  4050e8:	stp	x28, x19, [sp, #272]
  4050ec:	mov	x19, x0
  4050f0:	stp	x2, x3, [sp, #128]
  4050f4:	sub	x0, x29, #0x28
  4050f8:	sub	x2, x29, #0x50
  4050fc:	stp	x4, x5, [sp, #144]
  405100:	stp	x6, x7, [sp, #160]
  405104:	stp	q3, q4, [sp, #48]
  405108:	stp	q5, q6, [sp, #80]
  40510c:	str	q7, [sp, #112]
  405110:	stp	q0, q1, [x29, #-80]
  405114:	bl	401df0 <vasprintf@plt>
  405118:	tbnz	w0, #31, 405140 <ferror@plt+0x31f0>
  40511c:	ldur	x1, [x29, #-40]
  405120:	sxtw	x2, w0
  405124:	mov	x0, x19
  405128:	bl	404f98 <ferror@plt+0x3048>
  40512c:	ldur	x8, [x29, #-40]
  405130:	mov	x19, x0
  405134:	mov	x0, x8
  405138:	bl	401db0 <free@plt>
  40513c:	b	405144 <ferror@plt+0x31f4>
  405140:	mov	x19, xzr
  405144:	mov	x0, x19
  405148:	ldp	x28, x19, [sp, #272]
  40514c:	ldp	x29, x30, [sp, #256]
  405150:	add	sp, sp, #0x120
  405154:	ret
  405158:	stp	x29, x30, [sp, #-80]!
  40515c:	stp	x24, x23, [sp, #32]
  405160:	stp	x22, x21, [sp, #48]
  405164:	stp	x20, x19, [sp, #64]
  405168:	ldr	x19, [x0]
  40516c:	str	x25, [sp, #16]
  405170:	mov	x29, sp
  405174:	ldrb	w8, [x19]
  405178:	cbz	w8, 405278 <ferror@plt+0x3328>
  40517c:	mov	x20, x0
  405180:	mov	x22, x1
  405184:	mov	x0, x19
  405188:	mov	x1, x2
  40518c:	mov	w23, w3
  405190:	mov	x21, x2
  405194:	bl	401e10 <strspn@plt>
  405198:	add	x19, x19, x0
  40519c:	ldrb	w8, [x19]
  4051a0:	cbz	x8, 405274 <ferror@plt+0x3324>
  4051a4:	cbz	w23, 40522c <ferror@plt+0x32dc>
  4051a8:	cmp	w8, #0x3f
  4051ac:	b.hi	405244 <ferror@plt+0x32f4>  // b.pmore
  4051b0:	mov	w9, #0x1                   	// #1
  4051b4:	lsl	x8, x9, x8
  4051b8:	mov	x9, #0x1                   	// #1
  4051bc:	movk	x9, #0x84, lsl #32
  4051c0:	and	x8, x8, x9
  4051c4:	cbz	x8, 405244 <ferror@plt+0x32f4>
  4051c8:	mov	x23, x19
  4051cc:	ldrb	w25, [x23], #1
  4051d0:	add	x1, x29, #0x1c
  4051d4:	strb	wzr, [x29, #29]
  4051d8:	mov	x0, x23
  4051dc:	strb	w25, [x29, #28]
  4051e0:	bl	4052b0 <ferror@plt+0x3360>
  4051e4:	str	x0, [x22]
  4051e8:	add	x8, x0, x19
  4051ec:	ldrb	w9, [x8, #1]
  4051f0:	mov	w8, wzr
  4051f4:	cbz	w9, 40529c <ferror@plt+0x334c>
  4051f8:	cmp	w9, w25
  4051fc:	b.ne	40529c <ferror@plt+0x334c>  // b.any
  405200:	add	x8, x0, x19
  405204:	ldrsb	w1, [x8, #2]
  405208:	mov	x24, x0
  40520c:	cbz	w1, 40521c <ferror@plt+0x32cc>
  405210:	mov	x0, x21
  405214:	bl	401e20 <strchr@plt>
  405218:	cbz	x0, 405298 <ferror@plt+0x3348>
  40521c:	add	x8, x19, x24
  405220:	add	x19, x8, #0x2
  405224:	mov	w8, #0x1                   	// #1
  405228:	b	4052a0 <ferror@plt+0x3350>
  40522c:	mov	x0, x19
  405230:	mov	x1, x21
  405234:	bl	401eb0 <strcspn@plt>
  405238:	str	x0, [x22]
  40523c:	add	x22, x19, x0
  405240:	b	40526c <ferror@plt+0x331c>
  405244:	mov	x0, x19
  405248:	mov	x1, x21
  40524c:	bl	4052b0 <ferror@plt+0x3360>
  405250:	str	x0, [x22]
  405254:	add	x22, x19, x0
  405258:	ldrsb	w1, [x22]
  40525c:	cbz	w1, 40526c <ferror@plt+0x331c>
  405260:	mov	x0, x21
  405264:	bl	401e20 <strchr@plt>
  405268:	cbz	x0, 405274 <ferror@plt+0x3324>
  40526c:	str	x22, [x20]
  405270:	b	40527c <ferror@plt+0x332c>
  405274:	str	x19, [x20]
  405278:	mov	x19, xzr
  40527c:	mov	x0, x19
  405280:	ldp	x20, x19, [sp, #64]
  405284:	ldp	x22, x21, [sp, #48]
  405288:	ldp	x24, x23, [sp, #32]
  40528c:	ldr	x25, [sp, #16]
  405290:	ldp	x29, x30, [sp], #80
  405294:	ret
  405298:	mov	w8, wzr
  40529c:	mov	x23, x19
  4052a0:	str	x19, [x20]
  4052a4:	mov	x19, x23
  4052a8:	tbz	w8, #0, 405278 <ferror@plt+0x3328>
  4052ac:	b	40527c <ferror@plt+0x332c>
  4052b0:	stp	x29, x30, [sp, #-48]!
  4052b4:	stp	x22, x21, [sp, #16]
  4052b8:	stp	x20, x19, [sp, #32]
  4052bc:	ldrb	w8, [x0]
  4052c0:	mov	x29, sp
  4052c4:	cbz	w8, 405314 <ferror@plt+0x33c4>
  4052c8:	mov	x19, x1
  4052cc:	mov	x22, xzr
  4052d0:	mov	w20, wzr
  4052d4:	add	x21, x0, #0x1
  4052d8:	b	4052fc <ferror@plt+0x33ac>
  4052dc:	sxtb	w1, w8
  4052e0:	mov	x0, x19
  4052e4:	bl	401e20 <strchr@plt>
  4052e8:	cbnz	x0, 405320 <ferror@plt+0x33d0>
  4052ec:	mov	w20, wzr
  4052f0:	ldrb	w8, [x21, x22]
  4052f4:	add	x22, x22, #0x1
  4052f8:	cbz	w8, 405320 <ferror@plt+0x33d0>
  4052fc:	cbnz	w20, 4052ec <ferror@plt+0x339c>
  405300:	and	w9, w8, #0xff
  405304:	cmp	w9, #0x5c
  405308:	b.ne	4052dc <ferror@plt+0x338c>  // b.any
  40530c:	mov	w20, #0x1                   	// #1
  405310:	b	4052f0 <ferror@plt+0x33a0>
  405314:	mov	w20, wzr
  405318:	mov	w22, wzr
  40531c:	b	405320 <ferror@plt+0x33d0>
  405320:	sub	w8, w22, w20
  405324:	ldp	x20, x19, [sp, #32]
  405328:	ldp	x22, x21, [sp, #16]
  40532c:	sxtw	x0, w8
  405330:	ldp	x29, x30, [sp], #48
  405334:	ret
  405338:	stp	x29, x30, [sp, #-32]!
  40533c:	str	x19, [sp, #16]
  405340:	mov	x19, x0
  405344:	mov	x29, sp
  405348:	mov	x0, x19
  40534c:	bl	401c80 <fgetc@plt>
  405350:	cmn	w0, #0x1
  405354:	b.eq	405368 <ferror@plt+0x3418>  // b.none
  405358:	cmp	w0, #0xa
  40535c:	b.ne	405348 <ferror@plt+0x33f8>  // b.any
  405360:	mov	w0, wzr
  405364:	b	40536c <ferror@plt+0x341c>
  405368:	mov	w0, #0x1                   	// #1
  40536c:	ldr	x19, [sp, #16]
  405370:	ldp	x29, x30, [sp], #32
  405374:	ret
  405378:	sub	sp, sp, #0xe0
  40537c:	stp	x29, x30, [sp, #160]
  405380:	stp	x24, x23, [sp, #176]
  405384:	stp	x22, x21, [sp, #192]
  405388:	stp	x20, x19, [sp, #208]
  40538c:	add	x29, sp, #0xa0
  405390:	stp	xzr, xzr, [sp, #8]
  405394:	cbz	x0, 4057f8 <ferror@plt+0x38a8>
  405398:	mov	x19, x1
  40539c:	cbz	x1, 405818 <ferror@plt+0x38c8>
  4053a0:	mov	x20, x0
  4053a4:	mov	x0, xzr
  4053a8:	bl	401c00 <time@plt>
  4053ac:	str	x0, [sp, #24]
  4053b0:	add	x0, sp, #0x18
  4053b4:	sub	x1, x29, #0x40
  4053b8:	bl	401b00 <localtime_r@plt>
  4053bc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4053c0:	mov	w22, #0xffffffff            	// #-1
  4053c4:	add	x1, x1, #0xd8
  4053c8:	mov	x0, x20
  4053cc:	stur	w22, [x29, #-32]
  4053d0:	bl	401d70 <strcmp@plt>
  4053d4:	cbz	w0, 405474 <ferror@plt+0x3524>
  4053d8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4053dc:	add	x1, x1, #0x915
  4053e0:	mov	x0, x20
  4053e4:	bl	401d70 <strcmp@plt>
  4053e8:	cbz	w0, 40543c <ferror@plt+0x34ec>
  4053ec:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4053f0:	add	x1, x1, #0x91b
  4053f4:	mov	x0, x20
  4053f8:	bl	401d70 <strcmp@plt>
  4053fc:	cbz	w0, 405448 <ferror@plt+0x34f8>
  405400:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405404:	add	x1, x1, #0x925
  405408:	mov	x0, x20
  40540c:	bl	401d70 <strcmp@plt>
  405410:	cbz	w0, 40545c <ferror@plt+0x350c>
  405414:	ldrb	w8, [x20]
  405418:	cmp	w8, #0x2d
  40541c:	b.eq	4054bc <ferror@plt+0x356c>  // b.none
  405420:	cmp	w8, #0x2b
  405424:	b.ne	4054d4 <ferror@plt+0x3584>  // b.any
  405428:	add	x0, x20, #0x1
  40542c:	add	x1, sp, #0x10
  405430:	bl	405838 <ferror@plt+0x38e8>
  405434:	tbz	w0, #31, 405470 <ferror@plt+0x3520>
  405438:	b	4054cc <ferror@plt+0x357c>
  40543c:	stur	wzr, [x29, #-56]
  405440:	stur	xzr, [x29, #-64]
  405444:	b	405470 <ferror@plt+0x3520>
  405448:	ldur	w8, [x29, #-52]
  40544c:	stur	wzr, [x29, #-56]
  405450:	stur	xzr, [x29, #-64]
  405454:	sub	w8, w8, #0x1
  405458:	b	40546c <ferror@plt+0x351c>
  40545c:	ldur	w8, [x29, #-52]
  405460:	stur	wzr, [x29, #-56]
  405464:	stur	xzr, [x29, #-64]
  405468:	add	w8, w8, #0x1
  40546c:	stur	w8, [x29, #-52]
  405470:	mov	w22, #0xffffffff            	// #-1
  405474:	sub	x0, x29, #0x40
  405478:	bl	401d10 <mktime@plt>
  40547c:	cmn	x0, #0x1
  405480:	str	x0, [sp, #24]
  405484:	b.eq	4057b4 <ferror@plt+0x3864>  // b.none
  405488:	tbnz	w22, #31, 405498 <ferror@plt+0x3548>
  40548c:	ldur	w8, [x29, #-40]
  405490:	cmp	w8, w22
  405494:	b.ne	4057b4 <ferror@plt+0x3864>  // b.any
  405498:	ldp	x9, x8, [sp, #8]
  40549c:	mov	w10, #0x4240                	// #16960
  4054a0:	movk	w10, #0xf, lsl #16
  4054a4:	mov	w20, wzr
  4054a8:	madd	x8, x0, x10, x8
  4054ac:	subs	x8, x8, x9
  4054b0:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4054b4:	str	x8, [x19]
  4054b8:	b	4057b8 <ferror@plt+0x3868>
  4054bc:	add	x0, x20, #0x1
  4054c0:	add	x1, sp, #0x8
  4054c4:	bl	405838 <ferror@plt+0x38e8>
  4054c8:	tbz	w0, #31, 405470 <ferror@plt+0x3520>
  4054cc:	mov	w20, w0
  4054d0:	b	4057b8 <ferror@plt+0x3868>
  4054d4:	mov	x0, x20
  4054d8:	bl	405ad0 <ferror@plt+0x3b80>
  4054dc:	cbz	x0, 40551c <ferror@plt+0x35cc>
  4054e0:	mov	x0, x20
  4054e4:	bl	401a90 <strlen@plt>
  4054e8:	sub	x1, x0, #0x4
  4054ec:	mov	x0, x20
  4054f0:	bl	401e00 <strndup@plt>
  4054f4:	cbz	x0, 4057d4 <ferror@plt+0x3884>
  4054f8:	add	x1, sp, #0x8
  4054fc:	mov	x21, x0
  405500:	bl	405838 <ferror@plt+0x38e8>
  405504:	mov	w20, w0
  405508:	mov	x0, x21
  40550c:	bl	401db0 <free@plt>
  405510:	mvn	w8, w20
  405514:	lsr	w8, w8, #31
  405518:	b	4057dc <ferror@plt+0x388c>
  40551c:	adrp	x24, 418000 <ferror@plt+0x160b0>
  405520:	mov	x23, xzr
  405524:	mov	w22, #0xffffffff            	// #-1
  405528:	add	x24, x24, #0xb60
  40552c:	b	405548 <ferror@plt+0x35f8>
  405530:	mov	w8, #0x1                   	// #1
  405534:	cbz	w8, 405584 <ferror@plt+0x3634>
  405538:	cmp	x23, #0xd
  40553c:	add	x23, x23, #0x1
  405540:	add	x24, x24, #0x10
  405544:	b.cs	405584 <ferror@plt+0x3634>  // b.hs, b.nlast
  405548:	ldur	x21, [x24, #-8]
  40554c:	mov	x0, x20
  405550:	mov	x1, x21
  405554:	bl	405b20 <ferror@plt+0x3bd0>
  405558:	cbz	x0, 405530 <ferror@plt+0x35e0>
  40555c:	mov	x0, x21
  405560:	bl	401a90 <strlen@plt>
  405564:	ldrb	w8, [x20, x0]
  405568:	cmp	w8, #0x20
  40556c:	b.ne	405530 <ferror@plt+0x35e0>  // b.any
  405570:	ldr	w22, [x24]
  405574:	add	x9, x0, x20
  405578:	mov	w8, wzr
  40557c:	add	x20, x9, #0x1
  405580:	cbnz	w8, 405538 <ferror@plt+0x35e8>
  405584:	ldp	q0, q1, [x29, #-64]
  405588:	ldur	q2, [x29, #-32]
  40558c:	ldur	x8, [x29, #-16]
  405590:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405594:	add	x1, x1, #0x933
  405598:	sub	x2, x29, #0x40
  40559c:	mov	x0, x20
  4055a0:	stp	q0, q1, [sp, #32]
  4055a4:	str	q2, [sp, #64]
  4055a8:	str	x8, [sp, #80]
  4055ac:	bl	401b70 <strptime@plt>
  4055b0:	cbz	x0, 4055bc <ferror@plt+0x366c>
  4055b4:	ldrb	w8, [x0]
  4055b8:	cbz	w8, 405474 <ferror@plt+0x3524>
  4055bc:	ldp	q0, q1, [sp, #32]
  4055c0:	ldr	q2, [sp, #64]
  4055c4:	ldr	x8, [sp, #80]
  4055c8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4055cc:	add	x1, x1, #0x945
  4055d0:	sub	x2, x29, #0x40
  4055d4:	mov	x0, x20
  4055d8:	stp	q0, q1, [x29, #-64]
  4055dc:	stur	q2, [x29, #-32]
  4055e0:	stur	x8, [x29, #-16]
  4055e4:	bl	401b70 <strptime@plt>
  4055e8:	cbz	x0, 4055f4 <ferror@plt+0x36a4>
  4055ec:	ldrb	w8, [x0]
  4055f0:	cbz	w8, 405474 <ferror@plt+0x3524>
  4055f4:	ldp	q0, q1, [sp, #32]
  4055f8:	ldr	q2, [sp, #64]
  4055fc:	ldr	x8, [sp, #80]
  405600:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405604:	add	x1, x1, #0x957
  405608:	sub	x2, x29, #0x40
  40560c:	mov	x0, x20
  405610:	stp	q0, q1, [x29, #-64]
  405614:	stur	q2, [x29, #-32]
  405618:	stur	x8, [x29, #-16]
  40561c:	bl	401b70 <strptime@plt>
  405620:	cbz	x0, 40562c <ferror@plt+0x36dc>
  405624:	ldrb	w8, [x0]
  405628:	cbz	w8, 405474 <ferror@plt+0x3524>
  40562c:	ldp	q0, q1, [sp, #32]
  405630:	ldr	q2, [sp, #64]
  405634:	ldr	x8, [sp, #80]
  405638:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40563c:	add	x1, x1, #0x969
  405640:	sub	x2, x29, #0x40
  405644:	mov	x0, x20
  405648:	stp	q0, q1, [x29, #-64]
  40564c:	stur	q2, [x29, #-32]
  405650:	stur	x8, [x29, #-16]
  405654:	bl	401b70 <strptime@plt>
  405658:	cbz	x0, 405664 <ferror@plt+0x3714>
  40565c:	ldrb	w8, [x0]
  405660:	cbz	w8, 4057e4 <ferror@plt+0x3894>
  405664:	ldp	q0, q1, [sp, #32]
  405668:	ldr	q2, [sp, #64]
  40566c:	ldr	x8, [sp, #80]
  405670:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405674:	add	x1, x1, #0x978
  405678:	sub	x2, x29, #0x40
  40567c:	mov	x0, x20
  405680:	stp	q0, q1, [x29, #-64]
  405684:	stur	q2, [x29, #-32]
  405688:	stur	x8, [x29, #-16]
  40568c:	bl	401b70 <strptime@plt>
  405690:	cbz	x0, 40569c <ferror@plt+0x374c>
  405694:	ldrb	w8, [x0]
  405698:	cbz	w8, 4057e4 <ferror@plt+0x3894>
  40569c:	ldp	q0, q1, [sp, #32]
  4056a0:	ldr	q2, [sp, #64]
  4056a4:	ldr	x8, [sp, #80]
  4056a8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4056ac:	add	x1, x1, #0x987
  4056b0:	sub	x2, x29, #0x40
  4056b4:	mov	x0, x20
  4056b8:	stp	q0, q1, [x29, #-64]
  4056bc:	stur	q2, [x29, #-32]
  4056c0:	stur	x8, [x29, #-16]
  4056c4:	bl	401b70 <strptime@plt>
  4056c8:	cbz	x0, 4056d4 <ferror@plt+0x3784>
  4056cc:	ldrb	w8, [x0]
  4056d0:	cbz	w8, 4057ec <ferror@plt+0x389c>
  4056d4:	ldp	q0, q1, [sp, #32]
  4056d8:	ldr	q2, [sp, #64]
  4056dc:	ldr	x8, [sp, #80]
  4056e0:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4056e4:	add	x1, x1, #0x990
  4056e8:	sub	x2, x29, #0x40
  4056ec:	mov	x0, x20
  4056f0:	stp	q0, q1, [x29, #-64]
  4056f4:	stur	q2, [x29, #-32]
  4056f8:	stur	x8, [x29, #-16]
  4056fc:	bl	401b70 <strptime@plt>
  405700:	cbz	x0, 40570c <ferror@plt+0x37bc>
  405704:	ldrb	w8, [x0]
  405708:	cbz	w8, 4057ec <ferror@plt+0x389c>
  40570c:	ldp	q0, q1, [sp, #32]
  405710:	ldr	q2, [sp, #64]
  405714:	ldr	x8, [sp, #80]
  405718:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40571c:	add	x1, x1, #0x94e
  405720:	sub	x2, x29, #0x40
  405724:	mov	x0, x20
  405728:	stp	q0, q1, [x29, #-64]
  40572c:	stur	q2, [x29, #-32]
  405730:	stur	x8, [x29, #-16]
  405734:	bl	401b70 <strptime@plt>
  405738:	cbz	x0, 405744 <ferror@plt+0x37f4>
  40573c:	ldrb	w8, [x0]
  405740:	cbz	w8, 405474 <ferror@plt+0x3524>
  405744:	ldp	q0, q1, [sp, #32]
  405748:	ldr	q2, [sp, #64]
  40574c:	ldr	x8, [sp, #80]
  405750:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405754:	add	x1, x1, #0x981
  405758:	sub	x2, x29, #0x40
  40575c:	mov	x0, x20
  405760:	stp	q0, q1, [x29, #-64]
  405764:	stur	q2, [x29, #-32]
  405768:	stur	x8, [x29, #-16]
  40576c:	bl	401b70 <strptime@plt>
  405770:	cbz	x0, 40577c <ferror@plt+0x382c>
  405774:	ldrb	w8, [x0]
  405778:	cbz	w8, 4057e4 <ferror@plt+0x3894>
  40577c:	ldp	q0, q1, [sp, #32]
  405780:	ldr	q2, [sp, #64]
  405784:	ldr	x8, [sp, #80]
  405788:	adrp	x1, 407000 <ferror@plt+0x50b0>
  40578c:	add	x1, x1, #0x999
  405790:	sub	x2, x29, #0x40
  405794:	mov	x0, x20
  405798:	stp	q0, q1, [x29, #-64]
  40579c:	stur	q2, [x29, #-32]
  4057a0:	stur	x8, [x29, #-16]
  4057a4:	bl	401b70 <strptime@plt>
  4057a8:	cbz	x0, 4057b4 <ferror@plt+0x3864>
  4057ac:	ldrb	w8, [x0]
  4057b0:	cbz	w8, 4057e4 <ferror@plt+0x3894>
  4057b4:	mov	w20, #0xffffffea            	// #-22
  4057b8:	mov	w0, w20
  4057bc:	ldp	x20, x19, [sp, #208]
  4057c0:	ldp	x22, x21, [sp, #192]
  4057c4:	ldp	x24, x23, [sp, #176]
  4057c8:	ldp	x29, x30, [sp, #160]
  4057cc:	add	sp, sp, #0xe0
  4057d0:	ret
  4057d4:	mov	w8, wzr
  4057d8:	mov	w20, #0xfffffff4            	// #-12
  4057dc:	tbnz	w8, #0, 405470 <ferror@plt+0x3520>
  4057e0:	b	4057b8 <ferror@plt+0x3868>
  4057e4:	stur	wzr, [x29, #-64]
  4057e8:	b	405474 <ferror@plt+0x3524>
  4057ec:	stur	wzr, [x29, #-56]
  4057f0:	stur	xzr, [x29, #-64]
  4057f4:	b	405474 <ferror@plt+0x3524>
  4057f8:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4057fc:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405800:	adrp	x3, 407000 <ferror@plt+0x50b0>
  405804:	add	x0, x0, #0x8d2
  405808:	add	x1, x1, #0x8d4
  40580c:	add	x3, x3, #0x8e4
  405810:	mov	w2, #0xc4                  	// #196
  405814:	bl	401ed0 <__assert_fail@plt>
  405818:	adrp	x0, 407000 <ferror@plt+0x50b0>
  40581c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405820:	adrp	x3, 407000 <ferror@plt+0x50b0>
  405824:	add	x0, x0, #0x910
  405828:	add	x1, x1, #0x8d4
  40582c:	add	x3, x3, #0x8e4
  405830:	mov	w2, #0xc5                  	// #197
  405834:	bl	401ed0 <__assert_fail@plt>
  405838:	sub	sp, sp, #0x80
  40583c:	stp	x29, x30, [sp, #32]
  405840:	stp	x28, x27, [sp, #48]
  405844:	stp	x26, x25, [sp, #64]
  405848:	stp	x24, x23, [sp, #80]
  40584c:	stp	x22, x21, [sp, #96]
  405850:	stp	x20, x19, [sp, #112]
  405854:	add	x29, sp, #0x20
  405858:	cbz	x0, 405a90 <ferror@plt+0x3b40>
  40585c:	str	x1, [sp]
  405860:	cbz	x1, 405ab0 <ferror@plt+0x3b60>
  405864:	adrp	x20, 407000 <ferror@plt+0x50b0>
  405868:	mov	x22, x0
  40586c:	mov	w28, wzr
  405870:	add	x20, x20, #0xa56
  405874:	mov	w26, #0x1                   	// #1
  405878:	mov	w27, #0xffffffea            	// #-22
  40587c:	str	xzr, [sp, #16]
  405880:	b	405894 <ferror@plt+0x3944>
  405884:	cmp	w28, #0x0
  405888:	cinc	w8, w26, ne  // ne = any
  40588c:	csel	w21, w27, w21, eq  // eq = none
  405890:	cbnz	w8, 405a54 <ferror@plt+0x3b04>
  405894:	mov	x0, x22
  405898:	mov	x1, x20
  40589c:	bl	401e10 <strspn@plt>
  4058a0:	add	x22, x22, x0
  4058a4:	ldrb	w8, [x22]
  4058a8:	cbz	w8, 405884 <ferror@plt+0x3934>
  4058ac:	bl	401ee0 <__errno_location@plt>
  4058b0:	mov	x24, x0
  4058b4:	str	wzr, [x0]
  4058b8:	sub	x1, x29, #0x8
  4058bc:	mov	w2, #0xa                   	// #10
  4058c0:	mov	x0, x22
  4058c4:	bl	401ae0 <strtoll@plt>
  4058c8:	ldr	w8, [x24]
  4058cc:	cmp	w8, #0x1
  4058d0:	b.lt	4058e0 <ferror@plt+0x3990>  // b.tstop
  4058d4:	neg	w21, w8
  4058d8:	mov	w8, #0x1                   	// #1
  4058dc:	b	405890 <ferror@plt+0x3940>
  4058e0:	mov	x23, x0
  4058e4:	tbnz	x0, #63, 405930 <ferror@plt+0x39e0>
  4058e8:	ldur	x8, [x29, #-8]
  4058ec:	ldrb	w9, [x8]
  4058f0:	cmp	w9, #0x2e
  4058f4:	b.ne	40593c <ferror@plt+0x39ec>  // b.any
  4058f8:	add	x25, x8, #0x1
  4058fc:	sub	x1, x29, #0x8
  405900:	mov	w2, #0xa                   	// #10
  405904:	mov	x0, x25
  405908:	str	wzr, [x24]
  40590c:	bl	401ae0 <strtoll@plt>
  405910:	ldr	w8, [x24]
  405914:	cmp	w8, #0x1
  405918:	b.lt	405a00 <ferror@plt+0x3ab0>  // b.tstop
  40591c:	mov	w19, wzr
  405920:	neg	w21, w8
  405924:	mov	w8, #0x1                   	// #1
  405928:	cbnz	w8, 405890 <ferror@plt+0x3940>
  40592c:	b	40594c <ferror@plt+0x39fc>
  405930:	mov	w21, #0xffffffde            	// #-34
  405934:	mov	w8, #0x1                   	// #1
  405938:	b	405890 <ferror@plt+0x3940>
  40593c:	cmp	x8, x22
  405940:	b.eq	405a20 <ferror@plt+0x3ad0>  // b.none
  405944:	mov	x0, xzr
  405948:	mov	w19, wzr
  40594c:	ldur	x25, [x29, #-8]
  405950:	str	w28, [sp, #12]
  405954:	mov	x28, x0
  405958:	mov	x1, x20
  40595c:	mov	x0, x25
  405960:	bl	401e10 <strspn@plt>
  405964:	adrp	x24, 418000 <ferror@plt+0x160b0>
  405968:	mov	x27, xzr
  40596c:	add	x25, x25, x0
  405970:	add	x24, x24, #0xc40
  405974:	stur	x25, [x29, #-8]
  405978:	ldur	x26, [x24, #-8]
  40597c:	mov	x0, x25
  405980:	mov	x1, x26
  405984:	bl	40600c <ferror@plt+0x40bc>
  405988:	cbnz	x0, 4059a4 <ferror@plt+0x3a54>
  40598c:	add	x27, x27, #0x1
  405990:	cmp	x27, #0x1c
  405994:	add	x24, x24, #0x10
  405998:	b.ne	405978 <ferror@plt+0x3a28>  // b.any
  40599c:	ldr	w28, [sp, #12]
  4059a0:	b	4059e8 <ferror@plt+0x3a98>
  4059a4:	ldr	x8, [x24]
  4059a8:	mul	x9, x8, x28
  4059ac:	cbz	w19, 4059c8 <ferror@plt+0x3a78>
  4059b0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4059b4:	movk	x10, #0xcccd
  4059b8:	umulh	x9, x9, x10
  4059bc:	subs	w19, w19, #0x1
  4059c0:	lsr	x9, x9, #3
  4059c4:	b.ne	4059b8 <ferror@plt+0x3a68>  // b.any
  4059c8:	ldr	x10, [sp, #16]
  4059cc:	mov	x0, x26
  4059d0:	madd	x8, x8, x23, x10
  4059d4:	add	x8, x8, x9
  4059d8:	str	x8, [sp, #16]
  4059dc:	bl	401a90 <strlen@plt>
  4059e0:	add	x22, x25, x0
  4059e4:	mov	w28, #0x1                   	// #1
  4059e8:	cmp	w27, #0x1b
  4059ec:	mov	w27, #0xffffffea            	// #-22
  4059f0:	cset	w8, hi  // hi = pmore
  4059f4:	csel	w21, w27, w21, hi  // hi = pmore
  4059f8:	mov	w26, #0x1                   	// #1
  4059fc:	b	405890 <ferror@plt+0x3940>
  405a00:	tbnz	x0, #63, 405a2c <ferror@plt+0x3adc>
  405a04:	ldur	x9, [x29, #-8]
  405a08:	cmp	x9, x25
  405a0c:	b.eq	405a40 <ferror@plt+0x3af0>  // b.none
  405a10:	mov	w8, wzr
  405a14:	sub	w19, w9, w25
  405a18:	cbnz	wzr, 405890 <ferror@plt+0x3940>
  405a1c:	b	40594c <ferror@plt+0x39fc>
  405a20:	mov	w21, #0xffffffea            	// #-22
  405a24:	mov	w8, #0x1                   	// #1
  405a28:	b	405890 <ferror@plt+0x3940>
  405a2c:	mov	w19, wzr
  405a30:	mov	w21, #0xffffffde            	// #-34
  405a34:	mov	w8, #0x1                   	// #1
  405a38:	cbnz	w8, 405890 <ferror@plt+0x3940>
  405a3c:	b	40594c <ferror@plt+0x39fc>
  405a40:	mov	w19, wzr
  405a44:	mov	w21, #0xffffffea            	// #-22
  405a48:	mov	w8, #0x1                   	// #1
  405a4c:	cbnz	w8, 405890 <ferror@plt+0x3940>
  405a50:	b	40594c <ferror@plt+0x39fc>
  405a54:	cmp	w8, #0x2
  405a58:	b.ne	405a6c <ferror@plt+0x3b1c>  // b.any
  405a5c:	ldr	x8, [sp]
  405a60:	ldr	x9, [sp, #16]
  405a64:	mov	w21, wzr
  405a68:	str	x9, [x8]
  405a6c:	mov	w0, w21
  405a70:	ldp	x20, x19, [sp, #112]
  405a74:	ldp	x22, x21, [sp, #96]
  405a78:	ldp	x24, x23, [sp, #80]
  405a7c:	ldp	x26, x25, [sp, #64]
  405a80:	ldp	x28, x27, [sp, #48]
  405a84:	ldp	x29, x30, [sp, #32]
  405a88:	add	sp, sp, #0x80
  405a8c:	ret
  405a90:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405a94:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405a98:	adrp	x3, 407000 <ferror@plt+0x50b0>
  405a9c:	add	x0, x0, #0x8d2
  405aa0:	add	x1, x1, #0x8d4
  405aa4:	add	x3, x3, #0xa30
  405aa8:	mov	w2, #0x4d                  	// #77
  405aac:	bl	401ed0 <__assert_fail@plt>
  405ab0:	adrp	x0, 407000 <ferror@plt+0x50b0>
  405ab4:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405ab8:	adrp	x3, 407000 <ferror@plt+0x50b0>
  405abc:	add	x0, x0, #0x910
  405ac0:	add	x1, x1, #0x8d4
  405ac4:	add	x3, x3, #0xa30
  405ac8:	mov	w2, #0x4e                  	// #78
  405acc:	bl	401ed0 <__assert_fail@plt>
  405ad0:	stp	x29, x30, [sp, #-32]!
  405ad4:	str	x19, [sp, #16]
  405ad8:	mov	x19, x0
  405adc:	mov	x29, sp
  405ae0:	cbz	x0, 405aec <ferror@plt+0x3b9c>
  405ae4:	mov	x0, x19
  405ae8:	bl	401a90 <strlen@plt>
  405aec:	cmp	x0, #0x4
  405af0:	b.cs	405afc <ferror@plt+0x3bac>  // b.hs, b.nlast
  405af4:	mov	x0, xzr
  405af8:	b	405b14 <ferror@plt+0x3bc4>
  405afc:	add	x8, x19, x0
  405b00:	ldr	w9, [x8, #-4]!
  405b04:	mov	w10, #0x6120                	// #24864
  405b08:	movk	w10, #0x6f67, lsl #16
  405b0c:	cmp	w9, w10
  405b10:	csel	x0, x8, xzr, eq  // eq = none
  405b14:	ldr	x19, [sp, #16]
  405b18:	ldp	x29, x30, [sp], #32
  405b1c:	ret
  405b20:	stp	x29, x30, [sp, #-48]!
  405b24:	stp	x20, x19, [sp, #32]
  405b28:	mov	x20, x1
  405b2c:	mov	x19, x0
  405b30:	str	x21, [sp, #16]
  405b34:	mov	x29, sp
  405b38:	cbz	x1, 405b50 <ferror@plt+0x3c00>
  405b3c:	mov	x0, x20
  405b40:	bl	401a90 <strlen@plt>
  405b44:	mov	x21, x0
  405b48:	cbnz	x19, 405b58 <ferror@plt+0x3c08>
  405b4c:	b	405b7c <ferror@plt+0x3c2c>
  405b50:	mov	x21, xzr
  405b54:	cbz	x19, 405b7c <ferror@plt+0x3c2c>
  405b58:	cbz	x21, 405b7c <ferror@plt+0x3c2c>
  405b5c:	mov	x0, x19
  405b60:	mov	x1, x20
  405b64:	mov	x2, x21
  405b68:	bl	401dd0 <strncasecmp@plt>
  405b6c:	add	x8, x19, x21
  405b70:	cmp	w0, #0x0
  405b74:	csel	x0, x8, xzr, eq  // eq = none
  405b78:	b	405b80 <ferror@plt+0x3c30>
  405b7c:	mov	x0, xzr
  405b80:	ldp	x20, x19, [sp, #32]
  405b84:	ldr	x21, [sp, #16]
  405b88:	ldp	x29, x30, [sp], #48
  405b8c:	ret
  405b90:	ldr	w8, [x0, #32]
  405b94:	tbnz	w8, #31, 405ba0 <ferror@plt+0x3c50>
  405b98:	ldr	w0, [x0, #40]
  405b9c:	ret
  405ba0:	mov	w0, wzr
  405ba4:	ret
  405ba8:	sub	sp, sp, #0x70
  405bac:	stp	x22, x21, [sp, #80]
  405bb0:	stp	x20, x19, [sp, #96]
  405bb4:	mov	x20, x3
  405bb8:	mov	x21, x2
  405bbc:	mov	w22, w1
  405bc0:	mov	x19, x0
  405bc4:	stp	x29, x30, [sp, #64]
  405bc8:	add	x29, sp, #0x40
  405bcc:	tbnz	w1, #6, 405bfc <ferror@plt+0x3cac>
  405bd0:	add	x1, sp, #0x8
  405bd4:	mov	x0, x19
  405bd8:	bl	401b00 <localtime_r@plt>
  405bdc:	cbz	x0, 405c0c <ferror@plt+0x3cbc>
  405be0:	ldr	x1, [x19, #8]
  405be4:	add	x0, sp, #0x8
  405be8:	mov	w2, w22
  405bec:	mov	x3, x21
  405bf0:	mov	x4, x20
  405bf4:	bl	405c3c <ferror@plt+0x3cec>
  405bf8:	b	405c28 <ferror@plt+0x3cd8>
  405bfc:	add	x1, sp, #0x8
  405c00:	mov	x0, x19
  405c04:	bl	401ca0 <gmtime_r@plt>
  405c08:	cbnz	x0, 405be0 <ferror@plt+0x3c90>
  405c0c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405c10:	add	x1, x1, #0x9a6
  405c14:	mov	w2, #0x5                   	// #5
  405c18:	bl	401e90 <dcgettext@plt>
  405c1c:	ldr	x1, [x19]
  405c20:	bl	401e40 <warnx@plt>
  405c24:	mov	w0, #0xffffffff            	// #-1
  405c28:	ldp	x20, x19, [sp, #96]
  405c2c:	ldp	x22, x21, [sp, #80]
  405c30:	ldp	x29, x30, [sp, #64]
  405c34:	add	sp, sp, #0x70
  405c38:	ret
  405c3c:	stp	x29, x30, [sp, #-64]!
  405c40:	str	x23, [sp, #16]
  405c44:	stp	x22, x21, [sp, #32]
  405c48:	stp	x20, x19, [sp, #48]
  405c4c:	mov	x19, x4
  405c50:	mov	x20, x3
  405c54:	mov	w22, w2
  405c58:	mov	x23, x1
  405c5c:	mov	x21, x0
  405c60:	mov	x29, sp
  405c64:	tbz	w2, #0, 405ca8 <ferror@plt+0x3d58>
  405c68:	ldp	w9, w8, [x21, #16]
  405c6c:	ldr	w5, [x21, #12]
  405c70:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405c74:	sxtw	x8, w8
  405c78:	add	x3, x8, #0x76c
  405c7c:	add	w4, w9, #0x1
  405c80:	add	x2, x2, #0xa5b
  405c84:	mov	x0, x20
  405c88:	mov	x1, x19
  405c8c:	bl	401b90 <snprintf@plt>
  405c90:	tbnz	w0, #31, 405d3c <ferror@plt+0x3dec>
  405c94:	sxtw	x8, w0
  405c98:	cmp	x8, x19
  405c9c:	b.hi	405d3c <ferror@plt+0x3dec>  // b.pmore
  405ca0:	sub	x19, x19, x8
  405ca4:	add	x20, x20, x8
  405ca8:	tbz	w22, #1, 405ccc <ferror@plt+0x3d7c>
  405cac:	tbz	w22, #0, 405ccc <ferror@plt+0x3d7c>
  405cb0:	cbz	x19, 405d3c <ferror@plt+0x3dec>
  405cb4:	tst	w22, #0x20
  405cb8:	mov	w8, #0x54                  	// #84
  405cbc:	mov	w9, #0x20                  	// #32
  405cc0:	csel	w8, w9, w8, eq  // eq = none
  405cc4:	strb	w8, [x20], #1
  405cc8:	sub	x19, x19, #0x1
  405ccc:	tbz	w22, #1, 405d00 <ferror@plt+0x3db0>
  405cd0:	ldp	w4, w3, [x21, #4]
  405cd4:	ldr	w5, [x21]
  405cd8:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405cdc:	add	x2, x2, #0xa6a
  405ce0:	mov	x0, x20
  405ce4:	mov	x1, x19
  405ce8:	bl	401b90 <snprintf@plt>
  405cec:	tbnz	w0, #31, 405d3c <ferror@plt+0x3dec>
  405cf0:	sxtw	x8, w0
  405cf4:	subs	x19, x19, x8
  405cf8:	b.cc	405d3c <ferror@plt+0x3dec>  // b.lo, b.ul, b.last
  405cfc:	add	x20, x20, x8
  405d00:	tbnz	w22, #3, 405d14 <ferror@plt+0x3dc4>
  405d04:	tbz	w22, #4, 405d70 <ferror@plt+0x3e20>
  405d08:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405d0c:	add	x2, x2, #0xa80
  405d10:	b	405d1c <ferror@plt+0x3dcc>
  405d14:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405d18:	add	x2, x2, #0xa79
  405d1c:	mov	x0, x20
  405d20:	mov	x1, x19
  405d24:	mov	x3, x23
  405d28:	bl	401b90 <snprintf@plt>
  405d2c:	tbnz	w0, #31, 405d3c <ferror@plt+0x3dec>
  405d30:	sxtw	x8, w0
  405d34:	subs	x19, x19, x8
  405d38:	b.cs	405d6c <ferror@plt+0x3e1c>  // b.hs, b.nlast
  405d3c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405d40:	add	x1, x1, #0xa92
  405d44:	mov	w2, #0x5                   	// #5
  405d48:	mov	x0, xzr
  405d4c:	bl	401e90 <dcgettext@plt>
  405d50:	bl	401e40 <warnx@plt>
  405d54:	mov	w0, #0xffffffff            	// #-1
  405d58:	ldp	x20, x19, [sp, #48]
  405d5c:	ldp	x22, x21, [sp, #32]
  405d60:	ldr	x23, [sp, #16]
  405d64:	ldp	x29, x30, [sp], #64
  405d68:	ret
  405d6c:	add	x20, x20, x8
  405d70:	tbz	w22, #2, 405dfc <ferror@plt+0x3eac>
  405d74:	mov	x0, x21
  405d78:	bl	405b90 <ferror@plt+0x3c40>
  405d7c:	mov	w8, #0x8889                	// #34953
  405d80:	movk	w8, #0x8888, lsl #16
  405d84:	smull	x10, w0, w8
  405d88:	lsr	x10, x10, #32
  405d8c:	mov	w9, #0xb3c5                	// #46021
  405d90:	add	w10, w10, w0
  405d94:	movk	w9, #0x91a2, lsl #16
  405d98:	asr	w11, w10, #5
  405d9c:	smull	x9, w0, w9
  405da0:	add	w10, w11, w10, lsr #31
  405da4:	lsr	x9, x9, #32
  405da8:	smull	x8, w10, w8
  405dac:	add	w9, w9, w0
  405db0:	lsr	x8, x8, #32
  405db4:	asr	w11, w9, #11
  405db8:	add	w8, w8, w10
  405dbc:	add	w3, w11, w9, lsr #31
  405dc0:	asr	w9, w8, #5
  405dc4:	add	w8, w9, w8, lsr #31
  405dc8:	mov	w9, #0x3c                  	// #60
  405dcc:	msub	w8, w8, w9, w10
  405dd0:	cmp	w8, #0x0
  405dd4:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405dd8:	cneg	w4, w8, mi  // mi = first
  405ddc:	add	x2, x2, #0xa87
  405de0:	mov	x0, x20
  405de4:	mov	x1, x19
  405de8:	bl	401b90 <snprintf@plt>
  405dec:	tbnz	w0, #31, 405d3c <ferror@plt+0x3dec>
  405df0:	sxtw	x8, w0
  405df4:	cmp	x19, x8
  405df8:	b.cc	405d3c <ferror@plt+0x3dec>  // b.lo, b.ul, b.last
  405dfc:	mov	w0, wzr
  405e00:	b	405d58 <ferror@plt+0x3e08>
  405e04:	stp	x29, x30, [sp, #-16]!
  405e08:	mov	x4, x3
  405e0c:	mov	x3, x2
  405e10:	mov	w2, w1
  405e14:	mov	x1, xzr
  405e18:	mov	x29, sp
  405e1c:	bl	405c3c <ferror@plt+0x3cec>
  405e20:	ldp	x29, x30, [sp], #16
  405e24:	ret
  405e28:	sub	sp, sp, #0x70
  405e2c:	stp	x22, x21, [sp, #80]
  405e30:	stp	x20, x19, [sp, #96]
  405e34:	mov	x20, x3
  405e38:	mov	x21, x2
  405e3c:	mov	w22, w1
  405e40:	mov	x19, x0
  405e44:	stp	x29, x30, [sp, #64]
  405e48:	add	x29, sp, #0x40
  405e4c:	tbnz	w1, #6, 405e7c <ferror@plt+0x3f2c>
  405e50:	add	x1, sp, #0x8
  405e54:	mov	x0, x19
  405e58:	bl	401b00 <localtime_r@plt>
  405e5c:	cbz	x0, 405e8c <ferror@plt+0x3f3c>
  405e60:	add	x0, sp, #0x8
  405e64:	mov	x1, xzr
  405e68:	mov	w2, w22
  405e6c:	mov	x3, x21
  405e70:	mov	x4, x20
  405e74:	bl	405c3c <ferror@plt+0x3cec>
  405e78:	b	405ea8 <ferror@plt+0x3f58>
  405e7c:	add	x1, sp, #0x8
  405e80:	mov	x0, x19
  405e84:	bl	401ca0 <gmtime_r@plt>
  405e88:	cbnz	x0, 405e60 <ferror@plt+0x3f10>
  405e8c:	adrp	x1, 407000 <ferror@plt+0x50b0>
  405e90:	add	x1, x1, #0x9a6
  405e94:	mov	w2, #0x5                   	// #5
  405e98:	bl	401e90 <dcgettext@plt>
  405e9c:	mov	x1, x19
  405ea0:	bl	401e40 <warnx@plt>
  405ea4:	mov	w0, #0xffffffff            	// #-1
  405ea8:	ldp	x20, x19, [sp, #96]
  405eac:	ldp	x22, x21, [sp, #80]
  405eb0:	ldp	x29, x30, [sp, #64]
  405eb4:	add	sp, sp, #0x70
  405eb8:	ret
  405ebc:	sub	sp, sp, #0xb0
  405ec0:	stp	x29, x30, [sp, #112]
  405ec4:	stp	x22, x21, [sp, #144]
  405ec8:	stp	x20, x19, [sp, #160]
  405ecc:	ldr	x8, [x1]
  405ed0:	str	x23, [sp, #128]
  405ed4:	mov	x19, x4
  405ed8:	mov	x20, x3
  405edc:	mov	w21, w2
  405ee0:	mov	x22, x1
  405ee4:	mov	x23, x0
  405ee8:	add	x29, sp, #0x70
  405eec:	cbnz	x8, 405efc <ferror@plt+0x3fac>
  405ef0:	mov	x0, x22
  405ef4:	mov	x1, xzr
  405ef8:	bl	401c90 <gettimeofday@plt>
  405efc:	add	x1, sp, #0x38
  405f00:	mov	x0, x23
  405f04:	bl	401b00 <localtime_r@plt>
  405f08:	mov	x1, sp
  405f0c:	mov	x0, x22
  405f10:	bl	401b00 <localtime_r@plt>
  405f14:	add	x0, sp, #0x38
  405f18:	mov	x1, sp
  405f1c:	bl	405fc0 <ferror@plt+0x4070>
  405f20:	cbz	w0, 405f5c <ferror@plt+0x400c>
  405f24:	ldp	w4, w3, [sp, #60]
  405f28:	adrp	x2, 407000 <ferror@plt+0x50b0>
  405f2c:	add	x2, x2, #0xa6f
  405f30:	mov	x0, x20
  405f34:	mov	x1, x19
  405f38:	bl	401b90 <snprintf@plt>
  405f3c:	mov	w8, w0
  405f40:	mov	w0, #0xffffffff            	// #-1
  405f44:	tbnz	w8, #31, 405fa8 <ferror@plt+0x4058>
  405f48:	sxtw	x8, w8
  405f4c:	cmp	x8, x19
  405f50:	b.hi	405fa8 <ferror@plt+0x4058>  // b.pmore
  405f54:	mov	w0, wzr
  405f58:	b	405fa8 <ferror@plt+0x4058>
  405f5c:	add	x0, sp, #0x38
  405f60:	mov	x1, sp
  405f64:	bl	405ff8 <ferror@plt+0x40a8>
  405f68:	adrp	x8, 407000 <ferror@plt+0x50b0>
  405f6c:	adrp	x9, 407000 <ferror@plt+0x50b0>
  405f70:	add	x8, x8, #0x9c0
  405f74:	add	x9, x9, #0x9ce
  405f78:	tst	w21, #0x2
  405f7c:	adrp	x10, 407000 <ferror@plt+0x50b0>
  405f80:	add	x10, x10, #0x9cb
  405f84:	csel	x8, x9, x8, eq  // eq = none
  405f88:	cmp	w0, #0x0
  405f8c:	csel	x2, x10, x8, eq  // eq = none
  405f90:	add	x3, sp, #0x38
  405f94:	mov	x0, x20
  405f98:	mov	x1, x19
  405f9c:	bl	401b30 <strftime@plt>
  405fa0:	cmp	w0, #0x1
  405fa4:	csetm	w0, lt  // lt = tstop
  405fa8:	ldp	x20, x19, [sp, #160]
  405fac:	ldp	x22, x21, [sp, #144]
  405fb0:	ldr	x23, [sp, #128]
  405fb4:	ldp	x29, x30, [sp, #112]
  405fb8:	add	sp, sp, #0xb0
  405fbc:	ret
  405fc0:	stp	x29, x30, [sp, #-16]!
  405fc4:	ldr	w8, [x0, #28]
  405fc8:	ldr	w9, [x1, #28]
  405fcc:	mov	x29, sp
  405fd0:	cmp	w8, w9
  405fd4:	b.ne	405fec <ferror@plt+0x409c>  // b.any
  405fd8:	bl	405ff8 <ferror@plt+0x40a8>
  405fdc:	cmp	w0, #0x0
  405fe0:	cset	w0, ne  // ne = any
  405fe4:	ldp	x29, x30, [sp], #16
  405fe8:	ret
  405fec:	mov	w0, wzr
  405ff0:	ldp	x29, x30, [sp], #16
  405ff4:	ret
  405ff8:	ldr	w8, [x0, #20]
  405ffc:	ldr	w9, [x1, #20]
  406000:	cmp	w8, w9
  406004:	cset	w0, eq  // eq = none
  406008:	ret
  40600c:	stp	x29, x30, [sp, #-48]!
  406010:	stp	x20, x19, [sp, #32]
  406014:	mov	x20, x1
  406018:	mov	x19, x0
  40601c:	str	x21, [sp, #16]
  406020:	mov	x29, sp
  406024:	cbz	x1, 40603c <ferror@plt+0x40ec>
  406028:	mov	x0, x20
  40602c:	bl	401a90 <strlen@plt>
  406030:	mov	x21, x0
  406034:	cbnz	x19, 406044 <ferror@plt+0x40f4>
  406038:	b	406068 <ferror@plt+0x4118>
  40603c:	mov	x21, xzr
  406040:	cbz	x19, 406068 <ferror@plt+0x4118>
  406044:	cbz	x21, 406068 <ferror@plt+0x4118>
  406048:	mov	x0, x19
  40604c:	mov	x1, x20
  406050:	mov	x2, x21
  406054:	bl	401c50 <strncmp@plt>
  406058:	add	x8, x19, x21
  40605c:	cmp	w0, #0x0
  406060:	csel	x0, x8, xzr, eq  // eq = none
  406064:	b	40606c <ferror@plt+0x411c>
  406068:	mov	x0, xzr
  40606c:	ldp	x20, x19, [sp, #32]
  406070:	ldr	x21, [sp, #16]
  406074:	ldp	x29, x30, [sp], #48
  406078:	ret
  40607c:	cbz	x0, 4060b4 <ferror@plt+0x4164>
  406080:	stp	x29, x30, [sp, #-32]!
  406084:	stp	x20, x19, [sp, #16]
  406088:	mov	x19, x0
  40608c:	ldr	x0, [x0]
  406090:	mov	x29, sp
  406094:	cbz	x0, 4060a8 <ferror@plt+0x4158>
  406098:	add	x20, x19, #0x8
  40609c:	bl	401db0 <free@plt>
  4060a0:	ldr	x0, [x20], #8
  4060a4:	cbnz	x0, 40609c <ferror@plt+0x414c>
  4060a8:	str	xzr, [x19]
  4060ac:	ldp	x20, x19, [sp, #16]
  4060b0:	ldp	x29, x30, [sp], #32
  4060b4:	ret
  4060b8:	stp	x29, x30, [sp, #-32]!
  4060bc:	str	x19, [sp, #16]
  4060c0:	mov	x29, sp
  4060c4:	mov	x19, x0
  4060c8:	bl	40607c <ferror@plt+0x412c>
  4060cc:	mov	x0, x19
  4060d0:	bl	401db0 <free@plt>
  4060d4:	ldr	x19, [sp, #16]
  4060d8:	mov	x0, xzr
  4060dc:	ldp	x29, x30, [sp], #32
  4060e0:	ret
  4060e4:	stp	x29, x30, [sp, #-48]!
  4060e8:	str	x21, [sp, #16]
  4060ec:	stp	x20, x19, [sp, #32]
  4060f0:	mov	x29, sp
  4060f4:	mov	x20, x0
  4060f8:	bl	40616c <ferror@plt+0x421c>
  4060fc:	add	w8, w0, #0x1
  406100:	lsl	x0, x8, #3
  406104:	bl	401c10 <malloc@plt>
  406108:	mov	x19, x0
  40610c:	cbz	x0, 406148 <ferror@plt+0x41f8>
  406110:	cbz	x20, 406140 <ferror@plt+0x41f0>
  406114:	ldr	x0, [x20]
  406118:	cbz	x0, 406140 <ferror@plt+0x41f0>
  40611c:	add	x21, x20, #0x8
  406120:	mov	x20, x19
  406124:	bl	401ce0 <strdup@plt>
  406128:	str	x0, [x20]
  40612c:	cbz	x0, 40615c <ferror@plt+0x420c>
  406130:	ldr	x0, [x21], #8
  406134:	add	x20, x20, #0x8
  406138:	cbnz	x0, 406124 <ferror@plt+0x41d4>
  40613c:	b	406144 <ferror@plt+0x41f4>
  406140:	mov	x20, x19
  406144:	str	xzr, [x20]
  406148:	mov	x0, x19
  40614c:	ldp	x20, x19, [sp, #32]
  406150:	ldr	x21, [sp, #16]
  406154:	ldp	x29, x30, [sp], #48
  406158:	ret
  40615c:	mov	x0, x19
  406160:	bl	4060b8 <ferror@plt+0x4168>
  406164:	mov	x19, xzr
  406168:	b	406148 <ferror@plt+0x41f8>
  40616c:	cbz	x0, 406190 <ferror@plt+0x4240>
  406170:	ldr	x9, [x0]
  406174:	mov	x8, x0
  406178:	cbz	x9, 406194 <ferror@plt+0x4244>
  40617c:	mov	x0, xzr
  406180:	add	x8, x8, #0x8
  406184:	ldr	x9, [x8, x0, lsl #3]
  406188:	add	x0, x0, #0x1
  40618c:	cbnz	x9, 406184 <ferror@plt+0x4234>
  406190:	ret
  406194:	mov	w0, wzr
  406198:	ret
  40619c:	sub	sp, sp, #0x50
  4061a0:	str	x21, [sp, #48]
  4061a4:	stp	x20, x19, [sp, #64]
  4061a8:	mov	x19, x1
  4061ac:	mov	x21, x0
  4061b0:	stp	x29, x30, [sp, #32]
  4061b4:	add	x29, sp, #0x20
  4061b8:	cbz	x0, 406224 <ferror@plt+0x42d4>
  4061bc:	ldp	q0, q1, [x19]
  4061c0:	cmn	x21, #0x1
  4061c4:	cset	w8, ne  // ne = any
  4061c8:	stp	q0, q1, [sp]
  4061cc:	ldr	x9, [sp, #8]
  4061d0:	ldrsw	x10, [sp, #24]
  4061d4:	tbnz	w10, #31, 4061f8 <ferror@plt+0x42a8>
  4061d8:	ldr	x10, [sp]
  4061dc:	add	x11, x10, #0x8
  4061e0:	str	x11, [sp]
  4061e4:	ldr	x10, [x10]
  4061e8:	cmn	x10, #0x1
  4061ec:	b.ne	406210 <ferror@plt+0x42c0>  // b.any
  4061f0:	ldrsw	x10, [sp, #24]
  4061f4:	tbz	w10, #31, 4061d8 <ferror@plt+0x4288>
  4061f8:	add	w11, w10, #0x8
  4061fc:	cmp	w11, #0x0
  406200:	str	w11, [sp, #24]
  406204:	b.gt	4061d8 <ferror@plt+0x4288>
  406208:	add	x10, x9, x10
  40620c:	b	4061e4 <ferror@plt+0x4294>
  406210:	cbz	x10, 406228 <ferror@plt+0x42d8>
  406214:	add	w8, w8, #0x1
  406218:	ldrsw	x10, [sp, #24]
  40621c:	tbz	w10, #31, 4061d8 <ferror@plt+0x4288>
  406220:	b	4061f8 <ferror@plt+0x42a8>
  406224:	mov	w8, wzr
  406228:	add	w8, w8, #0x1
  40622c:	lsl	x0, x8, #3
  406230:	bl	401c10 <malloc@plt>
  406234:	mov	x20, x0
  406238:	cbz	x0, 4062d4 <ferror@plt+0x4384>
  40623c:	cbz	x21, 4062d0 <ferror@plt+0x4380>
  406240:	cmn	x21, #0x1
  406244:	b.eq	406268 <ferror@plt+0x4318>  // b.none
  406248:	mov	x0, x21
  40624c:	bl	401ce0 <strdup@plt>
  406250:	str	x0, [x20]
  406254:	cbz	x0, 4062ec <ferror@plt+0x439c>
  406258:	mov	w21, #0x1                   	// #1
  40625c:	ldrsw	x8, [x19, #24]
  406260:	tbz	w8, #31, 406274 <ferror@plt+0x4324>
  406264:	b	406294 <ferror@plt+0x4344>
  406268:	mov	w21, wzr
  40626c:	ldrsw	x8, [x19, #24]
  406270:	tbnz	w8, #31, 406294 <ferror@plt+0x4344>
  406274:	ldr	x8, [x19]
  406278:	add	x9, x8, #0x8
  40627c:	str	x9, [x19]
  406280:	ldr	x0, [x8]
  406284:	cmn	x0, #0x1
  406288:	b.ne	4062b0 <ferror@plt+0x4360>  // b.any
  40628c:	ldrsw	x8, [x19, #24]
  406290:	tbz	w8, #31, 406274 <ferror@plt+0x4324>
  406294:	add	w9, w8, #0x8
  406298:	cmp	w9, #0x0
  40629c:	str	w9, [x19, #24]
  4062a0:	b.gt	406274 <ferror@plt+0x4324>
  4062a4:	ldr	x9, [x19, #8]
  4062a8:	add	x8, x9, x8
  4062ac:	b	406280 <ferror@plt+0x4330>
  4062b0:	cbz	x0, 4062d0 <ferror@plt+0x4380>
  4062b4:	bl	401ce0 <strdup@plt>
  4062b8:	str	x0, [x20, w21, uxtw #3]
  4062bc:	cbz	x0, 4062ec <ferror@plt+0x439c>
  4062c0:	add	w21, w21, #0x1
  4062c4:	ldrsw	x8, [x19, #24]
  4062c8:	tbz	w8, #31, 406274 <ferror@plt+0x4324>
  4062cc:	b	406294 <ferror@plt+0x4344>
  4062d0:	str	xzr, [x20, w21, uxtw #3]
  4062d4:	mov	x0, x20
  4062d8:	ldp	x20, x19, [sp, #64]
  4062dc:	ldr	x21, [sp, #48]
  4062e0:	ldp	x29, x30, [sp, #32]
  4062e4:	add	sp, sp, #0x50
  4062e8:	ret
  4062ec:	mov	x0, x20
  4062f0:	bl	4060b8 <ferror@plt+0x4168>
  4062f4:	mov	x20, xzr
  4062f8:	b	4062d4 <ferror@plt+0x4384>
  4062fc:	sub	sp, sp, #0x120
  406300:	stp	x29, x30, [sp, #256]
  406304:	add	x29, sp, #0x100
  406308:	mov	x8, #0xffffffffffffffc8    	// #-56
  40630c:	mov	x9, sp
  406310:	sub	x10, x29, #0x78
  406314:	movk	x8, #0xff80, lsl #32
  406318:	add	x11, x29, #0x20
  40631c:	add	x9, x9, #0x80
  406320:	add	x10, x10, #0x38
  406324:	stp	x9, x8, [x29, #-16]
  406328:	stp	x11, x10, [x29, #-32]
  40632c:	stp	x1, x2, [x29, #-120]
  406330:	stp	x3, x4, [x29, #-104]
  406334:	stp	x5, x6, [x29, #-88]
  406338:	stur	x7, [x29, #-72]
  40633c:	stp	q0, q1, [sp]
  406340:	ldp	q0, q1, [x29, #-32]
  406344:	sub	x1, x29, #0x40
  406348:	str	x28, [sp, #272]
  40634c:	stp	q2, q3, [sp, #32]
  406350:	stp	q4, q5, [sp, #64]
  406354:	stp	q6, q7, [sp, #96]
  406358:	stp	q0, q1, [x29, #-64]
  40635c:	bl	40619c <ferror@plt+0x424c>
  406360:	ldr	x28, [sp, #272]
  406364:	ldp	x29, x30, [sp, #256]
  406368:	add	sp, sp, #0x120
  40636c:	ret
  406370:	stp	x29, x30, [sp, #-32]!
  406374:	stp	x20, x19, [sp, #16]
  406378:	mov	x29, sp
  40637c:	cbz	x1, 4063a8 <ferror@plt+0x4458>
  406380:	mov	x8, x1
  406384:	ldr	x1, [x1]
  406388:	cbz	x1, 4063a8 <ferror@plt+0x4458>
  40638c:	mov	x19, x0
  406390:	add	x20, x8, #0x8
  406394:	mov	x0, x19
  406398:	bl	4063b8 <ferror@plt+0x4468>
  40639c:	tbnz	w0, #31, 4063ac <ferror@plt+0x445c>
  4063a0:	ldr	x1, [x20], #8
  4063a4:	cbnz	x1, 406394 <ferror@plt+0x4444>
  4063a8:	mov	w0, wzr
  4063ac:	ldp	x20, x19, [sp, #16]
  4063b0:	ldp	x29, x30, [sp], #32
  4063b4:	ret
  4063b8:	stp	x29, x30, [sp, #-32]!
  4063bc:	str	x19, [sp, #16]
  4063c0:	mov	x29, sp
  4063c4:	cbz	x1, 4063e8 <ferror@plt+0x4498>
  4063c8:	mov	x19, x0
  4063cc:	mov	x0, x1
  4063d0:	bl	401ce0 <strdup@plt>
  4063d4:	cbz	x0, 4063f0 <ferror@plt+0x44a0>
  4063d8:	mov	x1, x0
  4063dc:	mov	x0, x19
  4063e0:	bl	4067c8 <ferror@plt+0x4878>
  4063e4:	b	4063f4 <ferror@plt+0x44a4>
  4063e8:	mov	w0, wzr
  4063ec:	b	4063f4 <ferror@plt+0x44a4>
  4063f0:	mov	w0, #0xfffffff4            	// #-12
  4063f4:	ldr	x19, [sp, #16]
  4063f8:	ldp	x29, x30, [sp], #32
  4063fc:	ret
  406400:	stp	x29, x30, [sp, #-64]!
  406404:	stp	x24, x23, [sp, #16]
  406408:	stp	x22, x21, [sp, #32]
  40640c:	stp	x20, x19, [sp, #48]
  406410:	mov	x29, sp
  406414:	cbz	x1, 40648c <ferror@plt+0x453c>
  406418:	mov	x20, x0
  40641c:	ldr	x0, [x1]
  406420:	cbz	x0, 40648c <ferror@plt+0x453c>
  406424:	mov	x19, x2
  406428:	add	x24, x1, #0x8
  40642c:	b	406444 <ferror@plt+0x44f4>
  406430:	mov	w8, wzr
  406434:	mov	w21, #0xfffffff4            	// #-12
  406438:	tbz	w8, #0, 406490 <ferror@plt+0x4540>
  40643c:	ldr	x0, [x24], #8
  406440:	cbz	x0, 40648c <ferror@plt+0x453c>
  406444:	mov	x1, x19
  406448:	bl	405068 <ferror@plt+0x3118>
  40644c:	cbz	x0, 406430 <ferror@plt+0x44e0>
  406450:	mov	x22, x0
  406454:	mov	x0, x20
  406458:	mov	x1, x22
  40645c:	bl	4064a8 <ferror@plt+0x4558>
  406460:	tbnz	w0, #31, 406470 <ferror@plt+0x4520>
  406464:	mov	w8, #0x1                   	// #1
  406468:	tbnz	w8, #0, 40643c <ferror@plt+0x44ec>
  40646c:	b	406490 <ferror@plt+0x4540>
  406470:	mov	w23, w0
  406474:	mov	x0, x22
  406478:	bl	401db0 <free@plt>
  40647c:	mov	w8, wzr
  406480:	mov	w21, w23
  406484:	tbnz	w8, #0, 40643c <ferror@plt+0x44ec>
  406488:	b	406490 <ferror@plt+0x4540>
  40648c:	mov	w21, wzr
  406490:	mov	w0, w21
  406494:	ldp	x20, x19, [sp, #48]
  406498:	ldp	x22, x21, [sp, #32]
  40649c:	ldp	x24, x23, [sp, #16]
  4064a0:	ldp	x29, x30, [sp], #64
  4064a4:	ret
  4064a8:	stp	x29, x30, [sp, #-48]!
  4064ac:	str	x21, [sp, #16]
  4064b0:	stp	x20, x19, [sp, #32]
  4064b4:	mov	x29, sp
  4064b8:	cbz	x1, 406510 <ferror@plt+0x45c0>
  4064bc:	mov	x19, x0
  4064c0:	ldr	x0, [x0]
  4064c4:	mov	x20, x1
  4064c8:	bl	40616c <ferror@plt+0x421c>
  4064cc:	cmn	w0, #0x3
  4064d0:	b.hi	406508 <ferror@plt+0x45b8>  // b.pmore
  4064d4:	mov	w21, w0
  4064d8:	ldr	x0, [x19]
  4064dc:	add	w8, w21, #0x2
  4064e0:	lsl	x1, x8, #3
  4064e4:	bl	401cd0 <realloc@plt>
  4064e8:	cbz	x0, 406508 <ferror@plt+0x45b8>
  4064ec:	mov	x8, x0
  4064f0:	mov	w0, wzr
  4064f4:	add	w9, w21, #0x1
  4064f8:	str	x20, [x8, w21, uxtw #3]
  4064fc:	str	xzr, [x8, w9, uxtw #3]
  406500:	str	x8, [x19]
  406504:	b	406514 <ferror@plt+0x45c4>
  406508:	mov	w0, #0xfffffff4            	// #-12
  40650c:	b	406514 <ferror@plt+0x45c4>
  406510:	mov	w0, wzr
  406514:	ldp	x20, x19, [sp, #32]
  406518:	ldr	x21, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #48
  406520:	ret
  406524:	sub	sp, sp, #0x40
  406528:	stp	x29, x30, [sp, #16]
  40652c:	str	x21, [sp, #32]
  406530:	stp	x20, x19, [sp, #48]
  406534:	add	x29, sp, #0x10
  406538:	cbz	x0, 406620 <ferror@plt+0x46d0>
  40653c:	mov	x19, x1
  406540:	mov	x21, x0
  406544:	str	x0, [x29, #24]
  406548:	add	x0, x29, #0x18
  40654c:	add	x1, sp, #0x8
  406550:	mov	x2, x19
  406554:	mov	w3, wzr
  406558:	bl	405158 <ferror@plt+0x3208>
  40655c:	cbz	x0, 40658c <ferror@plt+0x463c>
  406560:	mov	w20, #0x1                   	// #1
  406564:	add	x0, x29, #0x18
  406568:	add	x1, sp, #0x8
  40656c:	mov	x2, x19
  406570:	mov	w3, wzr
  406574:	bl	405158 <ferror@plt+0x3208>
  406578:	add	w20, w20, #0x1
  40657c:	cbnz	x0, 406564 <ferror@plt+0x4614>
  406580:	mov	w8, w20
  406584:	lsl	x0, x8, #3
  406588:	b	406590 <ferror@plt+0x4640>
  40658c:	mov	w0, #0x8                   	// #8
  406590:	bl	401c10 <malloc@plt>
  406594:	mov	x20, x0
  406598:	cbz	x0, 406608 <ferror@plt+0x46b8>
  40659c:	add	x0, x29, #0x18
  4065a0:	add	x1, sp, #0x8
  4065a4:	mov	x2, x19
  4065a8:	mov	w3, wzr
  4065ac:	str	x21, [x29, #24]
  4065b0:	bl	405158 <ferror@plt+0x3208>
  4065b4:	cbz	x0, 4065f0 <ferror@plt+0x46a0>
  4065b8:	mov	w21, wzr
  4065bc:	ldr	x1, [sp, #8]
  4065c0:	bl	401e00 <strndup@plt>
  4065c4:	str	x0, [x20, w21, uxtw #3]
  4065c8:	cbz	x0, 4065fc <ferror@plt+0x46ac>
  4065cc:	add	x0, x29, #0x18
  4065d0:	add	x1, sp, #0x8
  4065d4:	mov	x2, x19
  4065d8:	mov	w3, wzr
  4065dc:	add	w21, w21, #0x1
  4065e0:	bl	405158 <ferror@plt+0x3208>
  4065e4:	cbnz	x0, 4065bc <ferror@plt+0x466c>
  4065e8:	mov	w8, w21
  4065ec:	b	4065f4 <ferror@plt+0x46a4>
  4065f0:	mov	x8, xzr
  4065f4:	str	xzr, [x20, x8, lsl #3]
  4065f8:	b	406608 <ferror@plt+0x46b8>
  4065fc:	mov	x0, x20
  406600:	bl	4060b8 <ferror@plt+0x4168>
  406604:	mov	x20, xzr
  406608:	mov	x0, x20
  40660c:	ldp	x20, x19, [sp, #48]
  406610:	ldr	x21, [sp, #32]
  406614:	ldp	x29, x30, [sp, #16]
  406618:	add	sp, sp, #0x40
  40661c:	ret
  406620:	adrp	x0, 407000 <ferror@plt+0x50b0>
  406624:	adrp	x1, 407000 <ferror@plt+0x50b0>
  406628:	adrp	x3, 407000 <ferror@plt+0x50b0>
  40662c:	add	x0, x0, #0x82e
  406630:	add	x1, x1, #0xab4
  406634:	add	x3, x3, #0xabf
  406638:	mov	w2, #0xc1                  	// #193
  40663c:	bl	401ed0 <__assert_fail@plt>
  406640:	stp	x29, x30, [sp, #-64]!
  406644:	adrp	x8, 407000 <ferror@plt+0x50b0>
  406648:	add	x8, x8, #0x28d
  40664c:	cmp	x1, #0x0
  406650:	stp	x20, x19, [sp, #48]
  406654:	csel	x19, x8, x1, eq  // eq = none
  406658:	mov	x20, x0
  40665c:	mov	x0, x19
  406660:	str	x23, [sp, #16]
  406664:	stp	x22, x21, [sp, #32]
  406668:	mov	x29, sp
  40666c:	bl	401a90 <strlen@plt>
  406670:	cbz	x20, 4066ac <ferror@plt+0x475c>
  406674:	ldr	x8, [x20]
  406678:	cbz	x8, 4066ac <ferror@plt+0x475c>
  40667c:	mov	x21, x0
  406680:	mov	x9, xzr
  406684:	add	x22, x20, #0x8
  406688:	add	x10, x9, x21
  40668c:	cmp	x9, #0x0
  406690:	mov	x0, x8
  406694:	csel	x23, xzr, x10, eq  // eq = none
  406698:	bl	401a90 <strlen@plt>
  40669c:	ldr	x8, [x22], #8
  4066a0:	add	x9, x0, x23
  4066a4:	cbnz	x8, 406688 <ferror@plt+0x4738>
  4066a8:	b	4066b0 <ferror@plt+0x4760>
  4066ac:	mov	x9, xzr
  4066b0:	add	x0, x9, #0x1
  4066b4:	bl	401c10 <malloc@plt>
  4066b8:	mov	x21, x0
  4066bc:	cbz	x0, 406708 <ferror@plt+0x47b8>
  4066c0:	mov	x0, x21
  4066c4:	cbz	x20, 406704 <ferror@plt+0x47b4>
  4066c8:	ldr	x8, [x20]
  4066cc:	mov	x0, x21
  4066d0:	cbz	x8, 406704 <ferror@plt+0x47b4>
  4066d4:	add	x20, x20, #0x8
  4066d8:	mov	x0, x21
  4066dc:	b	4066f0 <ferror@plt+0x47a0>
  4066e0:	ldur	x1, [x20, #-8]
  4066e4:	bl	401bb0 <stpcpy@plt>
  4066e8:	ldr	x8, [x20], #8
  4066ec:	cbz	x8, 406704 <ferror@plt+0x47b4>
  4066f0:	cmp	x0, x21
  4066f4:	b.eq	4066e0 <ferror@plt+0x4790>  // b.none
  4066f8:	mov	x1, x19
  4066fc:	bl	401bb0 <stpcpy@plt>
  406700:	b	4066e0 <ferror@plt+0x4790>
  406704:	strb	wzr, [x0]
  406708:	mov	x0, x21
  40670c:	ldp	x20, x19, [sp, #48]
  406710:	ldp	x22, x21, [sp, #32]
  406714:	ldr	x23, [sp, #16]
  406718:	ldp	x29, x30, [sp], #64
  40671c:	ret
  406720:	stp	x29, x30, [sp, #-64]!
  406724:	str	x23, [sp, #16]
  406728:	stp	x22, x21, [sp, #32]
  40672c:	stp	x20, x19, [sp, #48]
  406730:	mov	x29, sp
  406734:	cbz	x1, 4067b0 <ferror@plt+0x4860>
  406738:	ldr	x21, [x0]
  40673c:	mov	x19, x0
  406740:	mov	x20, x1
  406744:	mov	x0, x21
  406748:	bl	40616c <ferror@plt+0x421c>
  40674c:	cmn	w0, #0x3
  406750:	b.hi	4067a8 <ferror@plt+0x4858>  // b.pmore
  406754:	add	w8, w0, #0x2
  406758:	mov	w22, w0
  40675c:	lsl	x0, x8, #3
  406760:	bl	401c10 <malloc@plt>
  406764:	cbz	x0, 4067a8 <ferror@plt+0x4858>
  406768:	mov	x23, x0
  40676c:	cbz	w22, 406788 <ferror@plt+0x4838>
  406770:	mov	w8, w22
  406774:	add	x9, x23, #0x8
  406778:	ldr	x10, [x21], #8
  40677c:	subs	x8, x8, #0x1
  406780:	str	x10, [x9], #8
  406784:	b.ne	406778 <ferror@plt+0x4828>  // b.any
  406788:	add	w8, w22, #0x1
  40678c:	str	x20, [x23]
  406790:	str	xzr, [x23, w8, uxtw #3]
  406794:	ldr	x0, [x19]
  406798:	bl	401db0 <free@plt>
  40679c:	mov	w0, wzr
  4067a0:	str	x23, [x19]
  4067a4:	b	4067b4 <ferror@plt+0x4864>
  4067a8:	mov	w0, #0xfffffff4            	// #-12
  4067ac:	b	4067b4 <ferror@plt+0x4864>
  4067b0:	mov	w0, wzr
  4067b4:	ldp	x20, x19, [sp, #48]
  4067b8:	ldp	x22, x21, [sp, #32]
  4067bc:	ldr	x23, [sp, #16]
  4067c0:	ldp	x29, x30, [sp], #64
  4067c4:	ret
  4067c8:	stp	x29, x30, [sp, #-32]!
  4067cc:	stp	x20, x19, [sp, #16]
  4067d0:	mov	x29, sp
  4067d4:	mov	x19, x1
  4067d8:	bl	4064a8 <ferror@plt+0x4558>
  4067dc:	mov	w20, w0
  4067e0:	tbz	w0, #31, 4067ec <ferror@plt+0x489c>
  4067e4:	mov	x0, x19
  4067e8:	bl	401db0 <free@plt>
  4067ec:	mov	w0, w20
  4067f0:	ldp	x20, x19, [sp, #16]
  4067f4:	ldp	x29, x30, [sp], #32
  4067f8:	ret
  4067fc:	stp	x29, x30, [sp, #-32]!
  406800:	stp	x20, x19, [sp, #16]
  406804:	mov	x29, sp
  406808:	mov	x19, x1
  40680c:	bl	406720 <ferror@plt+0x47d0>
  406810:	mov	w20, w0
  406814:	tbz	w0, #31, 406820 <ferror@plt+0x48d0>
  406818:	mov	x0, x19
  40681c:	bl	401db0 <free@plt>
  406820:	mov	w0, w20
  406824:	ldp	x20, x19, [sp, #16]
  406828:	ldp	x29, x30, [sp], #32
  40682c:	ret
  406830:	stp	x29, x30, [sp, #-64]!
  406834:	stp	x20, x19, [sp, #48]
  406838:	mov	x19, x0
  40683c:	str	x23, [sp, #16]
  406840:	stp	x22, x21, [sp, #32]
  406844:	mov	x29, sp
  406848:	cbz	x0, 40689c <ferror@plt+0x494c>
  40684c:	mov	x20, x1
  406850:	cbz	x1, 4068b4 <ferror@plt+0x4964>
  406854:	ldr	x21, [x19]
  406858:	mov	x22, x19
  40685c:	cbz	x21, 406898 <ferror@plt+0x4948>
  406860:	add	x23, x19, #0x8
  406864:	mov	x22, x19
  406868:	b	406878 <ferror@plt+0x4928>
  40686c:	str	x21, [x22], #8
  406870:	ldr	x21, [x23], #8
  406874:	cbz	x21, 406898 <ferror@plt+0x4948>
  406878:	mov	x0, x21
  40687c:	mov	x1, x20
  406880:	bl	401d70 <strcmp@plt>
  406884:	cbnz	w0, 40686c <ferror@plt+0x491c>
  406888:	mov	x0, x21
  40688c:	bl	401db0 <free@plt>
  406890:	ldr	x21, [x23], #8
  406894:	cbnz	x21, 406878 <ferror@plt+0x4928>
  406898:	str	xzr, [x22]
  40689c:	mov	x0, x19
  4068a0:	ldp	x20, x19, [sp, #48]
  4068a4:	ldp	x22, x21, [sp, #32]
  4068a8:	ldr	x23, [sp, #16]
  4068ac:	ldp	x29, x30, [sp], #64
  4068b0:	ret
  4068b4:	adrp	x0, 407000 <ferror@plt+0x50b0>
  4068b8:	adrp	x1, 407000 <ferror@plt+0x50b0>
  4068bc:	adrp	x3, 407000 <ferror@plt+0x50b0>
  4068c0:	add	x0, x0, #0x82e
  4068c4:	add	x1, x1, #0xab4
  4068c8:	add	x3, x3, #0xaed
  4068cc:	mov	w2, #0x15a                 	// #346
  4068d0:	bl	401ed0 <__assert_fail@plt>
  4068d4:	sub	sp, sp, #0x120
  4068d8:	stp	x29, x30, [sp, #256]
  4068dc:	add	x29, sp, #0x100
  4068e0:	add	x9, sp, #0x80
  4068e4:	mov	x10, sp
  4068e8:	mov	x11, #0xffffffffffffffd0    	// #-48
  4068ec:	add	x8, x29, #0x20
  4068f0:	movk	x11, #0xff80, lsl #32
  4068f4:	add	x9, x9, #0x30
  4068f8:	add	x10, x10, #0x80
  4068fc:	stp	x8, x9, [x29, #-32]
  406900:	stp	x10, x11, [x29, #-16]
  406904:	stp	q1, q2, [sp, #16]
  406908:	str	q0, [sp]
  40690c:	ldp	q0, q1, [x29, #-32]
  406910:	stp	x28, x19, [sp, #272]
  406914:	mov	x19, x0
  406918:	stp	x2, x3, [sp, #128]
  40691c:	sub	x0, x29, #0x28
  406920:	sub	x2, x29, #0x50
  406924:	stp	x4, x5, [sp, #144]
  406928:	stp	x6, x7, [sp, #160]
  40692c:	stp	q3, q4, [sp, #48]
  406930:	stp	q5, q6, [sp, #80]
  406934:	str	q7, [sp, #112]
  406938:	stp	q0, q1, [x29, #-80]
  40693c:	bl	401df0 <vasprintf@plt>
  406940:	tbnz	w0, #31, 406954 <ferror@plt+0x4a04>
  406944:	ldur	x1, [x29, #-40]
  406948:	mov	x0, x19
  40694c:	bl	4067c8 <ferror@plt+0x4878>
  406950:	b	406958 <ferror@plt+0x4a08>
  406954:	mov	w0, #0xfffffff4            	// #-12
  406958:	ldp	x28, x19, [sp, #272]
  40695c:	ldp	x29, x30, [sp, #256]
  406960:	add	sp, sp, #0x120
  406964:	ret
  406968:	sub	sp, sp, #0x40
  40696c:	stp	x29, x30, [sp, #32]
  406970:	str	x19, [sp, #48]
  406974:	ldp	q1, q0, [x2]
  406978:	add	x29, sp, #0x20
  40697c:	mov	x19, x0
  406980:	add	x0, x29, #0x18
  406984:	mov	x2, sp
  406988:	stp	q1, q0, [sp]
  40698c:	bl	401df0 <vasprintf@plt>
  406990:	tbnz	w0, #31, 4069a4 <ferror@plt+0x4a54>
  406994:	ldr	x1, [x29, #24]
  406998:	mov	x0, x19
  40699c:	bl	4067c8 <ferror@plt+0x4878>
  4069a0:	b	4069a8 <ferror@plt+0x4a58>
  4069a4:	mov	w0, #0xfffffff4            	// #-12
  4069a8:	ldr	x19, [sp, #48]
  4069ac:	ldp	x29, x30, [sp, #32]
  4069b0:	add	sp, sp, #0x40
  4069b4:	ret
  4069b8:	stp	x29, x30, [sp, #-32]!
  4069bc:	str	x19, [sp, #16]
  4069c0:	mov	x29, sp
  4069c4:	mov	x19, x0
  4069c8:	bl	40616c <ferror@plt+0x421c>
  4069cc:	cmp	w0, #0x2
  4069d0:	b.cc	406a08 <ferror@plt+0x4ab8>  // b.lo, b.ul, b.last
  4069d4:	lsr	w8, w0, #1
  4069d8:	cbz	w8, 406a08 <ferror@plt+0x4ab8>
  4069dc:	sub	w9, w0, #0x1
  4069e0:	mov	x10, x19
  4069e4:	mov	w11, w9
  4069e8:	lsl	x11, x11, #3
  4069ec:	ldr	x12, [x19, x11]
  4069f0:	ldr	x13, [x10]
  4069f4:	sub	x8, x8, #0x1
  4069f8:	sub	w9, w9, #0x1
  4069fc:	str	x12, [x10], #8
  406a00:	str	x13, [x19, x11]
  406a04:	cbnz	x8, 4069e4 <ferror@plt+0x4a94>
  406a08:	mov	x0, x19
  406a0c:	ldr	x19, [sp, #16]
  406a10:	ldp	x29, x30, [sp], #32
  406a14:	ret
  406a18:	stp	x29, x30, [sp, #-64]!
  406a1c:	mov	x29, sp
  406a20:	stp	x19, x20, [sp, #16]
  406a24:	adrp	x20, 418000 <ferror@plt+0x160b0>
  406a28:	add	x20, x20, #0xb50
  406a2c:	stp	x21, x22, [sp, #32]
  406a30:	adrp	x21, 418000 <ferror@plt+0x160b0>
  406a34:	add	x21, x21, #0xb48
  406a38:	sub	x20, x20, x21
  406a3c:	mov	w22, w0
  406a40:	stp	x23, x24, [sp, #48]
  406a44:	mov	x23, x1
  406a48:	mov	x24, x2
  406a4c:	bl	401a18 <memcpy@plt-0x38>
  406a50:	cmp	xzr, x20, asr #3
  406a54:	b.eq	406a80 <ferror@plt+0x4b30>  // b.none
  406a58:	asr	x20, x20, #3
  406a5c:	mov	x19, #0x0                   	// #0
  406a60:	ldr	x3, [x21, x19, lsl #3]
  406a64:	mov	x2, x24
  406a68:	add	x19, x19, #0x1
  406a6c:	mov	x1, x23
  406a70:	mov	w0, w22
  406a74:	blr	x3
  406a78:	cmp	x20, x19
  406a7c:	b.ne	406a60 <ferror@plt+0x4b10>  // b.any
  406a80:	ldp	x19, x20, [sp, #16]
  406a84:	ldp	x21, x22, [sp, #32]
  406a88:	ldp	x23, x24, [sp, #48]
  406a8c:	ldp	x29, x30, [sp], #64
  406a90:	ret
  406a94:	nop
  406a98:	ret
  406a9c:	nop
  406aa0:	adrp	x2, 419000 <ferror@plt+0x170b0>
  406aa4:	mov	x1, #0x0                   	// #0
  406aa8:	ldr	x2, [x2, #656]
  406aac:	b	401b40 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406ab0 <.fini>:
  406ab0:	stp	x29, x30, [sp, #-16]!
  406ab4:	mov	x29, sp
  406ab8:	ldp	x29, x30, [sp], #16
  406abc:	ret
