INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/design/mips_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/design/cpu/intf/reg_file_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/design/cpu/dec_stg/reg_file/reg_file.sv" into library work
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/clk_reset/clk_reset_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/clk_reset/clk_reset_iuvc_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/reg_file_rd_req/reg_file_rd_req_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/reg_file_rd_req/reg_file_rd_req_iuvc_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/reg_file_rd_rsp/reg_file_rd_rsp_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/reg_file_rd_rsp/reg_file_rd_rsp_iuvc_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/reg_file_wr_req/reg_file_wr_req_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/iuvc/reg_file_wr_req/reg_file_wr_req_iuvc_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_env_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_stim_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/model/reg_file/sv/reg_file_tb_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/chris/Projects_local/mips/tb/model/reg_file/sv/tb_top.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_top
