<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Interrupt USB Host Endpoint Register"><meta name="keywords" content="rust, rustlang, rust-lang, intr_host_ep"><title>psoc6_01_pac::usbfs0::usbhost::intr_host_ep - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module intr_host_ep</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><div id="sidebar-vars" data-name="intr_host_ep" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">psoc6_01_pac</a>::<wbr><a href="../../index.html">usbfs0</a>::<wbr><a href="../index.html">usbhost</a>::<wbr><a class="mod" href="#">intr_host_ep</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/psoc6_01_pac/usbfs0/usbhost/intr_host_ep.rs.html#1-250" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Interrupt USB Host Endpoint Register</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.EP1DRQ_R.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP1DRQ_R struct">EP1DRQ_R</a></td><td class="docblock-short"><p>Field <code>EP1DRQ</code> reader - This bit indicates that the EP1 packet transfer has normally ended, and processing of the data is required. The DRQ bit is an interrupt cause, and writing ‘0’ is ignored. Clear the DRQ bit by writing ‘1’. ‘0’ : Clears the interrupt cause ‘1’ : Packet transfer normally ended Note : - If automatic buffer transfer mode (DMAE = ‘1’) is not used, ‘1’ must be written to the DRQ bit after data has been written or read to/from the send/receive buffer. Switch the access buffers once the DRQ bit is cleared. That DRQ = ‘0’ may not be read after the DRQ bit is cleared. If the transfer direction is set to OUT, and the DRQ bit is cleared without writing buffer data while the DRQ bit is ‘1’, it implies that 0-byte data is set. If DIR of the Host Endpoint 1 Control Register (HOST_EP1_CTL) is set to ‘1’ at initial settings, the DRQ bit of corresponding Endpoint is set at the same time. Also while the DRQ bit is not set, ‘1’ must not be written.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EP1DRQ_W.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP1DRQ_W struct">EP1DRQ_W</a></td><td class="docblock-short"><p>Field <code>EP1DRQ</code> writer - This bit indicates that the EP1 packet transfer has normally ended, and processing of the data is required. The DRQ bit is an interrupt cause, and writing ‘0’ is ignored. Clear the DRQ bit by writing ‘1’. ‘0’ : Clears the interrupt cause ‘1’ : Packet transfer normally ended Note : - If automatic buffer transfer mode (DMAE = ‘1’) is not used, ‘1’ must be written to the DRQ bit after data has been written or read to/from the send/receive buffer. Switch the access buffers once the DRQ bit is cleared. That DRQ = ‘0’ may not be read after the DRQ bit is cleared. If the transfer direction is set to OUT, and the DRQ bit is cleared without writing buffer data while the DRQ bit is ‘1’, it implies that 0-byte data is set. If DIR of the Host Endpoint 1 Control Register (HOST_EP1_CTL) is set to ‘1’ at initial settings, the DRQ bit of corresponding Endpoint is set at the same time. Also while the DRQ bit is not set, ‘1’ must not be written.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EP1SPK_R.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP1SPK_R struct">EP1SPK_R</a></td><td class="docblock-short"><p>Field <code>EP1SPK</code> reader - This bit indicates that the data size transferred from the host does not satisfy the maximum packet size (including 0-byte) set by PKS in the Host Endpoint 1 Control Register (HOST_EP1_CTL) when the data has been received successfully. This bit is an interrupt cause, and writing ‘0’ is ignored. Clear it by writing ‘1’. ‘0’ : Received data size satisfies the maximum packet size ‘1’ : Received data size does not satisfy the maximum packet size Note : - The EP1SPK bit is not set during data transfer in the OUT direction.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EP1SPK_W.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP1SPK_W struct">EP1SPK_W</a></td><td class="docblock-short"><p>Field <code>EP1SPK</code> writer - This bit indicates that the data size transferred from the host does not satisfy the maximum packet size (including 0-byte) set by PKS in the Host Endpoint 1 Control Register (HOST_EP1_CTL) when the data has been received successfully. This bit is an interrupt cause, and writing ‘0’ is ignored. Clear it by writing ‘1’. ‘0’ : Received data size satisfies the maximum packet size ‘1’ : Received data size does not satisfy the maximum packet size Note : - The EP1SPK bit is not set during data transfer in the OUT direction.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EP2DRQ_R.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP2DRQ_R struct">EP2DRQ_R</a></td><td class="docblock-short"><p>Field <code>EP2DRQ</code> reader - This bit indicates that the EP2 packet transfer has normally ended, and processing of the data is required. The DRQ bit is an interrupt cause, and writing ‘0’ is ignored. Clear the DRQ bit by writing ‘1’. ‘0’ : Clears the interrupt cause ‘1’ : Packet transfer normally ended Note : - If packet transfer mode (DMAE = ‘1’) is not used, ‘1’ must be written to the DRQ bit after data has been written or read to/from the send/receive buffer. Switch the access buffers once the DRQ bit is cleared. That DRQ = ‘0’ may not be read after the DRQ bit is cleared. If the transfer direction is set to OUT, and the DRQ bit is cleared without writing buffer data while the DRQ bit is ‘1’, it implies that 0-byte data is set. If DIR of the Host Endpoint 2 Control Register (HOST_EP2_CTL) is set to ‘1’ at initial settings, the DRQ bit of corresponding Endpoint is set at the same time. Also while the DRQ bit is not set, ‘1’ must not be written.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EP2DRQ_W.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP2DRQ_W struct">EP2DRQ_W</a></td><td class="docblock-short"><p>Field <code>EP2DRQ</code> writer - This bit indicates that the EP2 packet transfer has normally ended, and processing of the data is required. The DRQ bit is an interrupt cause, and writing ‘0’ is ignored. Clear the DRQ bit by writing ‘1’. ‘0’ : Clears the interrupt cause ‘1’ : Packet transfer normally ended Note : - If packet transfer mode (DMAE = ‘1’) is not used, ‘1’ must be written to the DRQ bit after data has been written or read to/from the send/receive buffer. Switch the access buffers once the DRQ bit is cleared. That DRQ = ‘0’ may not be read after the DRQ bit is cleared. If the transfer direction is set to OUT, and the DRQ bit is cleared without writing buffer data while the DRQ bit is ‘1’, it implies that 0-byte data is set. If DIR of the Host Endpoint 2 Control Register (HOST_EP2_CTL) is set to ‘1’ at initial settings, the DRQ bit of corresponding Endpoint is set at the same time. Also while the DRQ bit is not set, ‘1’ must not be written.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EP2SPK_R.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP2SPK_R struct">EP2SPK_R</a></td><td class="docblock-short"><p>Field <code>EP2SPK</code> reader - This bit indicates that the data size transferred from the host does not satisfy the maximum packet size (including 0-byte) set by PKS1 in the Host Endpoint 2 Control Register (HOST_EP2_CTL) when the data has been received successfully. This bit is an interrupt cause, and writing ‘0’ is ignored. Clear it by writing ‘1’. ‘0’ : Received data size satisfies the maximum packet size ‘1’ : Received data size does not satisfy the maximum packet size Note : - The SPK bit is not set during data transfer in the OUT direction.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.EP2SPK_W.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::EP2SPK_W struct">EP2SPK_W</a></td><td class="docblock-short"><p>Field <code>EP2SPK</code> writer - This bit indicates that the data size transferred from the host does not satisfy the maximum packet size (including 0-byte) set by PKS1 in the Host Endpoint 2 Control Register (HOST_EP2_CTL) when the data has been received successfully. This bit is an interrupt cause, and writing ‘0’ is ignored. Clear it by writing ‘1’. ‘0’ : Received data size satisfies the maximum packet size ‘1’ : Received data size does not satisfy the maximum packet size Note : - The SPK bit is not set during data transfer in the OUT direction.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTR_HOST_EP_SPEC.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::INTR_HOST_EP_SPEC struct">INTR_HOST_EP_SPEC</a></td><td class="docblock-short"><p>Interrupt USB Host Endpoint Register</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::R struct">R</a></td><td class="docblock-short"><p>Register <code>INTR_HOST_EP</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::usbfs0::usbhost::intr_host_ep::W struct">W</a></td><td class="docblock-short"><p>Register <code>INTR_HOST_EP</code> writer</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div><script src="../../../../main.js"></script></body></html>