
*** Running vivado
    with args -log BD_bidirec_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_bidirec_2_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BD_bidirec_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.340 ; gain = 131.898 ; free physical = 973 ; free virtual = 12717
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_2_0
Command: synth_design -top BD_bidirec_2_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9042
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.172 ; gain = 362.832 ; free physical = 174 ; free virtual = 11092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1006.075; parent = 778.252; children = 227.823
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2610.348; parent = 1700.141; children = 910.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_2_0' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_2_0/synth/BD_bidirec_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_2_0' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_2_0/synth/BD_bidirec_2_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1764.109 ; gain = 429.770 ; free physical = 235 ; free virtual = 10671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1006.075; parent = 778.252; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2734.801; parent = 1764.109; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.922 ; gain = 447.582 ; free physical = 235 ; free virtual = 10680
Synthesis current peak Physical Memory [PSS] (MB): peak = 1006.075; parent = 778.252; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2752.613; parent = 1781.922; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1789.926 ; gain = 455.586 ; free physical = 214 ; free virtual = 10660
Synthesis current peak Physical Memory [PSS] (MB): peak = 1006.075; parent = 778.252; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2760.617; parent = 1789.926; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1798.832 ; gain = 464.492 ; free physical = 99 ; free virtual = 10541
Synthesis current peak Physical Memory [PSS] (MB): peak = 1006.075; parent = 778.252; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2769.523; parent = 1798.832; children = 970.691
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 146 ; free virtual = 8813
Synthesis current peak Physical Memory [PSS] (MB): peak = 1084.280; parent = 963.430; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 140 ; free virtual = 8807
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.219; parent = 966.368; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 139 ; free virtual = 8807
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.423; parent = 966.572; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 116 ; free virtual = 8802
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.549; parent = 966.698; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 116 ; free virtual = 8802
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.564; parent = 966.714; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 115 ; free virtual = 8803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.625; parent = 966.774; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 115 ; free virtual = 8803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.647; parent = 966.798; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 115 ; free virtual = 8803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.663; parent = 966.813; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 115 ; free virtual = 8803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.694; parent = 966.845; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 114 ; free virtual = 8803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1087.740; parent = 966.892; children = 300.660
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2894.742; parent = 1924.051; children = 970.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.051 ; gain = 589.711 ; free physical = 115 ; free virtual = 8805
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1924.059 ; gain = 589.711 ; free physical = 114 ; free virtual = 8806
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1929.988 ; gain = 0.000 ; free physical = 100 ; free virtual = 8822
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.551 ; gain = 0.000 ; free physical = 430 ; free virtual = 9237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7262c610
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2014.551 ; gain = 680.211 ; free physical = 1846 ; free virtual = 10668
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_2_0_synth_1/BD_bidirec_2_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 2315.633 ; gain = 301.082 ; free physical = 95 ; free virtual = 7808
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_2_0_synth_1/BD_bidirec_2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_bidirec_2_0_utilization_synth.rpt -pb BD_bidirec_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 08:54:20 2026...
