.set RCC_BASE, 0x40021000

//RCC_CR
.set RCC_CR, (RCC_BASE + 0x00)
.set RCC_CR_HSION, 0x0
.set RCC_CR_HSIRDY, 0x1
.set RCC_CR_HSITRIM, 0x7
.set RCC_CR_HSICAL, 0x0f
.set RCC_CR_HSEON, 0x10
.set RCC_CR_HSERDY, 0x11
.set RCC_CR_HSEBYP, 0x12
.set RCC_CR_CSSON, 0x13
.set RCC_CR_PLLON, 0x18
.set RCC_CR_PLLRDY, 0x19

//RCC_CFGR
.set RCC_CFGR, (RCC_BASE + 0x04)
.set RCC_CFGR_SW, 0x01
.set RCC_CFGR_SWS, 0x03
.set RCC_CFGR_HPRE, 0x07
.set RCC_CFGR_PPRE1, 0x0a
.set RCC_CFGR_PPRE2, 0x0d
.set RCC_CFGR_ADCPRE, 0x0f
.set RCC_CFGR_PLLSRC, 0x10
.set RCC_CFGR_PLLXTPRE, 0x11
.set RCC_CFGR_PLLMUL, 0x15
.set RCC_CFGR_USBPRE, 0x16
.set RCC_CFGR_MCO, 0x1a

.set RCC_CIR, (RCC_BASE + 0x08)
.set RCC_APB2RSTR, (RCC_BASE + 0x0c)
.set RCC_APB1RSTR, (RCC_BASE + 0x10)
.set RCC_AHBENR, (RCC_BASE + 0x14)

.set RCC_APB2ENR, (RCC_BASE + 0x18)
.set RCC_APB2ENR_AFIOEN, 0x00
.set RCC_APB2ENR_IOPAEN, 0x02
.set RCC_APB2ENR_IOPBEN, 0x03
.set RCC_APB2ENR_IOPCEN, 0x04
.set RCC_APB2ENR_IOPDEN, 0x05
.set RCC_APB2ENR_IOPEEN, 0x06
.set RCC_APB2ENR_IOPFEN, 0x07
.set RCC_APB2ENR_IOPGEN, 0x08
.set RCC_APB2ENR_ADC1EN, 0x09
.set RCC_APB2ENR_ADC2EN, 0x0a
.set RCC_APB2ENR_TIM1EN, 0x0b
.set RCC_APB2ENR_SPI1EN, 0x0c
.set RCC_APB2ENR_TIM8EN, 0x0d
.set RCC_APB2ENR_USART1EN, 0x0e
.set RCC_APB2ENR_ADC3EN, 0x0f
.set RCC_APB2ENR_TIM9EN, 0x13
.set RCC_APB2ENR_TIM10EN, 0x14
.set RCC_APB2ENR_TIM11EN, 0x15

.set RCC_APB1ENR, (RCC_BASE + 0x1c)
.set RCC_BDCR, (RCC_BASE + 0x20)
.set RCC_CSR, (RCC_BASE + 0x24)

.set GPIOA_BASE, 0x40010800 
.set GPIOA_CRL, (GPIOA_BASE + 0x00)
.set GPIOA_CRH, (GPIOA_BASE + 0x04)
.set GPIOA_IDR, (GPIOA_BASE + 0x08)
.set GPIOA_ODR, (GPIOA_BASE + 0x0c)
.set GPIOA_BSRR, (GPIOA_BASE + 0x10)
.set GPIOA_BRR, (GPIOA_BASE + 0x14)
.set GPIOA_LCKR, (GPIOA_BASE + 0x18)

.set GPIOB_BASE, 0x40010C00 
.set GPIOB_CRL, (GPIOB_BASE + 0x00)
.set GPIOB_CRH, (GPIOB_BASE + 0x04)
.set GPIOB_IDR, (GPIOB_BASE + 0x08)
.set GPIOB_ODR, (GPIOB_BASE + 0x0c)
.set GPIOB_BSRR, (GPIOB_BASE + 0x10)
.set GPIOB_BRR, (GPIOB_BASE + 0x14)
.set GPIOB_LCKR, (GPIOB_BASE + 0x18)

.set GPIOC_BASE, 0x40011000
.set GPIOC_CRL, (GPIOC_BASE + 0x00)
.set GPIOC_CRH, (GPIOC_BASE + 0x04)
.set GPIOC_IDR, (GPIOC_BASE + 0x08)
.set GPIOC_ODR, (GPIOC_BASE + 0x0c)
.set GPIOC_BSRR, (GPIOC_BASE + 0x10)
.set GPIOC_BRR, (GPIOC_BASE + 0x14)
.set GPIOC_LCKR, (GPIOC_BASE + 0x18)

.set GPIOD_BASE, 0x40011400
.set GPIOD_CRL, (GPIOD_BASE + 0x00)
.set GPIOD_CRH, (GPIOD_BASE + 0x04)
.set GPIOD_IDR, (GPIOD_BASE + 0x08)
.set GPIOD_ODR, (GPIOD_BASE + 0x0c)
.set GPIOD_BSRR, (GPIOD_BASE + 0x10)
.set GPIOD_BRR, (GPIOD_BASE + 0x14)
.set GPIOD_LCKR, (GPIOD_BASE + 0x18)

.set GPIOE_BASE, 0x40011800
.set GPIOE_CRL, (GPIOE_BASE + 0x00)
.set GPIOE_CRH, (GPIOE_BASE + 0x04)
.set GPIOE_IDR, (GPIOE_BASE + 0x08)
.set GPIOE_ODR, (GPIOE_BASE + 0x0c)
.set GPIOE_BSRR, (GPIOE_BASE + 0x10)
.set GPIOE_BRR, (GPIOE_BASE + 0x14)
.set GPIOE_LCKR, (GPIOE_BASE + 0x18)

.set GPIOF_BASE, 0x40011C00
.set GPIOF_CRL, (GPIOF_BASE + 0x00)
.set GPIOF_CRH, (GPIOF_BASE + 0x04)
.set GPIOF_IDR, (GPIOF_BASE + 0x08)
.set GPIOF_ODR, (GPIOF_BASE + 0x0c)
.set GPIOF_BSRR, (GPIOF_BASE + 0x10)
.set GPIOF_BRR, (GPIOF_BASE + 0x14)
.set GPIOF_LCKR, (GPIOF_BASE + 0x18)

.set GPIOG_BASE, 0x40012000
.set GPIOG_CRL, (GPIOG_BASE + 0x00)
.set GPIOG_CRH, (GPIOG_BASE + 0x04)
.set GPIOG_IDR, (GPIOG_BASE + 0x08)
.set GPIOG_ODR, (GPIOG_BASE + 0x0c)
.set GPIOG_BSRR, (GPIOG_BASE + 0x10)
.set GPIOG_BRR, (GPIOG_BASE + 0x14)
.set GPIOG_LCKR, (GPIOG_BASE + 0x18)

.set USART1_BASE, 0x40013800
