{"vcs1":{"timestamp_begin":1742991594.961095980, "rt":0.04, "ut":0.02, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742991594.046350350}
{"VCS_COMP_START_TIME": 1742991594.046350350}
{"VCS_COMP_END_TIME": 1742991595.119781270}
{"VCS_USER_OPTIONS": "-full64 -R -sverilog tb.sv CONVEX_syn.v +define+P2 +define+SDF +access+r +neg_tchk +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /RAID2/COURSE/2025_Spring/DCS/DCSTA01/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
