{
  "module with parameters": {
    "prefix": ["paramod", "module #"],
    "body": [
      "module ${1:moduleName} #(",
      "\t${2:parameters}",
      ") (",
      "\t${3:ports}",
      ");",
      "\t$0",
      "endmodule"
    ],
    "description": "Insert a module with parameter"
  },
  "module without parameters": {
    "prefix": "module",
    "body": [
      "module ${1:moduleName} (",
      "\t${2:ports}",
      ");",
      "\t$0",
      "endmodule"
    ],
    "description": "Insert a module without parameter"
  },
  "instantiate module": {
    "prefix": ["set module", "instantiate module"],
    "body": [
      "${1:mod_name} ${2:instance_name} (${3:.*}$0);"
    ],
    "description": "set module, mod i0 (.*);"
  },
  "always": {
    "prefix": ["al", "always"],
    "body": [
      "always @($1) begin",
      "\t$2",
      "end"
    ],
    "description": "Insert an always block"
  },
  "alwaysposclk": {
    "prefix": ["alclk", "alwaysposclk"],
    "body": [
      "always @(posedge clk $1) begin",
      "\t$2",
      "end"
    ],
    "description": "always @(posedge clk)"
  },
  "alwaysnegclk": {
    "prefix": ["alnegclk", "alwaysnegclk"],
    "body": [
      "always @(negedge clk $1) begin",
      "\t$2",
      "end"
    ],
    "description": "always @(negedge clk)"
  },
  "always_ff block": {
    "prefix": "always_ff",
    "body": [
      "always_ff @(posedge ${1:clk} or negedge ${2:rst_n}) begin",
      "\tif (!${2:rst_n}) begin",
      "\t\t${3:signal} <= ${4:0};",
      "\tend else begin",
      "\t\t${3:signal} <= $0;",
      "\tend",
      "end"
    ],
    "description": "SystemVerilog sequential always block"
  },
  "always_comb block": {
    "prefix": "always_comb",
    "body": [
      "always_comb begin : ${1:blockName}",
      "\t$0",
      "end"
    ],
    "description": "SystemVerilog combinational always block"
  },
  "always_latch block": {
    "prefix": "always_latch",
    "body": [
      "always_latch begin : ${1:blockName}",
      "\t$0",
      "end"
    ],
    "description": "Insert an always_latch block"
  },
  "begin/end": {
    "prefix": "begin",
    "body": [
      "begin",
      "\t$1",
      "end"
    ],
    "description": "Insert a begin ... end block"
  },
  "initial": {
    "prefix": "initial",
    "body": [
      "initial begin",
      "\t$0",
      "end"
    ],
    "description": "initial begin ... end"
  },
  "case": {
    "prefix": "case",
    "body": [
      "case (${1:param})",
      "\t$2: $3",
      "\tdefault: $4",
      "endcase"
    ],
    "description": "case () ... endcase"
  },
  "casex": {
    "prefix": "casex",
    "body": [
      "casex (${1:param})",
      "\t$2: $3",
      "\tdefault: $4",
      "endcase"
    ],
    "description": "casex () ... endcase"
  },
  "casez": {
    "prefix": "casez",
    "body": [
      "casez (${1:param})",
      "\t$2: $3",
      "\tdefault: $4",
      "endcase"
    ],
    "description": "casez () ... endcase"
  },
  "reg": {
    "prefix": "reg",
    "body": [
      "reg $1;"
    ],
    "description": "reg reg_name;"
  },
  "regarray": {
    "prefix": ["regarray", "reg ["],
    "body": [
      "reg [$1:$2] $3;"
    ],
    "description": "reg [N:0] reg_name;"
  },
  "regmemory": {
    "prefix": ["regmemory", "memory"],
    "body": [
      "reg [$1:$2] $3 [$4:$5];"
    ],
    "description": "reg [N:0] reg_name [0:M];"
  },
  "wire": {
    "prefix": "wire",
    "body": [
      "wire $1;"
    ],
    "description": "wire wire_name;"
  },
  "wirearray": {
    "prefix": ["wirearray", "wire ["],
    "body": [
      "wire [$1:$2] $3;"
    ],
    "description": "wire [N:0] wire_name;"
  },
  "logic": {
    "prefix": "logic",
    "body": "logic ${1:logic_name} = ${2:value};"
  },
  "typedef struct packed": {
    "prefix": "typedef struct packed",
    "body": [
      "typedef struct packed {",
      "\t$0",
      "} ${1:struct_name};"
    ],
    "description": "typedef struct packed { ... } name"
  },
  "typedef enum": {
    "prefix": "typedef enum",
    "body": [
      "typedef enum ${1:data_type} { $0 } ${2:name};"
    ],
    "description": "typedef enum (data_type) { ... } name"
  },
  "class": {
    "prefix": "class",
    "body": [
      "class ${1:className};",
      "\tfunction new();",
      "\t\t$0",
      "\tendfunction //new()",
      "endclass //$1"
    ],
    "description": "class name; ... endclass"
  },
  "task": {
    "prefix": "task",
    "body": [
      "task ${1:automatic} ${2:taskName}(${3:arguments});",
      "\t$0",
      "endtask //$1"
    ],
    "description": "task name; ... endtask"
  },
  "function": {
    "prefix": "function",
    "body": [
      "function $1;",
      "\t$2;",
      "\t$3",
      "endfunction"
    ],
    "description": "function (...) ... endfunction"
  },
  "package": {
    "prefix": "package",
    "body": [
      "package ${1:package_name};",
      "\t$2",
      "endpackage"
    ],
    "description": "package name; ... endpackage"
  },
  "import": {
    "prefix": "import",
    "body": "import ${1:name}::${2:scope};",
    "description": "import name::scope"
  },
  "interface": {
    "prefix": "interface",
    "body": [
      "interface ${1:interfacename};",
      "\t$0",
      "endinterface //$1"
    ],
    "description": "interface name; ... endinterface"
  },
  "assert": {
    "prefix": "assert",
    "body": [
      "assert (${1:condition}) $2",
      "else   ${3:error_process}"
    ],
    "description": "insert assert() ... else ..."
  },
  "fork-join": {
    "prefix": "fork join",
    "body": [
      "fork",
      "\t$0",
      "join"
    ],
    "description": "fork ... join"
  },
  "testbench template": {
    "prefix": ["tb", "testbench"],
    "body": [
      "`include \"$1.v\"",
      "`default_nettype none",
      "",
      "module tb_$1;",
      "reg clk;",
      "reg rst_n;",
      "",
      "$1 $3",
      "(",
      "\t.rst_n (rst_n),",
      "\t.clk (clk),",
      ");",
      "",
      "localparam CLK_PERIOD = 10;",
      "always #(CLK_PERIOD/2) clk=~clk;",
      "",
      "initial begin",
      "\t\\$dumpfile(\"tb_$1.vcd\");",
      "\t\\$dumpvars(0, tb_$1);",
      "end",
      "",
      "initial begin",
      "\t#1 rst_n<=1'bx;clk<=1'bx;",
      "\t#(CLK_PERIOD*3) rst_n<=1;",
      "\t#(CLK_PERIOD*3) rst_n<=0;clk<=0;",
      "\trepeat(5) @(posedge clk);",
      "\trst_n<=1;",
      "\t@(posedge clk);",
      "\trepeat(2) @(posedge clk);",
      "\t\\$finish(2);",
      "end",
      "",
      "endmodule",
      "`default_nettype wire"
    ],
    "description": "testbench template"
  },
  "include": {
    "prefix": ["include", "`include"],
    "body": [
      "`include \"$1\""
    ],
    "description": "`include \"..\""
  },
  "timescale": {
    "prefix": ["ts", "timescale", "`timescale"],
    "body": [
      "`timescale ${1:1ps}/${2:1ps}$0"
    ]
  },
  "if block": {
    "prefix": "if",
    "body": [
      "if (${1:conditions}) begin",
      "\t$0",
      "end"
    ],
    "description": "if (...) begin ... end"
  },
  "ifelse block": {
    "prefix": "ifelse",
    "body": [
      "if (${1:conditions}) begin",
      "\t$2",
      "end else begin",
      "\t$3",
      "end"
    ],
    "description": "if (...) begin ... end else begin ... end"
  },
  "display": {
    "prefix": "display",
    "body": [
      "\\$display(\"$1\"$2);$0"
    ],
    "description": "$display(\"...\", params...)"
  }
}
