$date
	Sat Apr 15 13:33:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SIPO_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " I $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module sipo0 $end
$var wire 1 " I $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 4 % Q [3:0] $end
$scope module ffd0 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 & q $end
$upscope $end
$scope module ffd1 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ( q $end
$upscope $end
$scope module ffd2 $end
$var wire 1 ) D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 * q $end
$upscope $end
$scope module ffd3 $end
$var wire 1 + D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
bx %
x$
0#
1"
bx !
$end
#10
1'
b1xxx !
b1xxx %
1&
1#
#20
0#
#30
1)
b11xx !
b11xx %
1(
1#
#40
0#
#50
1+
b111x !
b111x %
1*
1#
#60
0#
#70
b1111 !
b1111 %
1,
1#
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
