INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.srcs/sources_1/new/exp_imp_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_imp_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.srcs/sources_1/new/l_tile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l_tile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.srcs/sources_1/new/m_global.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_global
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.srcs/sources_1/new/phase_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phase_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.srcs/sim_1/new/tb_phase2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_phase2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Aakarsh_Files/Flash-Attention-on-FPGA/Give_me_Attention.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
