# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:28:03 on Apr 15,2018
# vcom -reportprogress 300 -93 -work work ../../SineRom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SineRom
# -- Compiling architecture rtl of SineRom
# End time: 15:28:03 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:28:03 on Apr 15,2018
# vcom -reportprogress 300 -93 -work work ../../SineRomMem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity SineRomMem
# -- Compiling architecture SYN of sinerommem
# End time: 15:28:03 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:28:03 on Apr 15,2018
# vcom -reportprogress 300 -93 -work work ../../../Freq2Steps/Freq2StepsMult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Freq2StepsMult
# -- Compiling architecture SYN of freq2stepsmult
# End time: 15:28:03 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:28:03 on Apr 15,2018
# vcom -reportprogress 300 -93 -work work ../../../Freq2Steps/Freq2StepsMult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Freq2StepsMult
# -- Compiling architecture SYN of freq2stepsmult
# End time: 15:28:04 on Apr 15,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 15:28:04 on Apr 15,2018
# vcom -reportprogress 300 -93 -work work ../src/SineRom_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SineRom_tb
# -- Compiling architecture arch of SineRom_tb
# ** Warning: ../src/SineRom_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/SineRom_tb.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:28:04 on Apr 15,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -novopt SineRom_tb 
# Start time: 15:28:04 on Apr 15,2018
# //  ModelSim DE-64 10.6c Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sinerom_tb(arch)
# Loading work.sinerom(rtl)
# Loading work.freq2steps(rtl)
# Loading work.freq2stepsmult(syn)
# Loading ieee.std_logic_arith(body)
# Loading lpm.lpm_components
# Loading lpm.lpm_hint_evaluation(body)
# Loading lpm.lpm_mult(lpm_syn)
# Loading altera_mf.altera_mf_components
# Loading work.sinerommem(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zxc5408  Hostname: ECTET-1360-07  ProcessID: 10900
#           Attempting to use alternate WLF file "./wlftf51bav".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf51bav
# ** Fatal: (vsim-3734) Index value 5 is out of range 1 to 4.
#    Time: 0 ns  Iteration: 0  Process: /sinerom_tb/uut/SineRomMem_inst/altsyncram_component/MEMORY File: c:/intelfpga/16.1/quartus/eda/sim_lib/altera_mf.vhd
# Fatal error in Process MEMORY at c:/intelfpga/16.1/quartus/eda/sim_lib/altera_mf.vhd line 40579
# 
# HDL call sequence:
# Stopped at c:/intelfpga/16.1/quartus/eda/sim_lib/altera_mf.vhd 40579 Subprogram read_my_memory
# called from  c:/intelfpga/16.1/quartus/eda/sim_lib/altera_mf.vhd 41887 Process MEMORY
# 
# End time: 15:52:38 on Apr 15,2018, Elapsed time: 0:24:34
# Errors: 2, Warnings: 2
