

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Jun 15 23:31:08 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.974 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
    |   min   |   max   |    min    |    max    |  min  |   max   |   Type   |
    +---------+---------+-----------+-----------+-------+---------+----------+
    |  2883526|  2885133| 14.418 ms | 14.426 ms |  30802|  2885101| dataflow |
    +---------+---------+-----------+-----------+-------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+---------+----------+
        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min    |    max    |  min  |   max   |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+---------+----------+
        |myproject_U0                         |myproject                         |  2883520|  2885127| 14.418 ms | 14.426 ms |  30802|  2885101| dataflow |
        |Loop_1_proc681_U0                    |Loop_1_proc681                    |    17249|    17249| 86.245 us | 86.245 us |  17249|    17249|   none   |
        |Block_myproject_axi_exit210_proc_U0  |Block_myproject_axi_exit210_proc  |       10|       10| 50.000 ns | 50.000 ns |     10|       10|   none   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        8|      -|      87|     233|    -|
|Instance         |       86|     22|  211062|  194401|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       94|     22|  211149|  194636|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      280|    220|  106400|   53200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       33|     10|     198|     365|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+--------+--------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+-------+--------+--------+-----+
    |Block_myproject_axi_exit210_proc_U0  |Block_myproject_axi_exit210_proc  |        0|      0|     805|    1024|    0|
    |Loop_1_proc681_U0                    |Loop_1_proc681                    |        0|      0|     879|    1018|    0|
    |myproject_U0                         |myproject                         |       86|     22|  209378|  192359|    0|
    +-------------------------------------+----------------------------------+---------+-------+--------+--------+-----+
    |Total                                |                                  |       86|     22|  211062|  194401|    0|
    +-------------------------------------+----------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_V_U             |        8|  77|   0|    -|  2464|   32|    78848|
    |is_last_0_loc_0_i_loc_c_U  |        0|   5|   0|    -|     3|    1|        3|
    |out_local_V_V_U            |        0|   5|   0|    -|     1|   32|       32|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        8|  87|   0|    0|  2468|   65|    78883|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Loop_1_proc681_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

