// Seed: 3425588896
module module_0;
  tri1 id_1;
  wire id_3;
  wire id_4;
  assign id_2 = 1;
  wire id_5;
  id_6 :
  assert property (@(posedge 1) id_1)
  else;
  assign module_2.id_4 = 0;
  assign id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_2 (
    input tri id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri0 id_7
);
  logic [7:0] id_9 = (id_9[1]), id_10;
  module_0 modCall_1 ();
  wire id_11;
endmodule
