
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../source/top.v;  hierarchy 	-libdir ../source/clk  	-libdir ../source/dds  	-libdir ../source/effects  	-libdir ../source/fifo 	-libdir ../source/ram  	-libdir ../source/uart	-libdir ../source/detect_preamble	-libdir ../source/detect_bits	-libdir ../source/crc	-libdir ../source/encode;	synth_ice40 -noflatten; 	write_blif rfid-reader.blif; 	write_json rfid-reader.json;' --

1. Executing Verilog-2005 frontend: ../source/top.v
Parsing Verilog input from `../source/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing Verilog-2005 frontend: ../source/crc/crc5.v
Parsing Verilog input from `../source/crc/crc5.v' to AST representation.
Generating RTLIL representation for module `\crc5'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: ../source/crc/crc16.v
Parsing Verilog input from `../source/crc/crc16.v' to AST representation.
Generating RTLIL representation for module `\crc16'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: ../source/detect_bits/bits_detector.v
Parsing Verilog input from `../source/detect_bits/bits_detector.v' to AST representation.
Generating RTLIL representation for module `\bits_detector'.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_detector.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_detector.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_detector.v:1)
Successfully finished Verilog frontend.
Parameter \LENGTH = 10
Parameter \BANKS = 16
Parameter \EL_GATES = 1

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bits_detector'.
Parameter \LENGTH = 10
Parameter \BANKS = 16
Parameter \EL_GATES = 1
Generating RTLIL representation for module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.

2.5. Executing Verilog-2005 frontend: ../source/detect_preamble/preamble_detector.v
Parsing Verilog input from `../source/detect_preamble/preamble_detector.v' to AST representation.
Generating RTLIL representation for module `\preamble_detector'.
Successfully finished Verilog frontend.
Parameter \LENGTH = 76
Parameter \BANKS = 16
Parameter \HI_THRESHOLD = 70
Parameter \LO_THRESHOLD = 58

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\preamble_detector'.
Parameter \LENGTH = 76
Parameter \BANKS = 16
Parameter \HI_THRESHOLD = 70
Parameter \LO_THRESHOLD = 58
Generating RTLIL representation for module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.

2.7. Executing Verilog-2005 frontend: ../source/clk/sampler.v
Parsing Verilog input from `../source/clk/sampler.v' to AST representation.
Generating RTLIL representation for module `\sampler'.
Successfully finished Verilog frontend.
Parameter \N = 3

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sampler'.
Parameter \N = 3
Generating RTLIL representation for module `$paramod\sampler\N=3'.

2.9. Executing Verilog-2005 frontend: ../source/clk/pll.v
Parsing Verilog input from `../source/clk/pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: ../source/clk/strb_gen.v
Parsing Verilog input from `../source/clk/strb_gen.v' to AST representation.
Generating RTLIL representation for module `\strb_gen'.
Successfully finished Verilog frontend.
Parameter \N = 10

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\strb_gen'.
Parameter \N = 10
Generating RTLIL representation for module `$paramod\strb_gen\N=10'.

2.12. Executing Verilog-2005 frontend: ../source/fifo/sync_fifo.v
Parsing Verilog input from `../source/fifo/sync_fifo.v' to AST representation.
Generating RTLIL representation for module `\sync_fifo'.
Successfully finished Verilog frontend.
Parameter \ADDR_WIDTH = 12
Parameter \DATA_WIDTH = 1

2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_fifo'.
Parameter \ADDR_WIDTH = 12
Parameter \DATA_WIDTH = 1
Generating RTLIL representation for module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.

2.14. Executing Verilog-2005 frontend: ../source/detect_preamble/preamble_correlator.v
Parsing Verilog input from `../source/detect_preamble/preamble_correlator.v' to AST representation.
Generating RTLIL representation for module `\preamble_correlator'.
Successfully finished Verilog frontend.
Parameter \LENGTH = 4
Parameter \BANKS = 4

2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\preamble_correlator'.
Parameter \LENGTH = 4
Parameter \BANKS = 4
Generating RTLIL representation for module `$paramod\preamble_correlator\LENGTH=4\BANKS=4'.
Warning: Literal has a width of 4 bit, but value requires 7 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 8 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 8 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 10 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_preamble/preamble_correlator.v:1)

2.16. Executing Verilog-2005 frontend: ../source/detect_bits/bits_correlator.v
Parsing Verilog input from `../source/detect_bits/bits_correlator.v' to AST representation.
Generating RTLIL representation for module `\bits_correlator'.
Successfully finished Verilog frontend.
Parameter \LENGTH = 4
Parameter \BANKS = 4

2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\bits_correlator'.
Parameter \LENGTH = 4
Parameter \BANKS = 4
Generating RTLIL representation for module `$paramod\bits_correlator\LENGTH=4\BANKS=4'.
Warning: Literal has a width of 4 bit, but value requires 6 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 8 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 10 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 9 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_correlator.v:1)
Parameter \LENGTH = 10
Parameter \BANKS = 16

2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\bits_correlator'.
Parameter \LENGTH = 10
Parameter \BANKS = 16
Generating RTLIL representation for module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Parameter \ADDR_WIDTH = 12
Parameter \DATA_WIDTH = 1
Found cached RTLIL representation for module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Parameter \LENGTH = 76
Parameter \BANKS = 16

2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\preamble_correlator'.
Parameter \LENGTH = 76
Parameter \BANKS = 16
Generating RTLIL representation for module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Parameter \N = 3

2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\strb_gen'.
Parameter \N = 3
Generating RTLIL representation for module `$paramod\strb_gen\N=3'.

2.21. Executing Verilog-2005 frontend: ../source/ram/sdp_1clk_bram.v
Parsing Verilog input from `../source/ram/sdp_1clk_bram.v' to AST representation.
Generating RTLIL representation for module `\sdp_1clk_bram'.
Successfully finished Verilog frontend.
Parameter \ADDR_WIDTH = 3
Parameter \DATA_WIDTH = 24

2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\sdp_1clk_bram'.
Parameter \ADDR_WIDTH = 3
Parameter \DATA_WIDTH = 24
Generating RTLIL representation for module `$paramod\sdp_1clk_bram\ADDR_WIDTH=3\DATA_WIDTH=24'.
Parameter \ADDR_WIDTH = 12
Parameter \DATA_WIDTH = 1

2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\sdp_1clk_bram'.
Parameter \ADDR_WIDTH = 12
Parameter \DATA_WIDTH = 1
Generating RTLIL representation for module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.

3. Executing SYNTH_ICE40 pass.

3.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Finding top of design hierarchy..
root of   0 design levels: $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1
root of   0 design levels: $paramod\sdp_1clk_bram\ADDR_WIDTH=3\DATA_WIDTH=24
root of   0 design levels: sdp_1clk_bram       
root of   0 design levels: $paramod\strb_gen\N=3
root of   0 design levels: $paramod\preamble_correlator\LENGTH=76\BANKS=16
root of   0 design levels: $paramod\bits_correlator\LENGTH=10\BANKS=16
root of   0 design levels: $paramod\bits_correlator\LENGTH=4\BANKS=4
root of   0 design levels: bits_correlator     
root of   0 design levels: $paramod\preamble_correlator\LENGTH=4\BANKS=4
root of   0 design levels: preamble_correlator 
root of   1 design levels: $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1
root of   1 design levels: sync_fifo           
root of   0 design levels: $paramod\strb_gen\N=10
root of   0 design levels: strb_gen            
root of   1 design levels: pll                 
root of   1 design levels: $paramod\sampler\N=3
root of   1 design levels: sampler             
root of   2 design levels: $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58
root of   2 design levels: preamble_detector   
root of   1 design levels: $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1
root of   1 design levels: bits_detector       
root of   0 design levels: crc16               
root of   0 design levels: crc5                
root of   3 design levels: top                 
Automatically selected top as design top module.

3.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \crc5
Used module:     \crc16
Used module:     $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=10\BANKS=16
Used module:     $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58
Used module:         $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:         $paramod\preamble_correlator\LENGTH=76\BANKS=16
Used module:     $paramod\sampler\N=3
Used module:         $paramod\strb_gen\N=3
Used module:     \pll

3.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \crc5
Used module:     \crc16
Used module:     $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=10\BANKS=16
Used module:     $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58
Used module:         $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:         $paramod\preamble_correlator\LENGTH=76\BANKS=16
Used module:     $paramod\sampler\N=3
Used module:         $paramod\strb_gen\N=3
Used module:     \pll
Removing unused module `$paramod\sdp_1clk_bram\ADDR_WIDTH=3\DATA_WIDTH=24'.
Removing unused module `\sdp_1clk_bram'.
Removing unused module `$paramod\bits_correlator\LENGTH=4\BANKS=4'.
Removing unused module `\bits_correlator'.
Removing unused module `$paramod\preamble_correlator\LENGTH=4\BANKS=4'.
Removing unused module `\preamble_correlator'.
Removing unused module `\sync_fifo'.
Removing unused module `$paramod\strb_gen\N=10'.
Removing unused module `\strb_gen'.
Removing unused module `\sampler'.
Removing unused module `\preamble_detector'.
Removing unused module `\bits_detector'.
Removed 12 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:0$22111'.
Removing empty process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:0$11143'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:0$125'.
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../source/clk/strb_gen.v:12$22112 in module $paramod\strb_gen\N=3.
Marked 1216 switch rules as full_case in process $proc$../source/detect_preamble/preamble_correlator.v:39$13593 in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Marked 1 switch rules as full_case in process $proc$../source/detect_preamble/preamble_correlator.v:27$13592 in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Marked 10 switch rules as full_case in process $proc$../source/detect_bits/bits_correlator.v:43$10989 in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Marked 1 switch rules as full_case in process $proc$../source/detect_bits/bits_correlator.v:31$10988 in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Marked 2 switch rules as full_case in process $proc$../source/fifo/sync_fifo.v:38$308 in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Marked 1 switch rules as full_case in process $proc$../source/clk/sampler.v:25$259 in module $paramod\sampler\N=3.
Marked 1 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:150$251 in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Marked 1 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:133$246 in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Marked 2 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:90$223 in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Marked 16 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:78$206 in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Marked 2 switch rules as full_case in process $proc$../source/detect_bits/bits_detector.v:123$116 in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Marked 2 switch rules as full_case in process $proc$../source/detect_bits/bits_detector.v:104$93 in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Marked 3 switch rules as full_case in process $proc$../source/detect_bits/bits_detector.v:78$83 in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Marked 2 switch rules as full_case in process $proc$../source/crc/crc16.v:21$7 in module crc16.
Marked 2 switch rules as full_case in process $proc$../source/crc/crc5.v:21$3 in module crc5.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 18 redundant assignments.
Promoted 1291 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:10$22115'.
  Set init value: \counter = 2'00
Found init rule in `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:18$22110'.
  Set init value: \shift_register = 76'0000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:16$11142'.
  Set init value: \shift_register = 10'0000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:24$324'.
  Set init value: \wr_ptr_reg = 12'000000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:23$323'.
  Set init value: \wr_wrap_reg = 1'0
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:21$322'.
  Set init value: \wr_ptr = 12'000000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:20$321'.
  Set init value: \rd_ptr = 12'000000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:19$320'.
  Set init value: \wr_wrap = 1'0
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:18$319'.
  Set init value: \rd_wrap = 1'0
Found init rule in `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:12$261'.
  Set init value: \ff2 = 1'0
Found init rule in `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:11$260'.
  Set init value: \ff1 = 1'0
Found init rule in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:37$255'.
  Set init value: \max_corr = 7'0000000
Found init rule in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:31$254'.
  Set init value: \offset = 12'000000000000
Found init rule in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:28$253'.
  Set init value: \count = 12'000000000000
Found init rule in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:26$252'.
  Set init value: \state = 2'00
Found init rule in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:29$130'.
  Set init value: \bit_symbol = 2'00
Found init rule in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:27$129'.
  Set init value: \update_bit_period = 1'0
Found init rule in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:26$128'.
  Set init value: \update_bit_symbol = 1'0
Found init rule in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:24$127'.
  Set init value: \valid = 1'0
Found init rule in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:23$126'.
  Set init value: \count = 6'000000
Found init rule in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:30$131'.
  Set init value: \bit_period = 6'000000

3.3.5. Executing PROC_ARST pass (detect async resets in processes).

3.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$22131'.
     1/3: $0$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$22130_EN[0:0]$22134
     2/3: $0$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$22130_DATA[0:0]$22133
     3/3: $0$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$22130_ADDR[11:0]$22132
Creating decoders for process `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:10$22115'.
Creating decoders for process `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:12$22112'.
     1/2: $0\strobe[0:0]
     2/2: $0\counter[1:0]
Creating decoders for process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:18$22110'.
Creating decoders for process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
     1/1216: $1216\corr_dat[111:105]
     2/1216: $1215\corr_dat[111:105]
     3/1216: $1214\corr_dat[111:105]
     4/1216: $1213\corr_dat[111:105]
     5/1216: $1212\corr_dat[111:105]
     6/1216: $1211\corr_dat[111:105]
     7/1216: $1210\corr_dat[111:105]
     8/1216: $1209\corr_dat[111:105]
     9/1216: $1208\corr_dat[111:105]
    10/1216: $1207\corr_dat[111:105]
    11/1216: $1206\corr_dat[111:105]
    12/1216: $1205\corr_dat[111:105]
    13/1216: $1204\corr_dat[111:105]
    14/1216: $1203\corr_dat[111:105]
    15/1216: $1202\corr_dat[111:105]
    16/1216: $1201\corr_dat[111:105]
    17/1216: $1200\corr_dat[111:105]
    18/1216: $1199\corr_dat[111:105]
    19/1216: $1198\corr_dat[111:105]
    20/1216: $1197\corr_dat[111:105]
    21/1216: $1196\corr_dat[111:105]
    22/1216: $1195\corr_dat[111:105]
    23/1216: $1194\corr_dat[111:105]
    24/1216: $1193\corr_dat[111:105]
    25/1216: $1192\corr_dat[111:105]
    26/1216: $1191\corr_dat[111:105]
    27/1216: $1190\corr_dat[111:105]
    28/1216: $1189\corr_dat[111:105]
    29/1216: $1188\corr_dat[111:105]
    30/1216: $1187\corr_dat[111:105]
    31/1216: $1186\corr_dat[111:105]
    32/1216: $1185\corr_dat[111:105]
    33/1216: $1184\corr_dat[111:105]
    34/1216: $1183\corr_dat[111:105]
    35/1216: $1182\corr_dat[111:105]
    36/1216: $1181\corr_dat[111:105]
    37/1216: $1180\corr_dat[111:105]
    38/1216: $1179\corr_dat[111:105]
    39/1216: $1178\corr_dat[111:105]
    40/1216: $1177\corr_dat[111:105]
    41/1216: $1176\corr_dat[111:105]
    42/1216: $1175\corr_dat[111:105]
    43/1216: $1174\corr_dat[111:105]
    44/1216: $1173\corr_dat[111:105]
    45/1216: $1172\corr_dat[111:105]
    46/1216: $1171\corr_dat[111:105]
    47/1216: $1170\corr_dat[111:105]
    48/1216: $1169\corr_dat[111:105]
    49/1216: $1168\corr_dat[111:105]
    50/1216: $1167\corr_dat[111:105]
    51/1216: $1166\corr_dat[111:105]
    52/1216: $1165\corr_dat[111:105]
    53/1216: $1164\corr_dat[111:105]
    54/1216: $1163\corr_dat[111:105]
    55/1216: $1162\corr_dat[111:105]
    56/1216: $1161\corr_dat[111:105]
    57/1216: $1160\corr_dat[111:105]
    58/1216: $1159\corr_dat[111:105]
    59/1216: $1158\corr_dat[111:105]
    60/1216: $1157\corr_dat[111:105]
    61/1216: $1156\corr_dat[111:105]
    62/1216: $1155\corr_dat[111:105]
    63/1216: $1154\corr_dat[111:105]
    64/1216: $1153\corr_dat[111:105]
    65/1216: $1152\corr_dat[111:105]
    66/1216: $1151\corr_dat[111:105]
    67/1216: $1150\corr_dat[111:105]
    68/1216: $1149\corr_dat[111:105]
    69/1216: $1148\corr_dat[111:105]
    70/1216: $1147\corr_dat[111:105]
    71/1216: $1146\corr_dat[111:105]
    72/1216: $1145\corr_dat[111:105]
    73/1216: $1144\corr_dat[111:105]
    74/1216: $1143\corr_dat[111:105]
    75/1216: $1142\corr_dat[111:105]
    76/1216: $1141\corr_dat[111:105]
    77/1216: $1140\corr_dat[104:98]
    78/1216: $1139\corr_dat[104:98]
    79/1216: $1138\corr_dat[104:98]
    80/1216: $1137\corr_dat[104:98]
    81/1216: $1136\corr_dat[104:98]
    82/1216: $1135\corr_dat[104:98]
    83/1216: $1134\corr_dat[104:98]
    84/1216: $1133\corr_dat[104:98]
    85/1216: $1132\corr_dat[104:98]
    86/1216: $1131\corr_dat[104:98]
    87/1216: $1130\corr_dat[104:98]
    88/1216: $1129\corr_dat[104:98]
    89/1216: $1128\corr_dat[104:98]
    90/1216: $1127\corr_dat[104:98]
    91/1216: $1126\corr_dat[104:98]
    92/1216: $1125\corr_dat[104:98]
    93/1216: $1124\corr_dat[104:98]
    94/1216: $1123\corr_dat[104:98]
    95/1216: $1122\corr_dat[104:98]
    96/1216: $1121\corr_dat[104:98]
    97/1216: $1120\corr_dat[104:98]
    98/1216: $1119\corr_dat[104:98]
    99/1216: $1118\corr_dat[104:98]
   100/1216: $1117\corr_dat[104:98]
   101/1216: $1116\corr_dat[104:98]
   102/1216: $1115\corr_dat[104:98]
   103/1216: $1114\corr_dat[104:98]
   104/1216: $1113\corr_dat[104:98]
   105/1216: $1112\corr_dat[104:98]
   106/1216: $1111\corr_dat[104:98]
   107/1216: $1110\corr_dat[104:98]
   108/1216: $1109\corr_dat[104:98]
   109/1216: $1108\corr_dat[104:98]
   110/1216: $1107\corr_dat[104:98]
   111/1216: $1106\corr_dat[104:98]
   112/1216: $1105\corr_dat[104:98]
   113/1216: $1104\corr_dat[104:98]
   114/1216: $1103\corr_dat[104:98]
   115/1216: $1102\corr_dat[104:98]
   116/1216: $1101\corr_dat[104:98]
   117/1216: $1100\corr_dat[104:98]
   118/1216: $1099\corr_dat[104:98]
   119/1216: $1098\corr_dat[104:98]
   120/1216: $1097\corr_dat[104:98]
   121/1216: $1096\corr_dat[104:98]
   122/1216: $1095\corr_dat[104:98]
   123/1216: $1094\corr_dat[104:98]
   124/1216: $1093\corr_dat[104:98]
   125/1216: $1092\corr_dat[104:98]
   126/1216: $1091\corr_dat[104:98]
   127/1216: $1090\corr_dat[104:98]
   128/1216: $1089\corr_dat[104:98]
   129/1216: $1088\corr_dat[104:98]
   130/1216: $1087\corr_dat[104:98]
   131/1216: $1086\corr_dat[104:98]
   132/1216: $1085\corr_dat[104:98]
   133/1216: $1084\corr_dat[104:98]
   134/1216: $1083\corr_dat[104:98]
   135/1216: $1082\corr_dat[104:98]
   136/1216: $1081\corr_dat[104:98]
   137/1216: $1080\corr_dat[104:98]
   138/1216: $1079\corr_dat[104:98]
   139/1216: $1078\corr_dat[104:98]
   140/1216: $1077\corr_dat[104:98]
   141/1216: $1076\corr_dat[104:98]
   142/1216: $1075\corr_dat[104:98]
   143/1216: $1074\corr_dat[104:98]
   144/1216: $1073\corr_dat[104:98]
   145/1216: $1072\corr_dat[104:98]
   146/1216: $1071\corr_dat[104:98]
   147/1216: $1070\corr_dat[104:98]
   148/1216: $1069\corr_dat[104:98]
   149/1216: $1068\corr_dat[104:98]
   150/1216: $1067\corr_dat[104:98]
   151/1216: $1066\corr_dat[104:98]
   152/1216: $1065\corr_dat[104:98]
   153/1216: $1064\corr_dat[97:91]
   154/1216: $1063\corr_dat[97:91]
   155/1216: $1062\corr_dat[97:91]
   156/1216: $1061\corr_dat[97:91]
   157/1216: $1060\corr_dat[97:91]
   158/1216: $1059\corr_dat[97:91]
   159/1216: $1058\corr_dat[97:91]
   160/1216: $1057\corr_dat[97:91]
   161/1216: $1056\corr_dat[97:91]
   162/1216: $1055\corr_dat[97:91]
   163/1216: $1054\corr_dat[97:91]
   164/1216: $1053\corr_dat[97:91]
   165/1216: $1052\corr_dat[97:91]
   166/1216: $1051\corr_dat[97:91]
   167/1216: $1050\corr_dat[97:91]
   168/1216: $1049\corr_dat[97:91]
   169/1216: $1048\corr_dat[97:91]
   170/1216: $1047\corr_dat[97:91]
   171/1216: $1046\corr_dat[97:91]
   172/1216: $1045\corr_dat[97:91]
   173/1216: $1044\corr_dat[97:91]
   174/1216: $1043\corr_dat[97:91]
   175/1216: $1042\corr_dat[97:91]
   176/1216: $1041\corr_dat[97:91]
   177/1216: $1040\corr_dat[97:91]
   178/1216: $1039\corr_dat[97:91]
   179/1216: $1038\corr_dat[97:91]
   180/1216: $1037\corr_dat[97:91]
   181/1216: $1036\corr_dat[97:91]
   182/1216: $1035\corr_dat[97:91]
   183/1216: $1034\corr_dat[97:91]
   184/1216: $1033\corr_dat[97:91]
   185/1216: $1032\corr_dat[97:91]
   186/1216: $1031\corr_dat[97:91]
   187/1216: $1030\corr_dat[97:91]
   188/1216: $1029\corr_dat[97:91]
   189/1216: $1028\corr_dat[97:91]
   190/1216: $1027\corr_dat[97:91]
   191/1216: $1026\corr_dat[97:91]
   192/1216: $1025\corr_dat[97:91]
   193/1216: $1024\corr_dat[97:91]
   194/1216: $1023\corr_dat[97:91]
   195/1216: $1022\corr_dat[97:91]
   196/1216: $1021\corr_dat[97:91]
   197/1216: $1020\corr_dat[97:91]
   198/1216: $1019\corr_dat[97:91]
   199/1216: $1018\corr_dat[97:91]
   200/1216: $1017\corr_dat[97:91]
   201/1216: $1016\corr_dat[97:91]
   202/1216: $1015\corr_dat[97:91]
   203/1216: $1014\corr_dat[97:91]
   204/1216: $1013\corr_dat[97:91]
   205/1216: $1012\corr_dat[97:91]
   206/1216: $1011\corr_dat[97:91]
   207/1216: $1010\corr_dat[97:91]
   208/1216: $1009\corr_dat[97:91]
   209/1216: $1008\corr_dat[97:91]
   210/1216: $1007\corr_dat[97:91]
   211/1216: $1006\corr_dat[97:91]
   212/1216: $1005\corr_dat[97:91]
   213/1216: $1004\corr_dat[97:91]
   214/1216: $1003\corr_dat[97:91]
   215/1216: $1002\corr_dat[97:91]
   216/1216: $1001\corr_dat[97:91]
   217/1216: $1000\corr_dat[97:91]
   218/1216: $999\corr_dat[97:91]
   219/1216: $998\corr_dat[97:91]
   220/1216: $997\corr_dat[97:91]
   221/1216: $996\corr_dat[97:91]
   222/1216: $995\corr_dat[97:91]
   223/1216: $994\corr_dat[97:91]
   224/1216: $993\corr_dat[97:91]
   225/1216: $992\corr_dat[97:91]
   226/1216: $991\corr_dat[97:91]
   227/1216: $990\corr_dat[97:91]
   228/1216: $989\corr_dat[97:91]
   229/1216: $988\corr_dat[90:84]
   230/1216: $987\corr_dat[90:84]
   231/1216: $986\corr_dat[90:84]
   232/1216: $985\corr_dat[90:84]
   233/1216: $984\corr_dat[90:84]
   234/1216: $983\corr_dat[90:84]
   235/1216: $982\corr_dat[90:84]
   236/1216: $981\corr_dat[90:84]
   237/1216: $980\corr_dat[90:84]
   238/1216: $979\corr_dat[90:84]
   239/1216: $978\corr_dat[90:84]
   240/1216: $977\corr_dat[90:84]
   241/1216: $976\corr_dat[90:84]
   242/1216: $975\corr_dat[90:84]
   243/1216: $974\corr_dat[90:84]
   244/1216: $973\corr_dat[90:84]
   245/1216: $972\corr_dat[90:84]
   246/1216: $971\corr_dat[90:84]
   247/1216: $970\corr_dat[90:84]
   248/1216: $969\corr_dat[90:84]
   249/1216: $968\corr_dat[90:84]
   250/1216: $967\corr_dat[90:84]
   251/1216: $966\corr_dat[90:84]
   252/1216: $965\corr_dat[90:84]
   253/1216: $964\corr_dat[90:84]
   254/1216: $963\corr_dat[90:84]
   255/1216: $962\corr_dat[90:84]
   256/1216: $961\corr_dat[90:84]
   257/1216: $960\corr_dat[90:84]
   258/1216: $959\corr_dat[90:84]
   259/1216: $958\corr_dat[90:84]
   260/1216: $957\corr_dat[90:84]
   261/1216: $956\corr_dat[90:84]
   262/1216: $955\corr_dat[90:84]
   263/1216: $954\corr_dat[90:84]
   264/1216: $953\corr_dat[90:84]
   265/1216: $952\corr_dat[90:84]
   266/1216: $951\corr_dat[90:84]
   267/1216: $950\corr_dat[90:84]
   268/1216: $949\corr_dat[90:84]
   269/1216: $948\corr_dat[90:84]
   270/1216: $947\corr_dat[90:84]
   271/1216: $946\corr_dat[90:84]
   272/1216: $945\corr_dat[90:84]
   273/1216: $944\corr_dat[90:84]
   274/1216: $943\corr_dat[90:84]
   275/1216: $942\corr_dat[90:84]
   276/1216: $941\corr_dat[90:84]
   277/1216: $940\corr_dat[90:84]
   278/1216: $939\corr_dat[90:84]
   279/1216: $938\corr_dat[90:84]
   280/1216: $937\corr_dat[90:84]
   281/1216: $936\corr_dat[90:84]
   282/1216: $935\corr_dat[90:84]
   283/1216: $934\corr_dat[90:84]
   284/1216: $933\corr_dat[90:84]
   285/1216: $932\corr_dat[90:84]
   286/1216: $931\corr_dat[90:84]
   287/1216: $930\corr_dat[90:84]
   288/1216: $929\corr_dat[90:84]
   289/1216: $928\corr_dat[90:84]
   290/1216: $927\corr_dat[90:84]
   291/1216: $926\corr_dat[90:84]
   292/1216: $925\corr_dat[90:84]
   293/1216: $924\corr_dat[90:84]
   294/1216: $923\corr_dat[90:84]
   295/1216: $922\corr_dat[90:84]
   296/1216: $921\corr_dat[90:84]
   297/1216: $920\corr_dat[90:84]
   298/1216: $919\corr_dat[90:84]
   299/1216: $918\corr_dat[90:84]
   300/1216: $917\corr_dat[90:84]
   301/1216: $916\corr_dat[90:84]
   302/1216: $915\corr_dat[90:84]
   303/1216: $914\corr_dat[90:84]
   304/1216: $913\corr_dat[90:84]
   305/1216: $912\corr_dat[83:77]
   306/1216: $911\corr_dat[83:77]
   307/1216: $910\corr_dat[83:77]
   308/1216: $909\corr_dat[83:77]
   309/1216: $908\corr_dat[83:77]
   310/1216: $907\corr_dat[83:77]
   311/1216: $906\corr_dat[83:77]
   312/1216: $905\corr_dat[83:77]
   313/1216: $904\corr_dat[83:77]
   314/1216: $903\corr_dat[83:77]
   315/1216: $902\corr_dat[83:77]
   316/1216: $901\corr_dat[83:77]
   317/1216: $900\corr_dat[83:77]
   318/1216: $899\corr_dat[83:77]
   319/1216: $898\corr_dat[83:77]
   320/1216: $897\corr_dat[83:77]
   321/1216: $896\corr_dat[83:77]
   322/1216: $895\corr_dat[83:77]
   323/1216: $894\corr_dat[83:77]
   324/1216: $893\corr_dat[83:77]
   325/1216: $892\corr_dat[83:77]
   326/1216: $891\corr_dat[83:77]
   327/1216: $890\corr_dat[83:77]
   328/1216: $889\corr_dat[83:77]
   329/1216: $888\corr_dat[83:77]
   330/1216: $887\corr_dat[83:77]
   331/1216: $886\corr_dat[83:77]
   332/1216: $885\corr_dat[83:77]
   333/1216: $884\corr_dat[83:77]
   334/1216: $883\corr_dat[83:77]
   335/1216: $882\corr_dat[83:77]
   336/1216: $881\corr_dat[83:77]
   337/1216: $880\corr_dat[83:77]
   338/1216: $879\corr_dat[83:77]
   339/1216: $878\corr_dat[83:77]
   340/1216: $877\corr_dat[83:77]
   341/1216: $876\corr_dat[83:77]
   342/1216: $875\corr_dat[83:77]
   343/1216: $874\corr_dat[83:77]
   344/1216: $873\corr_dat[83:77]
   345/1216: $872\corr_dat[83:77]
   346/1216: $871\corr_dat[83:77]
   347/1216: $870\corr_dat[83:77]
   348/1216: $869\corr_dat[83:77]
   349/1216: $868\corr_dat[83:77]
   350/1216: $867\corr_dat[83:77]
   351/1216: $866\corr_dat[83:77]
   352/1216: $865\corr_dat[83:77]
   353/1216: $864\corr_dat[83:77]
   354/1216: $863\corr_dat[83:77]
   355/1216: $862\corr_dat[83:77]
   356/1216: $861\corr_dat[83:77]
   357/1216: $860\corr_dat[83:77]
   358/1216: $859\corr_dat[83:77]
   359/1216: $858\corr_dat[83:77]
   360/1216: $857\corr_dat[83:77]
   361/1216: $856\corr_dat[83:77]
   362/1216: $855\corr_dat[83:77]
   363/1216: $854\corr_dat[83:77]
   364/1216: $853\corr_dat[83:77]
   365/1216: $852\corr_dat[83:77]
   366/1216: $851\corr_dat[83:77]
   367/1216: $850\corr_dat[83:77]
   368/1216: $849\corr_dat[83:77]
   369/1216: $848\corr_dat[83:77]
   370/1216: $847\corr_dat[83:77]
   371/1216: $846\corr_dat[83:77]
   372/1216: $845\corr_dat[83:77]
   373/1216: $844\corr_dat[83:77]
   374/1216: $843\corr_dat[83:77]
   375/1216: $842\corr_dat[83:77]
   376/1216: $841\corr_dat[83:77]
   377/1216: $840\corr_dat[83:77]
   378/1216: $839\corr_dat[83:77]
   379/1216: $838\corr_dat[83:77]
   380/1216: $837\corr_dat[83:77]
   381/1216: $836\corr_dat[76:70]
   382/1216: $835\corr_dat[76:70]
   383/1216: $834\corr_dat[76:70]
   384/1216: $833\corr_dat[76:70]
   385/1216: $832\corr_dat[76:70]
   386/1216: $831\corr_dat[76:70]
   387/1216: $830\corr_dat[76:70]
   388/1216: $829\corr_dat[76:70]
   389/1216: $828\corr_dat[76:70]
   390/1216: $827\corr_dat[76:70]
   391/1216: $826\corr_dat[76:70]
   392/1216: $825\corr_dat[76:70]
   393/1216: $824\corr_dat[76:70]
   394/1216: $823\corr_dat[76:70]
   395/1216: $822\corr_dat[76:70]
   396/1216: $821\corr_dat[76:70]
   397/1216: $820\corr_dat[76:70]
   398/1216: $819\corr_dat[76:70]
   399/1216: $818\corr_dat[76:70]
   400/1216: $817\corr_dat[76:70]
   401/1216: $816\corr_dat[76:70]
   402/1216: $815\corr_dat[76:70]
   403/1216: $814\corr_dat[76:70]
   404/1216: $813\corr_dat[76:70]
   405/1216: $812\corr_dat[76:70]
   406/1216: $811\corr_dat[76:70]
   407/1216: $810\corr_dat[76:70]
   408/1216: $809\corr_dat[76:70]
   409/1216: $808\corr_dat[76:70]
   410/1216: $807\corr_dat[76:70]
   411/1216: $806\corr_dat[76:70]
   412/1216: $805\corr_dat[76:70]
   413/1216: $804\corr_dat[76:70]
   414/1216: $803\corr_dat[76:70]
   415/1216: $802\corr_dat[76:70]
   416/1216: $801\corr_dat[76:70]
   417/1216: $800\corr_dat[76:70]
   418/1216: $799\corr_dat[76:70]
   419/1216: $798\corr_dat[76:70]
   420/1216: $797\corr_dat[76:70]
   421/1216: $796\corr_dat[76:70]
   422/1216: $795\corr_dat[76:70]
   423/1216: $794\corr_dat[76:70]
   424/1216: $793\corr_dat[76:70]
   425/1216: $792\corr_dat[76:70]
   426/1216: $791\corr_dat[76:70]
   427/1216: $790\corr_dat[76:70]
   428/1216: $789\corr_dat[76:70]
   429/1216: $788\corr_dat[76:70]
   430/1216: $787\corr_dat[76:70]
   431/1216: $786\corr_dat[76:70]
   432/1216: $785\corr_dat[76:70]
   433/1216: $784\corr_dat[76:70]
   434/1216: $783\corr_dat[76:70]
   435/1216: $782\corr_dat[76:70]
   436/1216: $781\corr_dat[76:70]
   437/1216: $780\corr_dat[76:70]
   438/1216: $779\corr_dat[76:70]
   439/1216: $778\corr_dat[76:70]
   440/1216: $777\corr_dat[76:70]
   441/1216: $776\corr_dat[76:70]
   442/1216: $775\corr_dat[76:70]
   443/1216: $774\corr_dat[76:70]
   444/1216: $773\corr_dat[76:70]
   445/1216: $772\corr_dat[76:70]
   446/1216: $771\corr_dat[76:70]
   447/1216: $770\corr_dat[76:70]
   448/1216: $769\corr_dat[76:70]
   449/1216: $768\corr_dat[76:70]
   450/1216: $767\corr_dat[76:70]
   451/1216: $766\corr_dat[76:70]
   452/1216: $765\corr_dat[76:70]
   453/1216: $764\corr_dat[76:70]
   454/1216: $763\corr_dat[76:70]
   455/1216: $762\corr_dat[76:70]
   456/1216: $761\corr_dat[76:70]
   457/1216: $760\corr_dat[69:63]
   458/1216: $759\corr_dat[69:63]
   459/1216: $758\corr_dat[69:63]
   460/1216: $757\corr_dat[69:63]
   461/1216: $756\corr_dat[69:63]
   462/1216: $755\corr_dat[69:63]
   463/1216: $754\corr_dat[69:63]
   464/1216: $753\corr_dat[69:63]
   465/1216: $752\corr_dat[69:63]
   466/1216: $751\corr_dat[69:63]
   467/1216: $750\corr_dat[69:63]
   468/1216: $749\corr_dat[69:63]
   469/1216: $748\corr_dat[69:63]
   470/1216: $747\corr_dat[69:63]
   471/1216: $746\corr_dat[69:63]
   472/1216: $745\corr_dat[69:63]
   473/1216: $744\corr_dat[69:63]
   474/1216: $743\corr_dat[69:63]
   475/1216: $742\corr_dat[69:63]
   476/1216: $741\corr_dat[69:63]
   477/1216: $740\corr_dat[69:63]
   478/1216: $739\corr_dat[69:63]
   479/1216: $738\corr_dat[69:63]
   480/1216: $737\corr_dat[69:63]
   481/1216: $736\corr_dat[69:63]
   482/1216: $735\corr_dat[69:63]
   483/1216: $734\corr_dat[69:63]
   484/1216: $733\corr_dat[69:63]
   485/1216: $732\corr_dat[69:63]
   486/1216: $731\corr_dat[69:63]
   487/1216: $730\corr_dat[69:63]
   488/1216: $729\corr_dat[69:63]
   489/1216: $728\corr_dat[69:63]
   490/1216: $727\corr_dat[69:63]
   491/1216: $726\corr_dat[69:63]
   492/1216: $725\corr_dat[69:63]
   493/1216: $724\corr_dat[69:63]
   494/1216: $723\corr_dat[69:63]
   495/1216: $722\corr_dat[69:63]
   496/1216: $721\corr_dat[69:63]
   497/1216: $720\corr_dat[69:63]
   498/1216: $719\corr_dat[69:63]
   499/1216: $718\corr_dat[69:63]
   500/1216: $717\corr_dat[69:63]
   501/1216: $716\corr_dat[69:63]
   502/1216: $715\corr_dat[69:63]
   503/1216: $714\corr_dat[69:63]
   504/1216: $713\corr_dat[69:63]
   505/1216: $712\corr_dat[69:63]
   506/1216: $711\corr_dat[69:63]
   507/1216: $710\corr_dat[69:63]
   508/1216: $709\corr_dat[69:63]
   509/1216: $708\corr_dat[69:63]
   510/1216: $707\corr_dat[69:63]
   511/1216: $706\corr_dat[69:63]
   512/1216: $705\corr_dat[69:63]
   513/1216: $704\corr_dat[69:63]
   514/1216: $703\corr_dat[69:63]
   515/1216: $702\corr_dat[69:63]
   516/1216: $701\corr_dat[69:63]
   517/1216: $700\corr_dat[69:63]
   518/1216: $699\corr_dat[69:63]
   519/1216: $698\corr_dat[69:63]
   520/1216: $697\corr_dat[69:63]
   521/1216: $696\corr_dat[69:63]
   522/1216: $695\corr_dat[69:63]
   523/1216: $694\corr_dat[69:63]
   524/1216: $693\corr_dat[69:63]
   525/1216: $692\corr_dat[69:63]
   526/1216: $691\corr_dat[69:63]
   527/1216: $690\corr_dat[69:63]
   528/1216: $689\corr_dat[69:63]
   529/1216: $688\corr_dat[69:63]
   530/1216: $687\corr_dat[69:63]
   531/1216: $686\corr_dat[69:63]
   532/1216: $685\corr_dat[69:63]
   533/1216: $684\corr_dat[62:56]
   534/1216: $683\corr_dat[62:56]
   535/1216: $682\corr_dat[62:56]
   536/1216: $681\corr_dat[62:56]
   537/1216: $680\corr_dat[62:56]
   538/1216: $679\corr_dat[62:56]
   539/1216: $678\corr_dat[62:56]
   540/1216: $677\corr_dat[62:56]
   541/1216: $676\corr_dat[62:56]
   542/1216: $675\corr_dat[62:56]
   543/1216: $674\corr_dat[62:56]
   544/1216: $673\corr_dat[62:56]
   545/1216: $672\corr_dat[62:56]
   546/1216: $671\corr_dat[62:56]
   547/1216: $670\corr_dat[62:56]
   548/1216: $669\corr_dat[62:56]
   549/1216: $668\corr_dat[62:56]
   550/1216: $667\corr_dat[62:56]
   551/1216: $666\corr_dat[62:56]
   552/1216: $665\corr_dat[62:56]
   553/1216: $664\corr_dat[62:56]
   554/1216: $663\corr_dat[62:56]
   555/1216: $662\corr_dat[62:56]
   556/1216: $661\corr_dat[62:56]
   557/1216: $660\corr_dat[62:56]
   558/1216: $659\corr_dat[62:56]
   559/1216: $658\corr_dat[62:56]
   560/1216: $657\corr_dat[62:56]
   561/1216: $656\corr_dat[62:56]
   562/1216: $655\corr_dat[62:56]
   563/1216: $654\corr_dat[62:56]
   564/1216: $653\corr_dat[62:56]
   565/1216: $652\corr_dat[62:56]
   566/1216: $651\corr_dat[62:56]
   567/1216: $650\corr_dat[62:56]
   568/1216: $649\corr_dat[62:56]
   569/1216: $648\corr_dat[62:56]
   570/1216: $647\corr_dat[62:56]
   571/1216: $646\corr_dat[62:56]
   572/1216: $645\corr_dat[62:56]
   573/1216: $644\corr_dat[62:56]
   574/1216: $643\corr_dat[62:56]
   575/1216: $642\corr_dat[62:56]
   576/1216: $641\corr_dat[62:56]
   577/1216: $640\corr_dat[62:56]
   578/1216: $639\corr_dat[62:56]
   579/1216: $638\corr_dat[62:56]
   580/1216: $637\corr_dat[62:56]
   581/1216: $636\corr_dat[62:56]
   582/1216: $635\corr_dat[62:56]
   583/1216: $634\corr_dat[62:56]
   584/1216: $633\corr_dat[62:56]
   585/1216: $632\corr_dat[62:56]
   586/1216: $631\corr_dat[62:56]
   587/1216: $630\corr_dat[62:56]
   588/1216: $629\corr_dat[62:56]
   589/1216: $628\corr_dat[62:56]
   590/1216: $627\corr_dat[62:56]
   591/1216: $626\corr_dat[62:56]
   592/1216: $625\corr_dat[62:56]
   593/1216: $624\corr_dat[62:56]
   594/1216: $623\corr_dat[62:56]
   595/1216: $622\corr_dat[62:56]
   596/1216: $621\corr_dat[62:56]
   597/1216: $620\corr_dat[62:56]
   598/1216: $619\corr_dat[62:56]
   599/1216: $618\corr_dat[62:56]
   600/1216: $617\corr_dat[62:56]
   601/1216: $616\corr_dat[62:56]
   602/1216: $615\corr_dat[62:56]
   603/1216: $614\corr_dat[62:56]
   604/1216: $613\corr_dat[62:56]
   605/1216: $612\corr_dat[62:56]
   606/1216: $611\corr_dat[62:56]
   607/1216: $610\corr_dat[62:56]
   608/1216: $609\corr_dat[62:56]
   609/1216: $608\corr_dat[55:49]
   610/1216: $607\corr_dat[55:49]
   611/1216: $606\corr_dat[55:49]
   612/1216: $605\corr_dat[55:49]
   613/1216: $604\corr_dat[55:49]
   614/1216: $603\corr_dat[55:49]
   615/1216: $602\corr_dat[55:49]
   616/1216: $601\corr_dat[55:49]
   617/1216: $600\corr_dat[55:49]
   618/1216: $599\corr_dat[55:49]
   619/1216: $598\corr_dat[55:49]
   620/1216: $597\corr_dat[55:49]
   621/1216: $596\corr_dat[55:49]
   622/1216: $595\corr_dat[55:49]
   623/1216: $594\corr_dat[55:49]
   624/1216: $593\corr_dat[55:49]
   625/1216: $592\corr_dat[55:49]
   626/1216: $591\corr_dat[55:49]
   627/1216: $590\corr_dat[55:49]
   628/1216: $589\corr_dat[55:49]
   629/1216: $588\corr_dat[55:49]
   630/1216: $587\corr_dat[55:49]
   631/1216: $586\corr_dat[55:49]
   632/1216: $585\corr_dat[55:49]
   633/1216: $584\corr_dat[55:49]
   634/1216: $583\corr_dat[55:49]
   635/1216: $582\corr_dat[55:49]
   636/1216: $581\corr_dat[55:49]
   637/1216: $580\corr_dat[55:49]
   638/1216: $579\corr_dat[55:49]
   639/1216: $578\corr_dat[55:49]
   640/1216: $577\corr_dat[55:49]
   641/1216: $576\corr_dat[55:49]
   642/1216: $575\corr_dat[55:49]
   643/1216: $574\corr_dat[55:49]
   644/1216: $573\corr_dat[55:49]
   645/1216: $572\corr_dat[55:49]
   646/1216: $571\corr_dat[55:49]
   647/1216: $570\corr_dat[55:49]
   648/1216: $569\corr_dat[55:49]
   649/1216: $568\corr_dat[55:49]
   650/1216: $567\corr_dat[55:49]
   651/1216: $566\corr_dat[55:49]
   652/1216: $565\corr_dat[55:49]
   653/1216: $564\corr_dat[55:49]
   654/1216: $563\corr_dat[55:49]
   655/1216: $562\corr_dat[55:49]
   656/1216: $561\corr_dat[55:49]
   657/1216: $560\corr_dat[55:49]
   658/1216: $559\corr_dat[55:49]
   659/1216: $558\corr_dat[55:49]
   660/1216: $557\corr_dat[55:49]
   661/1216: $556\corr_dat[55:49]
   662/1216: $555\corr_dat[55:49]
   663/1216: $554\corr_dat[55:49]
   664/1216: $553\corr_dat[55:49]
   665/1216: $552\corr_dat[55:49]
   666/1216: $551\corr_dat[55:49]
   667/1216: $550\corr_dat[55:49]
   668/1216: $549\corr_dat[55:49]
   669/1216: $548\corr_dat[55:49]
   670/1216: $547\corr_dat[55:49]
   671/1216: $546\corr_dat[55:49]
   672/1216: $545\corr_dat[55:49]
   673/1216: $544\corr_dat[55:49]
   674/1216: $543\corr_dat[55:49]
   675/1216: $542\corr_dat[55:49]
   676/1216: $541\corr_dat[55:49]
   677/1216: $540\corr_dat[55:49]
   678/1216: $539\corr_dat[55:49]
   679/1216: $538\corr_dat[55:49]
   680/1216: $537\corr_dat[55:49]
   681/1216: $536\corr_dat[55:49]
   682/1216: $535\corr_dat[55:49]
   683/1216: $534\corr_dat[55:49]
   684/1216: $533\corr_dat[55:49]
   685/1216: $532\corr_dat[48:42]
   686/1216: $531\corr_dat[48:42]
   687/1216: $530\corr_dat[48:42]
   688/1216: $529\corr_dat[48:42]
   689/1216: $528\corr_dat[48:42]
   690/1216: $527\corr_dat[48:42]
   691/1216: $526\corr_dat[48:42]
   692/1216: $525\corr_dat[48:42]
   693/1216: $524\corr_dat[48:42]
   694/1216: $523\corr_dat[48:42]
   695/1216: $522\corr_dat[48:42]
   696/1216: $521\corr_dat[48:42]
   697/1216: $520\corr_dat[48:42]
   698/1216: $519\corr_dat[48:42]
   699/1216: $518\corr_dat[48:42]
   700/1216: $517\corr_dat[48:42]
   701/1216: $516\corr_dat[48:42]
   702/1216: $515\corr_dat[48:42]
   703/1216: $514\corr_dat[48:42]
   704/1216: $513\corr_dat[48:42]
   705/1216: $512\corr_dat[48:42]
   706/1216: $511\corr_dat[48:42]
   707/1216: $510\corr_dat[48:42]
   708/1216: $509\corr_dat[48:42]
   709/1216: $508\corr_dat[48:42]
   710/1216: $507\corr_dat[48:42]
   711/1216: $506\corr_dat[48:42]
   712/1216: $505\corr_dat[48:42]
   713/1216: $504\corr_dat[48:42]
   714/1216: $503\corr_dat[48:42]
   715/1216: $502\corr_dat[48:42]
   716/1216: $501\corr_dat[48:42]
   717/1216: $500\corr_dat[48:42]
   718/1216: $499\corr_dat[48:42]
   719/1216: $498\corr_dat[48:42]
   720/1216: $497\corr_dat[48:42]
   721/1216: $496\corr_dat[48:42]
   722/1216: $495\corr_dat[48:42]
   723/1216: $494\corr_dat[48:42]
   724/1216: $493\corr_dat[48:42]
   725/1216: $492\corr_dat[48:42]
   726/1216: $491\corr_dat[48:42]
   727/1216: $490\corr_dat[48:42]
   728/1216: $489\corr_dat[48:42]
   729/1216: $488\corr_dat[48:42]
   730/1216: $487\corr_dat[48:42]
   731/1216: $486\corr_dat[48:42]
   732/1216: $485\corr_dat[48:42]
   733/1216: $484\corr_dat[48:42]
   734/1216: $483\corr_dat[48:42]
   735/1216: $482\corr_dat[48:42]
   736/1216: $481\corr_dat[48:42]
   737/1216: $480\corr_dat[48:42]
   738/1216: $479\corr_dat[48:42]
   739/1216: $478\corr_dat[48:42]
   740/1216: $477\corr_dat[48:42]
   741/1216: $476\corr_dat[48:42]
   742/1216: $475\corr_dat[48:42]
   743/1216: $474\corr_dat[48:42]
   744/1216: $473\corr_dat[48:42]
   745/1216: $472\corr_dat[48:42]
   746/1216: $471\corr_dat[48:42]
   747/1216: $470\corr_dat[48:42]
   748/1216: $469\corr_dat[48:42]
   749/1216: $468\corr_dat[48:42]
   750/1216: $467\corr_dat[48:42]
   751/1216: $466\corr_dat[48:42]
   752/1216: $465\corr_dat[48:42]
   753/1216: $464\corr_dat[48:42]
   754/1216: $463\corr_dat[48:42]
   755/1216: $462\corr_dat[48:42]
   756/1216: $461\corr_dat[48:42]
   757/1216: $460\corr_dat[48:42]
   758/1216: $459\corr_dat[48:42]
   759/1216: $458\corr_dat[48:42]
   760/1216: $457\corr_dat[48:42]
   761/1216: $456\corr_dat[41:35]
   762/1216: $455\corr_dat[41:35]
   763/1216: $454\corr_dat[41:35]
   764/1216: $453\corr_dat[41:35]
   765/1216: $452\corr_dat[41:35]
   766/1216: $451\corr_dat[41:35]
   767/1216: $450\corr_dat[41:35]
   768/1216: $449\corr_dat[41:35]
   769/1216: $448\corr_dat[41:35]
   770/1216: $447\corr_dat[41:35]
   771/1216: $446\corr_dat[41:35]
   772/1216: $445\corr_dat[41:35]
   773/1216: $444\corr_dat[41:35]
   774/1216: $443\corr_dat[41:35]
   775/1216: $442\corr_dat[41:35]
   776/1216: $441\corr_dat[41:35]
   777/1216: $440\corr_dat[41:35]
   778/1216: $439\corr_dat[41:35]
   779/1216: $438\corr_dat[41:35]
   780/1216: $437\corr_dat[41:35]
   781/1216: $436\corr_dat[41:35]
   782/1216: $435\corr_dat[41:35]
   783/1216: $434\corr_dat[41:35]
   784/1216: $433\corr_dat[41:35]
   785/1216: $432\corr_dat[41:35]
   786/1216: $431\corr_dat[41:35]
   787/1216: $430\corr_dat[41:35]
   788/1216: $429\corr_dat[41:35]
   789/1216: $428\corr_dat[41:35]
   790/1216: $427\corr_dat[41:35]
   791/1216: $426\corr_dat[41:35]
   792/1216: $425\corr_dat[41:35]
   793/1216: $424\corr_dat[41:35]
   794/1216: $423\corr_dat[41:35]
   795/1216: $422\corr_dat[41:35]
   796/1216: $421\corr_dat[41:35]
   797/1216: $420\corr_dat[41:35]
   798/1216: $419\corr_dat[41:35]
   799/1216: $418\corr_dat[41:35]
   800/1216: $417\corr_dat[41:35]
   801/1216: $416\corr_dat[41:35]
   802/1216: $415\corr_dat[41:35]
   803/1216: $414\corr_dat[41:35]
   804/1216: $413\corr_dat[41:35]
   805/1216: $412\corr_dat[41:35]
   806/1216: $411\corr_dat[41:35]
   807/1216: $410\corr_dat[41:35]
   808/1216: $409\corr_dat[41:35]
   809/1216: $408\corr_dat[41:35]
   810/1216: $407\corr_dat[41:35]
   811/1216: $406\corr_dat[41:35]
   812/1216: $405\corr_dat[41:35]
   813/1216: $404\corr_dat[41:35]
   814/1216: $403\corr_dat[41:35]
   815/1216: $402\corr_dat[41:35]
   816/1216: $401\corr_dat[41:35]
   817/1216: $400\corr_dat[41:35]
   818/1216: $399\corr_dat[41:35]
   819/1216: $398\corr_dat[41:35]
   820/1216: $397\corr_dat[41:35]
   821/1216: $396\corr_dat[41:35]
   822/1216: $395\corr_dat[41:35]
   823/1216: $394\corr_dat[41:35]
   824/1216: $393\corr_dat[41:35]
   825/1216: $392\corr_dat[41:35]
   826/1216: $391\corr_dat[41:35]
   827/1216: $390\corr_dat[41:35]
   828/1216: $389\corr_dat[41:35]
   829/1216: $388\corr_dat[41:35]
   830/1216: $387\corr_dat[41:35]
   831/1216: $386\corr_dat[41:35]
   832/1216: $385\corr_dat[41:35]
   833/1216: $384\corr_dat[41:35]
   834/1216: $383\corr_dat[41:35]
   835/1216: $382\corr_dat[41:35]
   836/1216: $381\corr_dat[41:35]
   837/1216: $380\corr_dat[34:28]
   838/1216: $379\corr_dat[34:28]
   839/1216: $378\corr_dat[34:28]
   840/1216: $377\corr_dat[34:28]
   841/1216: $376\corr_dat[34:28]
   842/1216: $375\corr_dat[34:28]
   843/1216: $374\corr_dat[34:28]
   844/1216: $373\corr_dat[34:28]
   845/1216: $372\corr_dat[34:28]
   846/1216: $371\corr_dat[34:28]
   847/1216: $370\corr_dat[34:28]
   848/1216: $369\corr_dat[34:28]
   849/1216: $368\corr_dat[34:28]
   850/1216: $367\corr_dat[34:28]
   851/1216: $366\corr_dat[34:28]
   852/1216: $365\corr_dat[34:28]
   853/1216: $364\corr_dat[34:28]
   854/1216: $363\corr_dat[34:28]
   855/1216: $362\corr_dat[34:28]
   856/1216: $361\corr_dat[34:28]
   857/1216: $360\corr_dat[34:28]
   858/1216: $359\corr_dat[34:28]
   859/1216: $358\corr_dat[34:28]
   860/1216: $357\corr_dat[34:28]
   861/1216: $356\corr_dat[34:28]
   862/1216: $355\corr_dat[34:28]
   863/1216: $354\corr_dat[34:28]
   864/1216: $353\corr_dat[34:28]
   865/1216: $352\corr_dat[34:28]
   866/1216: $351\corr_dat[34:28]
   867/1216: $350\corr_dat[34:28]
   868/1216: $349\corr_dat[34:28]
   869/1216: $348\corr_dat[34:28]
   870/1216: $347\corr_dat[34:28]
   871/1216: $346\corr_dat[34:28]
   872/1216: $345\corr_dat[34:28]
   873/1216: $344\corr_dat[34:28]
   874/1216: $343\corr_dat[34:28]
   875/1216: $342\corr_dat[34:28]
   876/1216: $341\corr_dat[34:28]
   877/1216: $340\corr_dat[34:28]
   878/1216: $339\corr_dat[34:28]
   879/1216: $338\corr_dat[34:28]
   880/1216: $337\corr_dat[34:28]
   881/1216: $336\corr_dat[34:28]
   882/1216: $335\corr_dat[34:28]
   883/1216: $334\corr_dat[34:28]
   884/1216: $333\corr_dat[34:28]
   885/1216: $332\corr_dat[34:28]
   886/1216: $331\corr_dat[34:28]
   887/1216: $330\corr_dat[34:28]
   888/1216: $329\corr_dat[34:28]
   889/1216: $328\corr_dat[34:28]
   890/1216: $327\corr_dat[34:28]
   891/1216: $326\corr_dat[34:28]
   892/1216: $325\corr_dat[34:28]
   893/1216: $324\corr_dat[34:28]
   894/1216: $323\corr_dat[34:28]
   895/1216: $322\corr_dat[34:28]
   896/1216: $321\corr_dat[34:28]
   897/1216: $320\corr_dat[34:28]
   898/1216: $319\corr_dat[34:28]
   899/1216: $318\corr_dat[34:28]
   900/1216: $317\corr_dat[34:28]
   901/1216: $316\corr_dat[34:28]
   902/1216: $315\corr_dat[34:28]
   903/1216: $314\corr_dat[34:28]
   904/1216: $313\corr_dat[34:28]
   905/1216: $312\corr_dat[34:28]
   906/1216: $311\corr_dat[34:28]
   907/1216: $310\corr_dat[34:28]
   908/1216: $309\corr_dat[34:28]
   909/1216: $308\corr_dat[34:28]
   910/1216: $307\corr_dat[34:28]
   911/1216: $306\corr_dat[34:28]
   912/1216: $305\corr_dat[34:28]
   913/1216: $304\corr_dat[27:21]
   914/1216: $303\corr_dat[27:21]
   915/1216: $302\corr_dat[27:21]
   916/1216: $301\corr_dat[27:21]
   917/1216: $300\corr_dat[27:21]
   918/1216: $299\corr_dat[27:21]
   919/1216: $298\corr_dat[27:21]
   920/1216: $297\corr_dat[27:21]
   921/1216: $296\corr_dat[27:21]
   922/1216: $295\corr_dat[27:21]
   923/1216: $294\corr_dat[27:21]
   924/1216: $293\corr_dat[27:21]
   925/1216: $292\corr_dat[27:21]
   926/1216: $291\corr_dat[27:21]
   927/1216: $290\corr_dat[27:21]
   928/1216: $289\corr_dat[27:21]
   929/1216: $288\corr_dat[27:21]
   930/1216: $287\corr_dat[27:21]
   931/1216: $286\corr_dat[27:21]
   932/1216: $285\corr_dat[27:21]
   933/1216: $284\corr_dat[27:21]
   934/1216: $283\corr_dat[27:21]
   935/1216: $282\corr_dat[27:21]
   936/1216: $281\corr_dat[27:21]
   937/1216: $280\corr_dat[27:21]
   938/1216: $279\corr_dat[27:21]
   939/1216: $278\corr_dat[27:21]
   940/1216: $277\corr_dat[27:21]
   941/1216: $276\corr_dat[27:21]
   942/1216: $275\corr_dat[27:21]
   943/1216: $274\corr_dat[27:21]
   944/1216: $273\corr_dat[27:21]
   945/1216: $272\corr_dat[27:21]
   946/1216: $271\corr_dat[27:21]
   947/1216: $270\corr_dat[27:21]
   948/1216: $269\corr_dat[27:21]
   949/1216: $268\corr_dat[27:21]
   950/1216: $267\corr_dat[27:21]
   951/1216: $266\corr_dat[27:21]
   952/1216: $265\corr_dat[27:21]
   953/1216: $264\corr_dat[27:21]
   954/1216: $263\corr_dat[27:21]
   955/1216: $262\corr_dat[27:21]
   956/1216: $261\corr_dat[27:21]
   957/1216: $260\corr_dat[27:21]
   958/1216: $259\corr_dat[27:21]
   959/1216: $258\corr_dat[27:21]
   960/1216: $257\corr_dat[27:21]
   961/1216: $256\corr_dat[27:21]
   962/1216: $255\corr_dat[27:21]
   963/1216: $254\corr_dat[27:21]
   964/1216: $253\corr_dat[27:21]
   965/1216: $252\corr_dat[27:21]
   966/1216: $251\corr_dat[27:21]
   967/1216: $250\corr_dat[27:21]
   968/1216: $249\corr_dat[27:21]
   969/1216: $248\corr_dat[27:21]
   970/1216: $247\corr_dat[27:21]
   971/1216: $246\corr_dat[27:21]
   972/1216: $245\corr_dat[27:21]
   973/1216: $244\corr_dat[27:21]
   974/1216: $243\corr_dat[27:21]
   975/1216: $242\corr_dat[27:21]
   976/1216: $241\corr_dat[27:21]
   977/1216: $240\corr_dat[27:21]
   978/1216: $239\corr_dat[27:21]
   979/1216: $238\corr_dat[27:21]
   980/1216: $237\corr_dat[27:21]
   981/1216: $236\corr_dat[27:21]
   982/1216: $235\corr_dat[27:21]
   983/1216: $234\corr_dat[27:21]
   984/1216: $233\corr_dat[27:21]
   985/1216: $232\corr_dat[27:21]
   986/1216: $231\corr_dat[27:21]
   987/1216: $230\corr_dat[27:21]
   988/1216: $229\corr_dat[27:21]
   989/1216: $228\corr_dat[20:14]
   990/1216: $227\corr_dat[20:14]
   991/1216: $226\corr_dat[20:14]
   992/1216: $225\corr_dat[20:14]
   993/1216: $224\corr_dat[20:14]
   994/1216: $223\corr_dat[20:14]
   995/1216: $222\corr_dat[20:14]
   996/1216: $221\corr_dat[20:14]
   997/1216: $220\corr_dat[20:14]
   998/1216: $219\corr_dat[20:14]
   999/1216: $218\corr_dat[20:14]
  1000/1216: $217\corr_dat[20:14]
  1001/1216: $216\corr_dat[20:14]
  1002/1216: $215\corr_dat[20:14]
  1003/1216: $214\corr_dat[20:14]
  1004/1216: $213\corr_dat[20:14]
  1005/1216: $212\corr_dat[20:14]
  1006/1216: $211\corr_dat[20:14]
  1007/1216: $210\corr_dat[20:14]
  1008/1216: $209\corr_dat[20:14]
  1009/1216: $208\corr_dat[20:14]
  1010/1216: $207\corr_dat[20:14]
  1011/1216: $206\corr_dat[20:14]
  1012/1216: $205\corr_dat[20:14]
  1013/1216: $204\corr_dat[20:14]
  1014/1216: $203\corr_dat[20:14]
  1015/1216: $202\corr_dat[20:14]
  1016/1216: $201\corr_dat[20:14]
  1017/1216: $200\corr_dat[20:14]
  1018/1216: $199\corr_dat[20:14]
  1019/1216: $198\corr_dat[20:14]
  1020/1216: $197\corr_dat[20:14]
  1021/1216: $196\corr_dat[20:14]
  1022/1216: $195\corr_dat[20:14]
  1023/1216: $194\corr_dat[20:14]
  1024/1216: $193\corr_dat[20:14]
  1025/1216: $192\corr_dat[20:14]
  1026/1216: $191\corr_dat[20:14]
  1027/1216: $190\corr_dat[20:14]
  1028/1216: $189\corr_dat[20:14]
  1029/1216: $188\corr_dat[20:14]
  1030/1216: $187\corr_dat[20:14]
  1031/1216: $186\corr_dat[20:14]
  1032/1216: $185\corr_dat[20:14]
  1033/1216: $184\corr_dat[20:14]
  1034/1216: $183\corr_dat[20:14]
  1035/1216: $182\corr_dat[20:14]
  1036/1216: $181\corr_dat[20:14]
  1037/1216: $180\corr_dat[20:14]
  1038/1216: $179\corr_dat[20:14]
  1039/1216: $178\corr_dat[20:14]
  1040/1216: $177\corr_dat[20:14]
  1041/1216: $176\corr_dat[20:14]
  1042/1216: $175\corr_dat[20:14]
  1043/1216: $174\corr_dat[20:14]
  1044/1216: $173\corr_dat[20:14]
  1045/1216: $172\corr_dat[20:14]
  1046/1216: $171\corr_dat[20:14]
  1047/1216: $170\corr_dat[20:14]
  1048/1216: $169\corr_dat[20:14]
  1049/1216: $168\corr_dat[20:14]
  1050/1216: $167\corr_dat[20:14]
  1051/1216: $166\corr_dat[20:14]
  1052/1216: $165\corr_dat[20:14]
  1053/1216: $164\corr_dat[20:14]
  1054/1216: $163\corr_dat[20:14]
  1055/1216: $162\corr_dat[20:14]
  1056/1216: $161\corr_dat[20:14]
  1057/1216: $160\corr_dat[20:14]
  1058/1216: $159\corr_dat[20:14]
  1059/1216: $158\corr_dat[20:14]
  1060/1216: $157\corr_dat[20:14]
  1061/1216: $156\corr_dat[20:14]
  1062/1216: $155\corr_dat[20:14]
  1063/1216: $154\corr_dat[20:14]
  1064/1216: $153\corr_dat[20:14]
  1065/1216: $152\corr_dat[13:7]
  1066/1216: $151\corr_dat[13:7]
  1067/1216: $150\corr_dat[13:7]
  1068/1216: $149\corr_dat[13:7]
  1069/1216: $148\corr_dat[13:7]
  1070/1216: $147\corr_dat[13:7]
  1071/1216: $146\corr_dat[13:7]
  1072/1216: $145\corr_dat[13:7]
  1073/1216: $144\corr_dat[13:7]
  1074/1216: $143\corr_dat[13:7]
  1075/1216: $142\corr_dat[13:7]
  1076/1216: $141\corr_dat[13:7]
  1077/1216: $140\corr_dat[13:7]
  1078/1216: $139\corr_dat[13:7]
  1079/1216: $138\corr_dat[13:7]
  1080/1216: $137\corr_dat[13:7]
  1081/1216: $136\corr_dat[13:7]
  1082/1216: $135\corr_dat[13:7]
  1083/1216: $134\corr_dat[13:7]
  1084/1216: $133\corr_dat[13:7]
  1085/1216: $132\corr_dat[13:7]
  1086/1216: $131\corr_dat[13:7]
  1087/1216: $130\corr_dat[13:7]
  1088/1216: $129\corr_dat[13:7]
  1089/1216: $128\corr_dat[13:7]
  1090/1216: $127\corr_dat[13:7]
  1091/1216: $126\corr_dat[13:7]
  1092/1216: $125\corr_dat[13:7]
  1093/1216: $124\corr_dat[13:7]
  1094/1216: $123\corr_dat[13:7]
  1095/1216: $122\corr_dat[13:7]
  1096/1216: $121\corr_dat[13:7]
  1097/1216: $120\corr_dat[13:7]
  1098/1216: $119\corr_dat[13:7]
  1099/1216: $118\corr_dat[13:7]
  1100/1216: $117\corr_dat[13:7]
  1101/1216: $116\corr_dat[13:7]
  1102/1216: $115\corr_dat[13:7]
  1103/1216: $114\corr_dat[13:7]
  1104/1216: $113\corr_dat[13:7]
  1105/1216: $112\corr_dat[13:7]
  1106/1216: $111\corr_dat[13:7]
  1107/1216: $110\corr_dat[13:7]
  1108/1216: $109\corr_dat[13:7]
  1109/1216: $108\corr_dat[13:7]
  1110/1216: $107\corr_dat[13:7]
  1111/1216: $106\corr_dat[13:7]
  1112/1216: $105\corr_dat[13:7]
  1113/1216: $104\corr_dat[13:7]
  1114/1216: $103\corr_dat[13:7]
  1115/1216: $102\corr_dat[13:7]
  1116/1216: $101\corr_dat[13:7]
  1117/1216: $100\corr_dat[13:7]
  1118/1216: $99\corr_dat[13:7]
  1119/1216: $98\corr_dat[13:7]
  1120/1216: $97\corr_dat[13:7]
  1121/1216: $96\corr_dat[13:7]
  1122/1216: $95\corr_dat[13:7]
  1123/1216: $94\corr_dat[13:7]
  1124/1216: $93\corr_dat[13:7]
  1125/1216: $92\corr_dat[13:7]
  1126/1216: $91\corr_dat[13:7]
  1127/1216: $90\corr_dat[13:7]
  1128/1216: $89\corr_dat[13:7]
  1129/1216: $88\corr_dat[13:7]
  1130/1216: $87\corr_dat[13:7]
  1131/1216: $86\corr_dat[13:7]
  1132/1216: $85\corr_dat[13:7]
  1133/1216: $84\corr_dat[13:7]
  1134/1216: $83\corr_dat[13:7]
  1135/1216: $82\corr_dat[13:7]
  1136/1216: $81\corr_dat[13:7]
  1137/1216: $80\corr_dat[13:7]
  1138/1216: $79\corr_dat[13:7]
  1139/1216: $78\corr_dat[13:7]
  1140/1216: $77\corr_dat[13:7]
  1141/1216: $76\corr_dat[6:0]
  1142/1216: $75\corr_dat[6:0]
  1143/1216: $74\corr_dat[6:0]
  1144/1216: $73\corr_dat[6:0]
  1145/1216: $72\corr_dat[6:0]
  1146/1216: $71\corr_dat[6:0]
  1147/1216: $70\corr_dat[6:0]
  1148/1216: $69\corr_dat[6:0]
  1149/1216: $68\corr_dat[6:0]
  1150/1216: $67\corr_dat[6:0]
  1151/1216: $66\corr_dat[6:0]
  1152/1216: $65\corr_dat[6:0]
  1153/1216: $64\corr_dat[6:0]
  1154/1216: $63\corr_dat[6:0]
  1155/1216: $62\corr_dat[6:0]
  1156/1216: $61\corr_dat[6:0]
  1157/1216: $60\corr_dat[6:0]
  1158/1216: $59\corr_dat[6:0]
  1159/1216: $58\corr_dat[6:0]
  1160/1216: $57\corr_dat[6:0]
  1161/1216: $56\corr_dat[6:0]
  1162/1216: $55\corr_dat[6:0]
  1163/1216: $54\corr_dat[6:0]
  1164/1216: $53\corr_dat[6:0]
  1165/1216: $52\corr_dat[6:0]
  1166/1216: $51\corr_dat[6:0]
  1167/1216: $50\corr_dat[6:0]
  1168/1216: $49\corr_dat[6:0]
  1169/1216: $48\corr_dat[6:0]
  1170/1216: $47\corr_dat[6:0]
  1171/1216: $46\corr_dat[6:0]
  1172/1216: $45\corr_dat[6:0]
  1173/1216: $44\corr_dat[6:0]
  1174/1216: $43\corr_dat[6:0]
  1175/1216: $42\corr_dat[6:0]
  1176/1216: $41\corr_dat[6:0]
  1177/1216: $40\corr_dat[6:0]
  1178/1216: $39\corr_dat[6:0]
  1179/1216: $38\corr_dat[6:0]
  1180/1216: $37\corr_dat[6:0]
  1181/1216: $36\corr_dat[6:0]
  1182/1216: $35\corr_dat[6:0]
  1183/1216: $34\corr_dat[6:0]
  1184/1216: $33\corr_dat[6:0]
  1185/1216: $32\corr_dat[6:0]
  1186/1216: $31\corr_dat[6:0]
  1187/1216: $30\corr_dat[6:0]
  1188/1216: $29\corr_dat[6:0]
  1189/1216: $28\corr_dat[6:0]
  1190/1216: $27\corr_dat[6:0]
  1191/1216: $26\corr_dat[6:0]
  1192/1216: $25\corr_dat[6:0]
  1193/1216: $24\corr_dat[6:0]
  1194/1216: $23\corr_dat[6:0]
  1195/1216: $22\corr_dat[6:0]
  1196/1216: $21\corr_dat[6:0]
  1197/1216: $20\corr_dat[6:0]
  1198/1216: $19\corr_dat[6:0]
  1199/1216: $18\corr_dat[6:0]
  1200/1216: $17\corr_dat[6:0]
  1201/1216: $16\corr_dat[6:0]
  1202/1216: $15\corr_dat[6:0]
  1203/1216: $14\corr_dat[6:0]
  1204/1216: $13\corr_dat[6:0]
  1205/1216: $12\corr_dat[6:0]
  1206/1216: $11\corr_dat[6:0]
  1207/1216: $10\corr_dat[6:0]
  1208/1216: $9\corr_dat[6:0]
  1209/1216: $8\corr_dat[6:0]
  1210/1216: $7\corr_dat[6:0]
  1211/1216: $6\corr_dat[6:0]
  1212/1216: $5\corr_dat[6:0]
  1213/1216: $4\corr_dat[6:0]
  1214/1216: $3\corr_dat[6:0]
  1215/1216: $2\corr_dat[6:0]
  1216/1216: $1\corr_dat[6:0]
Creating decoders for process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:27$13592'.
     1/2: $0\corr_vld[0:0]
     2/2: $0\shift_register[75:0]
Creating decoders for process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:16$11142'.
Creating decoders for process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
     1/60: $10\s4_correlation[3:0]
     2/60: $10\s3_correlation[3:0]
     3/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10987[9:0]$11130
     4/60: $10\s2_correlation[3:0]
     5/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10986[9:0]$11129
     6/60: $10\s1_correlation[3:0]
     7/60: $9\s4_correlation[3:0]
     8/60: $9\s3_correlation[3:0]
     9/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10985[9:0]$11117
    10/60: $9\s2_correlation[3:0]
    11/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10984[9:0]$11116
    12/60: $9\s1_correlation[3:0]
    13/60: $8\s4_correlation[3:0]
    14/60: $8\s3_correlation[3:0]
    15/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10983[9:0]$11104
    16/60: $8\s2_correlation[3:0]
    17/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10982[9:0]$11103
    18/60: $8\s1_correlation[3:0]
    19/60: $7\s4_correlation[3:0]
    20/60: $7\s3_correlation[3:0]
    21/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10981[9:0]$11091
    22/60: $7\s2_correlation[3:0]
    23/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10980[9:0]$11090
    24/60: $7\s1_correlation[3:0]
    25/60: $6\s4_correlation[3:0]
    26/60: $6\s3_correlation[3:0]
    27/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10979[9:0]$11078
    28/60: $6\s2_correlation[3:0]
    29/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10978[9:0]$11077
    30/60: $6\s1_correlation[3:0]
    31/60: $5\s4_correlation[3:0]
    32/60: $5\s3_correlation[3:0]
    33/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10977[9:0]$11065
    34/60: $5\s2_correlation[3:0]
    35/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10976[9:0]$11064
    36/60: $5\s1_correlation[3:0]
    37/60: $4\s4_correlation[3:0]
    38/60: $4\s3_correlation[3:0]
    39/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10975[9:0]$11052
    40/60: $4\s2_correlation[3:0]
    41/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10974[9:0]$11051
    42/60: $4\s1_correlation[3:0]
    43/60: $3\s4_correlation[3:0]
    44/60: $3\s3_correlation[3:0]
    45/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10973[9:0]$11039
    46/60: $3\s2_correlation[3:0]
    47/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10972[9:0]$11038
    48/60: $3\s1_correlation[3:0]
    49/60: $2\s4_correlation[3:0]
    50/60: $2\s3_correlation[3:0]
    51/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10971[9:0]$11026
    52/60: $2\s2_correlation[3:0]
    53/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10970[9:0]$11025
    54/60: $2\s1_correlation[3:0]
    55/60: $1\s4_correlation[3:0]
    56/60: $1\s3_correlation[3:0]
    57/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10969[9:0]$11013
    58/60: $1\s2_correlation[3:0]
    59/60: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10968[9:0]$11012
    60/60: $1\s1_correlation[3:0]
Creating decoders for process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:31$10988'.
     1/2: $0\corr_vld[0:0]
     2/2: $0\shift_register[9:0]
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:26$325'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:24$324'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:23$323'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:21$322'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:20$321'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:19$320'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:18$319'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
     1/3: { $0\wr_wrap_reg[0:0] $0\wr_ptr_reg[11:0] }
     2/3: { $0\wr_wrap[0:0] $0\wr_ptr[11:0] }
     3/3: { $0\rd_wrap[0:0] $0\rd_ptr[11:0] }
Creating decoders for process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:12$261'.
Creating decoders for process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:11$260'.
Creating decoders for process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:25$259'.
     1/2: $0\ff2[0:0]
     2/2: $0\ff1[0:0]
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:37$255'.
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:31$254'.
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:28$253'.
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:26$252'.
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:150$251'.
     1/3: $0\out_vld[0:0]
     2/3: $0\count[11:0]
     3/3: $0\state[1:0]
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:133$246'.
     1/2: $1\next_count[11:0]
     2/2: $1\next_state[1:0]
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:90$223'.
     1/3: $0\max_corr[6:0]
     2/3: $0\max_bank[3:0]
     3/3: $0\offset[11:0]
Creating decoders for process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:78$206'.
     1/32: $16\cur_corr[6:0]
     2/32: $16\cur_bank[3:0]
     3/32: $15\cur_corr[6:0]
     4/32: $15\cur_bank[3:0]
     5/32: $14\cur_corr[6:0]
     6/32: $14\cur_bank[3:0]
     7/32: $13\cur_corr[6:0]
     8/32: $13\cur_bank[3:0]
     9/32: $12\cur_corr[6:0]
    10/32: $12\cur_bank[3:0]
    11/32: $11\cur_corr[6:0]
    12/32: $11\cur_bank[3:0]
    13/32: $10\cur_corr[6:0]
    14/32: $10\cur_bank[3:0]
    15/32: $9\cur_corr[6:0]
    16/32: $9\cur_bank[3:0]
    17/32: $8\cur_corr[6:0]
    18/32: $8\cur_bank[3:0]
    19/32: $7\cur_corr[6:0]
    20/32: $7\cur_bank[3:0]
    21/32: $6\cur_corr[6:0]
    22/32: $6\cur_bank[3:0]
    23/32: $5\cur_corr[6:0]
    24/32: $5\cur_bank[3:0]
    25/32: $4\cur_corr[6:0]
    26/32: $4\cur_bank[3:0]
    27/32: $3\cur_corr[6:0]
    28/32: $3\cur_bank[3:0]
    29/32: $2\cur_corr[6:0]
    30/32: $2\cur_bank[3:0]
    31/32: $1\cur_corr[6:0]
    32/32: $1\cur_bank[3:0]
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:29$130'.
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:27$129'.
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:26$128'.
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:24$127'.
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:23$126'.
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:30$131'.
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
     1/9: $0\update_bit_period[0:0]
     2/9: $0\update_bit_symbol[0:0]
     3/9: $0\valid[0:0]
     4/9: $0\erly_corr[15:0]
     5/9: $0\late_corr[15:0]
     6/9: $0\ontime_corr[15:0]
     7/9: $0\bit_period[5:0]
     8/9: $0\bit_symbol[1:0]
     9/9: $0\count[5:0]
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:104$93'.
     1/2: $2\max_sample[1:0]
     2/2: $1\max_sample[1:0]
Creating decoders for process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:78$83'.
     1/3: $3\max_symbol[1:0]
     2/3: $2\max_symbol[1:0]
     3/3: $1\max_symbol[1:0]
Creating decoders for process `\crc16.$proc$../source/crc/crc16.v:21$7'.
     1/17: $2\crc[15:0] [15]
     2/17: $2\crc[15:0] [0]
     3/17: $2\crc[15:0] [1]
     4/17: $2\crc[15:0] [2]
     5/17: $2\crc[15:0] [3]
     6/17: $2\crc[15:0] [4]
     7/17: $2\crc[15:0] [5]
     8/17: $2\crc[15:0] [6]
     9/17: $2\crc[15:0] [7]
    10/17: $2\crc[15:0] [8]
    11/17: $2\crc[15:0] [9]
    12/17: $2\crc[15:0] [10]
    13/17: $2\crc[15:0] [11]
    14/17: $2\crc[15:0] [12]
    15/17: $2\crc[15:0] [13]
    16/17: $2\crc[15:0] [14]
    17/17: $1\crc[15:0]
Creating decoders for process `\crc5.$proc$../source/crc/crc5.v:21$3'.
     1/6: $2\crc[4:0] [4]
     2/6: $2\crc[4:0] [0]
     3/6: $2\crc[4:0] [1]
     4/6: $2\crc[4:0] [2]
     5/6: $2\crc[4:0] [3]
     6/6: $1\crc[4:0]

3.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.\corr_dat' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.\i' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.\j' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11236' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11237' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11238' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11239' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11240' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11241' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11242' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11243' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11244' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11245' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11246' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11247' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11248' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11249' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11250' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11251' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11252' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11253' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11254' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11255' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11256' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11257' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11258' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11259' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11260' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11261' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11262' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11263' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11264' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11265' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11266' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11267' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11268' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11269' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11270' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11271' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11272' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11273' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11274' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11275' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11276' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11277' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11278' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11279' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11280' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11281' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11282' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11283' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11284' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11285' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11286' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11287' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11288' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11289' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11290' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11291' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11292' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11293' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11294' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11295' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11296' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11297' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11298' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11299' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11300' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11301' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11302' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11303' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11304' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11305' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11306' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11307' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11308' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11309' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11310' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11311' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11388' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11389' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11390' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11391' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11392' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11393' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11394' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11395' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11396' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11397' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11398' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11399' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11400' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11401' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11402' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11403' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11404' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11405' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11406' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11407' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11408' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11409' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11410' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11411' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11412' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11413' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11414' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11415' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11416' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11417' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11418' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11419' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11420' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11421' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11422' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11423' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11424' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11425' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11426' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11427' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11428' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11429' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11430' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11431' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11432' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11433' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11434' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11435' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11436' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11437' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11438' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11439' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11440' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11441' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11442' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11443' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11444' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11445' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11446' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11447' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11448' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11449' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11450' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11451' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11452' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11453' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11454' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11455' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11456' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11457' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11458' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11459' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11460' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11461' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11462' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11463' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11540' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11541' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11542' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11543' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11544' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11545' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11546' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11547' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11548' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11549' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11550' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11551' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11552' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11553' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11554' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11555' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11556' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11557' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11558' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11559' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11560' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11561' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11562' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11563' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11564' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11565' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11566' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11567' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11568' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11569' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11570' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11571' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11572' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11573' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11574' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11575' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11576' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11577' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11578' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11579' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11580' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11581' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11582' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11583' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11584' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11585' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11586' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11587' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11588' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11589' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11590' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11591' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11592' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11593' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11594' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11595' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11596' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11597' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11598' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11599' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11600' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11601' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11602' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11603' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11604' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11605' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11606' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11607' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11608' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11609' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11610' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11611' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11612' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11613' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11614' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11615' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11692' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11693' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11694' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11695' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11696' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11697' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11698' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11699' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11700' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11701' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11702' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11703' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11704' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11705' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11706' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11707' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11708' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11709' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11710' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11711' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11712' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11713' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11714' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11715' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11716' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11717' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11718' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11719' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11720' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11721' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11722' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11723' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11724' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11725' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11726' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11727' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11728' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11729' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11730' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11731' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11732' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11733' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11734' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11735' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11736' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11737' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11738' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11739' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11740' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11741' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11742' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11743' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11744' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11745' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11746' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11747' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11748' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11749' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11750' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11751' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11752' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11753' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11754' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11755' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11756' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11757' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11758' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11759' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11760' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11761' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11762' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11763' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11764' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11765' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11766' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11767' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11844' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11845' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11846' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11847' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11848' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11849' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11850' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11851' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11852' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11853' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11854' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11855' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11856' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11857' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11858' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11859' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11860' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11861' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11862' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11863' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11864' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11865' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11866' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11867' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11868' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11869' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11870' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11871' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11872' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11873' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11874' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11875' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11876' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11877' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11878' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11879' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11880' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11881' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11882' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11883' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11884' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11885' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11886' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11887' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11888' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11889' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11890' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11891' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11892' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11893' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11894' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11895' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11896' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11897' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11898' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11899' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11900' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11901' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11902' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11903' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11904' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11905' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11906' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11907' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11908' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11909' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11910' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11911' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11912' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11913' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11914' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11915' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11916' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11917' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11918' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11919' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11996' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11997' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11998' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$11999' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12000' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12001' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12002' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12003' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12004' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12005' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12006' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12007' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12008' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12009' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12010' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12011' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12012' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12013' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12014' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12015' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12016' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12017' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12018' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12019' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12020' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12021' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12022' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12023' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12024' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12025' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12026' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12027' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12028' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12029' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12030' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12031' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12032' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12033' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12034' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12035' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12036' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12037' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12038' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12039' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12040' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12041' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12042' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12043' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12044' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12045' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12046' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12047' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12048' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12049' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12050' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12051' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12052' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12053' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12054' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12055' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12056' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12057' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12058' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12059' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12060' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12061' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12062' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12063' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12064' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12065' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12066' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12067' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12068' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12069' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12070' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12071' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12148' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12149' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12150' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12151' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12152' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12153' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12154' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12155' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12156' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12157' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12158' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12159' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12160' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12161' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12162' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12163' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12164' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12165' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12166' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12167' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12168' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12169' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12170' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12171' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12172' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12173' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12174' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12175' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12176' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12177' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12178' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12179' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12180' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12181' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12182' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12183' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12184' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12185' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12186' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12187' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12188' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12189' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12190' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12191' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12192' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12193' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12194' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12195' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12196' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12197' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12198' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12199' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12200' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12201' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12202' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12203' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12204' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12205' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12206' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12207' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12208' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12209' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12210' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12211' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12212' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12213' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12214' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12215' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12216' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12217' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12218' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12219' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12220' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12221' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12222' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12223' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12300' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12301' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12302' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12303' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12304' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12305' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12306' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12307' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12308' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12309' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12310' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12311' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12312' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12313' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12314' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12315' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12316' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12317' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12318' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12319' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12320' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12321' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12322' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12323' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12324' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12325' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12326' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12327' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12328' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12329' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12330' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12331' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12332' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12333' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12334' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12335' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12336' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12337' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12338' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12339' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12340' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12341' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12342' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12343' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12344' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12345' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12346' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12347' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12348' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12349' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12350' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12351' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12352' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12353' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12354' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12355' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12356' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12357' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12358' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12359' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12360' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12361' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12362' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12363' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12364' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12365' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12366' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12367' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12368' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12369' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12370' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12371' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12372' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12373' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12374' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12375' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12452' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12453' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12454' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12455' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12456' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12457' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12458' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12459' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12460' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12461' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12462' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12463' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12464' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12465' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12466' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12467' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12468' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12469' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12470' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12471' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12472' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12473' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12474' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12475' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12476' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12477' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12478' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12479' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12480' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12481' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12482' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12483' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12484' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12485' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12486' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12487' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12488' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12489' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12490' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12491' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12492' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12493' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12494' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12495' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12496' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12497' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12498' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12499' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12500' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12501' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12502' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12503' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12504' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12505' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12506' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12507' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12508' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12509' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12510' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12511' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12512' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12513' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12514' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12515' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12516' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12517' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12518' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12519' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12520' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12521' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12522' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12523' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12524' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12525' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12526' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12527' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12604' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12605' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12606' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12607' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12608' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12609' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12610' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12611' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12612' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12613' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12614' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12615' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12616' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12617' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12618' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12619' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12620' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12621' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12622' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12623' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12624' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12625' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12626' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12627' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12628' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12629' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12630' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12631' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12632' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12633' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12634' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12635' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12636' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12637' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12638' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12639' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12640' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12641' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12642' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12643' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12644' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12645' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12646' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12647' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12648' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12649' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12650' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12651' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12652' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12653' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12654' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12655' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12656' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12657' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12658' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12659' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12660' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12661' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12662' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12663' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12664' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12665' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12666' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12667' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12668' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12669' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12670' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12671' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12672' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12673' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12674' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12675' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12676' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12677' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12678' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12679' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12756' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12757' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12758' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12759' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12760' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12761' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12762' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12763' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12764' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12765' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12766' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12767' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12768' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12769' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12770' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12771' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12772' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12773' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12774' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12775' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12776' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12777' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12778' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12779' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12780' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12781' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12782' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12783' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12784' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12785' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12786' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12787' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12788' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12789' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12790' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12791' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12792' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12793' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12794' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12795' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12796' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12797' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12798' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12799' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12800' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12801' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12802' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12803' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12804' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12805' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12806' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12807' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12808' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12809' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12810' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12811' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12812' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12813' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12814' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12815' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12816' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12817' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12818' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12819' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12820' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12821' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12822' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12823' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12824' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12825' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12826' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12827' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12828' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12829' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12830' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12831' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12908' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12909' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12910' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12911' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12912' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12913' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12914' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12915' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12916' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12917' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12918' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12919' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12920' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12921' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12922' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12923' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12924' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12925' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12926' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12927' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12928' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12929' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12930' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12931' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12932' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12933' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12934' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12935' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12936' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12937' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12938' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12939' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12940' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12941' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12942' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12943' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12944' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12945' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12946' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12947' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12948' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12949' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12950' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12951' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12952' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12953' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12954' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12955' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12956' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12957' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12958' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12959' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12960' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12961' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12962' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12963' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12964' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12965' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12966' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12967' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12968' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12969' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12970' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12971' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12972' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12973' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12974' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12975' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12976' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12977' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12978' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12979' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12980' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12981' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12982' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$12983' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13060' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13061' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13062' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13063' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13064' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13065' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13066' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13067' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13068' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13069' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13070' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13071' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13072' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13073' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13074' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13075' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13076' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13077' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13078' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13079' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13080' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13081' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13082' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13083' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13084' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13085' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13086' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13087' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13088' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13089' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13090' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13091' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13092' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13093' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13094' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13095' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13096' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13097' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13098' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13099' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13100' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13101' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13102' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13103' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13104' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13105' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13106' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13107' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13108' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13109' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13110' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13111' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13112' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13113' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13114' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13115' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13116' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13117' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13118' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13119' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13120' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13121' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13122' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13123' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13124' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13125' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13126' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13127' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13128' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13129' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13130' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13131' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13132' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13133' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13134' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13135' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13212' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13213' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13214' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13215' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13216' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13217' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13218' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13219' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13220' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13221' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13222' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13223' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13224' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13225' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13226' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13227' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13228' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13229' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13230' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13231' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13232' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13233' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13234' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13235' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13236' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13237' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13238' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13239' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13240' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13241' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13242' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13243' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13244' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13245' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13246' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13247' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13248' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13249' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13250' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13251' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13252' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13253' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13254' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13255' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13256' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13257' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13258' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13259' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13260' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13261' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13262' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13263' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13264' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13265' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13266' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13267' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13268' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13269' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13270' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13271' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13272' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13273' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13274' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13275' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13276' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13277' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13278' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13279' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13280' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13281' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13282' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13283' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13284' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13285' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13286' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13287' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13364' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13365' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13366' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13367' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13368' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13369' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13370' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13371' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13372' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13373' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13374' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13375' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13376' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13377' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13378' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13379' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13380' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13381' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13382' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13383' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13384' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13385' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13386' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13387' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13388' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13389' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13390' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13391' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13392' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13393' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13394' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13395' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13396' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13397' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13398' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13399' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13400' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13401' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13402' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13403' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13404' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13405' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13406' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13407' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13408' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13409' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13410' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13411' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13412' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13413' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13414' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13415' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13416' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13417' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13418' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13419' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13420' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13421' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13422' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13423' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13424' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13425' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13426' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13427' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13428' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13429' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13430' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13431' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13432' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13433' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13434' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13435' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13436' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13437' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13438' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13439' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13516' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13517' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13518' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13519' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13520' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13521' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13522' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13523' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13524' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13525' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13526' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13527' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13528' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13529' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13530' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13531' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13532' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13533' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13534' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13535' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13536' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13537' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13538' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13539' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13540' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13541' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13542' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13543' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13544' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13545' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13546' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13547' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13548' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13549' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13550' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13551' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13552' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13553' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13554' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13555' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13556' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13557' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13558' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13559' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13560' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13561' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13562' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13563' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13564' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13565' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13566' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13567' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13568' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13569' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13570' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13571' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13572' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13573' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13574' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13575' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13576' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13577' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13578' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13579' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13580' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13581' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13582' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13583' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13584' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13585' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13586' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13587' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13588' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13589' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13590' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$13591' from process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.\j' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.\s1_correlation' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.\s2_correlation' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.\s3_correlation' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.\s4_correlation' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10968' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10969' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10970' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10971' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10972' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10973' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10974' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10975' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10976' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10977' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10978' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10979' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10980' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10981' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10982' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10983' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10984' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10985' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$10986' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$10987' from process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
No latch inferred for signal `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.\wr_en_reg' from process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:26$325'.
Latch inferred for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\next_state' from process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:133$246': $auto$proc_dlatch.cc:417:proc_dlatch$26697
Latch inferred for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\next_count' from process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:133$246': $auto$proc_dlatch.cc:417:proc_dlatch$26720
No latch inferred for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\cur_bank' from process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:78$206'.
No latch inferred for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\cur_corr' from process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:78$206'.
No latch inferred for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\i' from process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:78$206'.
No latch inferred for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\max_sample' from process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:104$93'.
No latch inferred for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\max_symbol' from process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:78$83'.

3.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.\rd_data' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$22131'.
  created $dff cell `$procdff$26743' with positive edge clock.
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$22130_ADDR' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$22131'.
  created $dff cell `$procdff$26744' with positive edge clock.
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$22130_DATA' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$22131'.
  created $dff cell `$procdff$26745' with positive edge clock.
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$22130_EN' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$22131'.
  created $dff cell `$procdff$26746' with positive edge clock.
Creating register for signal `$paramod\strb_gen\N=3.\strobe' using process `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:12$22112'.
  created $dff cell `$procdff$26747' with positive edge clock.
Creating register for signal `$paramod\strb_gen\N=3.\counter' using process `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:12$22112'.
  created $dff cell `$procdff$26748' with positive edge clock.
Creating register for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.\corr_vld' using process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:27$13592'.
  created $dff cell `$procdff$26749' with positive edge clock.
Creating register for signal `$paramod\preamble_correlator\LENGTH=76\BANKS=16.\shift_register' using process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:27$13592'.
  created $dff cell `$procdff$26750' with positive edge clock.
Creating register for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.\corr_vld' using process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:31$10988'.
  created $dff cell `$procdff$26751' with positive edge clock.
Creating register for signal `$paramod\bits_correlator\LENGTH=10\BANKS=16.\shift_register' using process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:31$10988'.
  created $dff cell `$procdff$26752' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.\rd_wrap' using process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
  created $dff cell `$procdff$26753' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.\wr_wrap' using process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
  created $dff cell `$procdff$26754' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.\rd_ptr' using process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
  created $dff cell `$procdff$26755' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.\wr_ptr' using process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
  created $dff cell `$procdff$26756' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.\wr_wrap_reg' using process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
  created $dff cell `$procdff$26757' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.\wr_ptr_reg' using process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
  created $dff cell `$procdff$26758' with positive edge clock.
Creating register for signal `$paramod\sampler\N=3.\ff1' using process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:25$259'.
  created $dff cell `$procdff$26759' with positive edge clock.
Creating register for signal `$paramod\sampler\N=3.\ff2' using process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:25$259'.
  created $dff cell `$procdff$26760' with positive edge clock.
Creating register for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\out_vld' using process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:150$251'.
  created $dff cell `$procdff$26761' with positive edge clock.
Creating register for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\count' using process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:150$251'.
  created $dff cell `$procdff$26762' with positive edge clock.
Creating register for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\state' using process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:150$251'.
  created $dff cell `$procdff$26763' with positive edge clock.
Creating register for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\offset' using process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:90$223'.
  created $dff cell `$procdff$26764' with positive edge clock.
Creating register for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\max_bank' using process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:90$223'.
  created $dff cell `$procdff$26765' with positive edge clock.
Creating register for signal `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.\max_corr' using process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:90$223'.
  created $dff cell `$procdff$26766' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\count' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26767' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\valid' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26768' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\update_bit_symbol' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26769' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\update_bit_period' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26770' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\bit_symbol' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26771' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\bit_period' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26772' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\ontime_corr' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26773' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\late_corr' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26774' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.\erly_corr' using process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
  created $dff cell `$procdff$26775' with positive edge clock.
Creating register for signal `\crc16.\crc' using process `\crc16.$proc$../source/crc/crc16.v:21$7'.
  created $dff cell `$procdff$26776' with positive edge clock.
Creating register for signal `\crc5.\crc' using process `\crc5.$proc$../source/crc/crc5.v:21$3'.
  created $dff cell `$procdff$26777' with positive edge clock.

3.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$22131'.
Removing empty process `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$22131'.
Removing empty process `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:10$22115'.
Found and cleaned up 2 empty switches in `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:12$22112'.
Removing empty process `$paramod\strb_gen\N=3.$proc$../source/clk/strb_gen.v:12$22112'.
Removing empty process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:18$22110'.
Found and cleaned up 1216 empty switches in `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
Removing empty process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:39$13593'.
Found and cleaned up 2 empty switches in `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:27$13592'.
Removing empty process `$paramod\preamble_correlator\LENGTH=76\BANKS=16.$proc$../source/detect_preamble/preamble_correlator.v:27$13592'.
Removing empty process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:16$11142'.
Found and cleaned up 10 empty switches in `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
Removing empty process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:43$10989'.
Found and cleaned up 2 empty switches in `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:31$10988'.
Removing empty process `$paramod\bits_correlator\LENGTH=10\BANKS=16.$proc$../source/detect_bits/bits_correlator.v:31$10988'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:26$325'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:24$324'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:23$323'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:21$322'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:20$321'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:19$320'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:18$319'.
Found and cleaned up 2 empty switches in `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$308'.
Removing empty process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:12$261'.
Removing empty process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:11$260'.
Found and cleaned up 1 empty switch in `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:25$259'.
Removing empty process `$paramod\sampler\N=3.$proc$../source/clk/sampler.v:25$259'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:37$255'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:31$254'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:28$253'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:26$252'.
Found and cleaned up 1 empty switch in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:150$251'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:150$251'.
Found and cleaned up 1 empty switch in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:133$246'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:133$246'.
Found and cleaned up 3 empty switches in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:90$223'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:90$223'.
Found and cleaned up 16 empty switches in `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:78$206'.
Removing empty process `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$proc$../source/detect_preamble/preamble_detector.v:78$206'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:29$130'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:27$129'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:26$128'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:24$127'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:23$126'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:30$131'.
Found and cleaned up 8 empty switches in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:123$116'.
Found and cleaned up 2 empty switches in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:104$93'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:104$93'.
Found and cleaned up 3 empty switches in `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:78$83'.
Removing empty process `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:78$83'.
Found and cleaned up 2 empty switches in `\crc16.$proc$../source/crc/crc16.v:21$7'.
Removing empty process `crc16.$proc$../source/crc/crc16.v:21$7'.
Found and cleaned up 2 empty switches in `\crc5.$proc$../source/crc/crc5.v:21$3'.
Removing empty process `crc5.$proc$../source/crc/crc5.v:21$3'.
Cleaned up 1274 empty switches.

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~32 debug messages>
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
<suppressed ~4 debug messages>
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module pll.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
<suppressed ~17 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
<suppressed ~20 debug messages>
Optimizing module crc16.
Optimizing module crc5.
<suppressed ~1 debug messages>
Optimizing module top.

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \top..
Removed 22 unused cells and 5401 unused wires.
<suppressed ~51 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
checking module $paramod\bits_correlator\LENGTH=10\BANKS=16..
checking module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
checking module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
checking module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
checking module $paramod\sampler\N=3..
checking module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
checking module $paramod\strb_gen\N=3..
checking module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
checking module crc16..
checking module crc5..
checking module pll..
checking module top..
found and reported 0 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
<suppressed ~84 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
<suppressed ~21 debug messages>
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
<suppressed ~7200 debug messages>
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 2456 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$26542.
    dead port 1/2 on $mux $procmux$26551.
    dead port 1/2 on $mux $procmux$26554.
    dead port 1/2 on $mux $procmux$26560.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$26569.
    dead port 1/2 on $mux $procmux$26575.
    dead port 1/2 on $mux $procmux$26581.
    dead port 1/2 on $mux $procmux$26587.
    dead port 1/2 on $mux $procmux$26593.
    dead port 1/2 on $mux $procmux$26599.
    dead port 1/2 on $mux $procmux$26605.
    dead port 1/2 on $mux $procmux$26611.
    dead port 1/2 on $mux $procmux$26617.
    dead port 1/2 on $mux $procmux$26623.
    dead port 1/2 on $mux $procmux$26629.
    dead port 1/2 on $mux $procmux$26635.
    dead port 1/2 on $mux $procmux$26641.
    dead port 1/2 on $mux $procmux$26647.
    dead port 1/2 on $mux $procmux$26653.
    dead port 1/2 on $mux $procmux$26659.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$26668.
    dead port 1/2 on $mux $procmux$26674.
    dead port 1/2 on $mux $procmux$26680.
    dead port 1/2 on $mux $procmux$26686.
    dead port 1/2 on $mux $procmux$26692.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 25 multiplexer ports.
<suppressed ~1306 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
    New ctrl vector for $pmux cell $procmux$26367: $eq$../source/detect_preamble/preamble_detector.v:128$240_Y
    New ctrl vector for $pmux cell $procmux$26372: { $eq$../source/detect_preamble/preamble_detector.v:128$240_Y $eq$../source/detect_preamble/preamble_detector.v:100$230_Y }
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 2 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2480 unused wires.
<suppressed ~7 debug messages>

3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.7.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1306 debug messages>

3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.7.16. Finished OPT passes. (There is nothing left to do.)

3.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port $paramod\bits_correlator\LENGTH=10\BANKS=16.$meminit$\correlator_coeffs$../source/detect_bits/bits_correlator.v:0$11140 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory init port $paramod\bits_correlator\LENGTH=10\BANKS=16.$meminit$\correlator_lengths$../source/detect_bits/bits_correlator.v:0$11141 (correlator_lengths).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$procmux$26329 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$procmux$26323 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$procmux$26317 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$procmux$26314 ($mux).
Removed top 31 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11011 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11024 ($lt).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:50$11027 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:50$11027 ($add).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11030 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11030 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11030 ($add).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11033 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11033 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11033 ($add).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11035 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11035 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11035 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11037 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11043 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11046 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11048 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11050 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11056 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11059 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11061 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11063 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11069 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11072 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11074 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11076 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11082 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11085 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11087 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11089 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11095 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11098 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11100 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11102 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11108 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11111 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11113 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11115 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11121 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11124 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11126 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$lt$../source/detect_bits/bits_correlator.v:49$11128 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11134 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11137 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11139 ($add).
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$1\s1_correlation[3:0].
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$1\s2_correlation[3:0].
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$1\s3_correlation[3:0].
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$1\s4_correlation[3:0].
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:50$11027_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11017_Y.
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:51$11030_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11020_Y.
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:52$11033_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11022_Y.
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$add$../source/detect_bits/bits_correlator.v:53$11035_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11029_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11042_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11055_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11068_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11081_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11094_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11107_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11120_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$eq$../source/detect_bits/bits_correlator.v:51$11133_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11034_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11047_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11060_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11073_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11086_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11099_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11112_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11125_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$logic_not$../source/detect_bits/bits_correlator.v:53$11138_Y.
Removed top 1 bits (of 10) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11015_DATA.
Removed top 1 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$memrd$\correlator_lengths$../source/detect_bits/bits_correlator.v:49$11010_DATA.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11032_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11045_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11058_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11071_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11084_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11097_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11110_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11123_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=10\BANKS=16.$ne$../source/detect_bits/bits_correlator.v:52$11136_Y.
Removed top 28 address bits (of 32) from memory init port $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$meminit$\correlator_lengths$../source/detect_bits/bits_detector.v:0$124 (correlator_lengths).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$sub$../source/detect_bits/bits_detector.v:57$77 ($sub).
Removed top 27 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$shiftx$../source/detect_bits/bits_detector.v:0$103 ($shiftx).
Removed top 27 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$shiftx$../source/detect_bits/bits_detector.v:0$106 ($shiftx).
Removed top 27 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$shiftx$../source/detect_bits/bits_detector.v:0$114 ($shiftx).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$sub$../source/detect_bits/bits_detector.v:146$118 ($sub).
Removed top 25 bits (of 32) from port Y of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$sub$../source/detect_bits/bits_detector.v:146$118 ($sub).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:146$120 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:146$120 ($add).
Removed top 26 bits (of 32) from mux cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$ternary$../source/detect_bits/bits_detector.v:146$121 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:160$122 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:160$122 ($add).
Removed top 1 bits (of 2) from mux cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$procmux$26548 ($mux).
Removed top 1 bits (of 2) from port B of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$procmux$26522_CMP0 ($eq).
Removed top 1 bits (of 7) from port Y of cell $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:146$120 ($add).
Removed top 1 bits (of 2) from wire $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$3\max_symbol[1:0].
Removed top 26 bits (of 32) from wire $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:146$120_Y.
Removed top 26 bits (of 32) from wire $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:160$122_Y.
Removed top 26 bits (of 32) from wire $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$ternary$../source/detect_bits/bits_detector.v:146$121_Y.
Removed top 28 address bits (of 32) from memory init port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$meminit$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:0$22108 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory init port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$meminit$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:0$22109 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$14810 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$15266 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$15722 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$16178 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$16634 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$17090 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$17546 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18002 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18458 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18914 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$19370 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$19826 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$20282 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$20738 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$21194 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$21650 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$14812 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$15268 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$15724 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$16180 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$16636 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$17092 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$17548 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18004 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18460 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18916 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$19372 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$19828 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$20284 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$20740 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$21196 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=76\BANKS=16.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$21652 (correlator_lengths).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$22721 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$26141 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$25913 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$25685 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$25457 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$25229 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$25001 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$24773 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$24545 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$24317 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$24089 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$23861 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$23633 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$23405 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$23177 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$procmux$22949 ($mux).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14813 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14819 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14821 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14821 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14821 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14825 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14827 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14827 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14831 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14833 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14833 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14837 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14839 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14839 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14843 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14845 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14845 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14849 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14851 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14851 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14855 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14857 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14857 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14861 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14863 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14863 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14867 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14869 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14869 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14873 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14875 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14875 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14879 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14881 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14881 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14885 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14887 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14887 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14891 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14893 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14893 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14897 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14899 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14899 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14903 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14905 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14905 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14909 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14911 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14911 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14915 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14917 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14917 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14921 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14923 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14923 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14927 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14929 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14929 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14933 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14935 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14935 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14939 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14941 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14941 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14945 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14947 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14947 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14951 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14953 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14953 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14957 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14959 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14959 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14963 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14965 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14965 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14969 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14971 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14971 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14975 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14977 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14977 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14981 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14983 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14983 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14987 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14989 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14989 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14993 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14995 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14995 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$14999 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15001 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15001 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15005 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15007 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15007 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15011 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15013 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15013 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15017 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15019 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15019 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15023 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15025 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15025 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15029 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15031 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15031 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15035 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15037 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15037 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15041 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15043 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15043 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15047 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15049 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15049 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15053 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15055 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15055 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15059 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15061 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15061 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15065 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15067 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15067 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15071 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15073 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15073 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15077 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15079 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15079 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15083 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15085 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15085 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15089 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15091 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15091 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15095 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15097 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15097 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15101 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15103 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15103 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15107 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15109 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15109 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15113 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15115 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15115 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15119 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15121 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15121 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15125 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15127 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15127 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15131 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15133 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15133 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15137 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15139 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15139 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15143 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15145 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15145 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15149 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15151 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15151 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15155 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15157 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15157 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15161 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15163 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15163 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15167 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15169 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15169 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15173 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15175 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15175 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15179 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15181 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15181 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15185 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15187 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15187 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15191 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15193 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15193 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15197 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15199 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15199 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15203 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15205 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15205 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15209 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15211 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15211 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15215 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15217 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15217 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15221 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15223 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15223 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15227 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15229 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15229 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15233 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15235 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15235 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15239 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15241 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15241 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15245 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15247 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15247 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15251 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15253 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15253 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15257 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15259 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15259 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15263 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15265 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15265 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15269 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15275 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15277 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15277 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15277 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15281 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15283 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15283 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15287 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15289 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15289 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15293 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15295 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15295 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15299 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15301 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15301 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15305 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15307 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15307 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15311 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15313 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15313 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15317 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15319 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15319 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15323 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15325 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15325 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15329 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15331 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15331 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15335 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15337 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15337 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15341 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15343 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15343 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15347 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15349 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15349 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15353 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15355 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15355 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15359 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15361 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15361 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15365 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15367 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15367 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15371 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15373 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15373 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15377 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15379 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15379 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15383 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15385 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15385 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15389 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15391 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15391 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15395 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15397 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15397 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15401 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15403 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15403 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15407 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15409 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15409 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15413 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15415 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15415 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15419 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15421 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15421 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15425 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15427 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15427 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15431 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15433 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15433 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15437 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15439 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15439 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15443 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15445 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15445 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15449 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15451 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15451 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15455 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15457 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15457 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15461 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15463 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15463 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15467 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15469 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15469 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15473 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15475 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15475 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15479 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15481 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15481 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15485 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15487 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15487 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15491 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15493 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15493 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15497 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15499 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15499 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15503 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15505 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15505 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15509 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15511 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15511 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15515 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15517 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15517 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15521 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15523 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15523 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15527 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15529 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15529 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15533 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15535 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15535 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15539 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15541 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15541 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15545 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15547 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15547 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15551 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15553 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15553 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15557 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15559 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15559 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15563 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15565 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15565 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15569 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15571 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15571 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15575 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15577 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15577 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15581 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15583 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15583 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15587 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15589 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15589 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15593 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15595 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15595 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15599 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15601 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15601 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15605 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15607 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15607 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15611 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15613 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15613 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15617 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15619 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15619 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15623 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15625 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15625 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15629 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15631 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15631 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15635 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15637 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15637 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15641 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15643 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15643 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15647 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15649 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15649 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15653 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15655 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15655 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15659 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15661 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15661 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15665 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15667 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15667 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15671 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15673 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15673 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15677 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15679 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15679 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15683 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15685 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15685 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15689 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15691 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15691 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15695 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15697 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15697 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15701 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15703 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15703 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15707 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15709 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15709 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15713 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15715 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15715 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15719 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15721 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15721 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15725 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15731 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15733 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15733 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15733 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15737 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15739 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15739 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15743 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15745 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15745 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15749 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15751 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15751 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15755 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15757 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15757 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15761 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15763 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15763 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15767 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15769 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15769 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15773 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15775 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15775 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15779 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15781 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15781 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15785 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15787 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15787 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15791 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15793 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15793 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15797 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15799 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15799 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15803 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15805 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15805 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15809 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15811 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15811 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15815 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15817 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15817 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15821 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15823 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15823 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15827 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15829 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15829 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15833 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15835 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15835 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15839 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15841 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15841 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15845 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15847 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15847 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15851 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15853 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15853 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15857 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15859 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15859 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15863 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15865 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15865 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15869 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15871 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15871 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15875 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15877 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15877 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15881 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15883 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15883 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15887 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15889 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15889 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15893 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15895 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15895 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15899 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15901 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15901 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15905 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15907 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15907 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15911 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15913 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15913 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15917 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15919 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15919 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15923 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15925 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15925 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15929 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15931 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15931 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15935 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15937 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15937 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15941 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15943 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15943 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15947 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15949 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15949 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15953 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15955 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15955 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15959 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15961 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15961 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15965 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15967 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15967 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15971 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15973 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15973 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15977 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15979 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15979 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15983 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15985 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15985 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15989 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15991 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15991 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$15995 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15997 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15997 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16001 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16003 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16003 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16007 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16009 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16009 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16013 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16015 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16015 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16019 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16021 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16021 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16025 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16027 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16027 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16031 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16033 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16033 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16037 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16039 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16039 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16043 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16045 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16045 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16049 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16051 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16051 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16055 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16057 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16057 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16061 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16063 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16063 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16067 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16069 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16069 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16073 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16075 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16075 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16079 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16081 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16081 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16085 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16087 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16087 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16091 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16093 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16093 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16097 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16099 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16099 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16103 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16105 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16105 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16109 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16111 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16111 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16115 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16117 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16117 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16121 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16123 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16123 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16127 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16129 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16129 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16133 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16135 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16135 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16139 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16141 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16141 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16145 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16147 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16147 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16151 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16153 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16153 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16157 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16159 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16159 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16163 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16165 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16165 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16169 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16171 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16171 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16175 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16177 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16177 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16181 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16187 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16189 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16189 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16189 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16193 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16195 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16195 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16199 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16201 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16201 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16205 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16207 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16207 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16211 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16213 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16213 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16217 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16219 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16219 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16223 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16225 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16225 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16229 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16231 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16231 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16235 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16237 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16237 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16241 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16243 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16243 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16247 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16249 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16249 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16253 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16255 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16255 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16259 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16261 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16261 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16265 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16267 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16267 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16271 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16273 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16273 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16277 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16279 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16279 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16283 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16285 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16285 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16289 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16291 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16291 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16295 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16297 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16297 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16301 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16303 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16303 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16307 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16309 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16309 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16313 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16315 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16315 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16319 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16321 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16321 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16325 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16327 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16327 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16331 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16333 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16333 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16337 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16339 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16339 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16343 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16345 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16345 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16349 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16351 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16351 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16355 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16357 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16357 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16361 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16363 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16363 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16367 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16369 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16369 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16373 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16375 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16375 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16379 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16381 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16381 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16385 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16387 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16387 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16391 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16393 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16393 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16397 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16399 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16399 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16403 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16405 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16405 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16409 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16411 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16411 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16415 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16417 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16417 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16421 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16423 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16423 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16427 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16429 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16429 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16433 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16435 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16435 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16439 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16441 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16441 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16445 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16447 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16447 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16451 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16453 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16453 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16457 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16459 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16459 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16463 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16465 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16465 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16469 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16471 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16471 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16475 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16477 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16477 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16481 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16483 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16483 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16487 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16489 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16489 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16493 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16495 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16495 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16499 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16501 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16501 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16505 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16507 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16507 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16511 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16513 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16513 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16517 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16519 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16519 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16523 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16525 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16525 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16529 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16531 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16531 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16535 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16537 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16537 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16541 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16543 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16543 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16547 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16549 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16549 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16553 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16555 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16555 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16559 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16561 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16561 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16565 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16567 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16567 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16571 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16573 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16573 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16577 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16579 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16579 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16583 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16585 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16585 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16589 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16591 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16591 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16595 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16597 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16597 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16601 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16603 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16603 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16607 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16609 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16609 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16613 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16615 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16615 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16619 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16621 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16621 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16625 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16627 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16627 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16631 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16633 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16633 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16637 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16643 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16645 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16645 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16645 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16649 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16651 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16651 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16655 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16657 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16657 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16661 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16663 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16663 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16667 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16669 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16669 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16673 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16675 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16675 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16679 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16681 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16681 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16685 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16687 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16687 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16691 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16693 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16693 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16697 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16699 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16699 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16703 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16705 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16705 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16709 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16711 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16711 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16715 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16717 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16717 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16721 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16723 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16723 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16727 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16729 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16729 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16733 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16735 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16735 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16739 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16741 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16741 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16745 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16747 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16747 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16751 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16753 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16753 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16757 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16759 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16759 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16763 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16765 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16765 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16769 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16771 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16771 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16775 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16777 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16777 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16781 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16783 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16783 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16787 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16789 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16789 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16793 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16795 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16795 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16799 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16801 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16801 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16805 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16807 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16807 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16811 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16813 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16813 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16817 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16819 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16819 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16823 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16825 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16825 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16829 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16831 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16831 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16835 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16837 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16837 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16841 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16843 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16843 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16847 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16849 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16849 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16853 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16855 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16855 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16859 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16861 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16861 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16865 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16867 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16867 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16871 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16873 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16873 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16877 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16879 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16879 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16883 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16885 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16885 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16889 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16891 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16891 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16895 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16897 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16897 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16901 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16903 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16903 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16907 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16909 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16909 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16913 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16915 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16915 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16919 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16921 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16921 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16925 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16927 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16927 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16931 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16933 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16933 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16937 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16939 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16939 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16943 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16945 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16945 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16949 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16951 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16951 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16955 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16957 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16957 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16961 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16963 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16963 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16967 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16969 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16969 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16973 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16975 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16975 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16979 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16981 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16981 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16985 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16987 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16987 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16991 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16993 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16993 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$16997 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16999 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16999 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17003 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17005 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17005 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17009 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17011 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17011 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17015 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17017 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17017 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17021 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17023 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17023 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17027 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17029 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17029 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17033 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17035 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17035 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17039 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17041 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17041 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17045 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17047 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17047 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17051 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17053 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17053 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17057 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17059 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17059 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17063 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17065 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17065 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17069 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17071 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17071 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17075 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17077 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17077 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17081 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17083 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17083 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17087 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17089 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17089 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17093 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17099 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17101 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17101 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17101 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17105 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17107 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17107 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17111 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17113 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17113 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17117 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17119 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17119 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17123 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17125 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17125 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17129 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17131 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17131 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17135 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17137 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17137 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17141 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17143 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17143 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17147 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17149 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17149 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17153 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17155 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17155 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17159 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17161 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17161 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17165 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17167 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17167 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17171 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17173 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17173 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17177 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17179 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17179 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17183 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17185 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17185 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17189 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17191 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17191 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17195 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17197 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17197 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17201 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17203 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17203 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17207 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17209 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17209 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17213 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17215 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17215 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17219 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17221 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17221 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17225 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17227 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17227 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17231 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17233 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17233 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17237 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17239 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17239 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17243 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17245 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17245 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17249 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17251 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17251 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17255 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17257 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17257 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17261 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17263 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17263 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17267 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17269 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17269 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17273 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17275 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17275 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17279 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17281 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17281 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17285 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17287 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17287 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17291 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17293 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17293 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17297 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17299 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17299 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17303 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17305 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17305 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17309 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17311 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17311 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17315 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17317 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17317 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17321 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17323 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17323 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17327 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17329 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17329 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17333 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17335 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17335 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17339 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17341 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17341 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17345 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17347 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17347 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17351 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17353 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17353 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17357 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17359 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17359 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17363 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17365 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17365 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17369 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17371 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17371 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17375 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17377 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17377 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17381 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17383 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17383 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17387 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17389 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17389 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17393 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17395 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17395 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17399 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17401 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17401 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17405 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17407 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17407 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17411 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17413 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17413 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17417 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17419 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17419 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17423 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17425 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17425 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17429 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17431 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17431 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17435 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17437 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17437 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17441 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17443 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17443 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17447 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17449 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17449 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17453 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17455 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17455 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17459 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17461 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17461 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17465 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17467 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17467 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17471 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17473 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17473 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17477 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17479 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17479 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17483 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17485 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17485 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17489 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17491 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17491 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17495 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17497 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17497 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17501 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17503 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17503 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17507 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17509 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17509 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17513 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17515 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17515 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17519 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17521 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17521 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17525 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17527 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17527 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17531 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17533 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17533 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17537 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17539 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17539 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17543 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17545 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17545 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17549 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17555 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17557 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17557 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17557 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17561 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17563 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17563 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17567 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17569 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17569 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17573 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17575 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17575 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17579 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17581 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17581 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17585 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17587 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17587 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17591 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17593 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17593 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17597 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17599 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17599 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17603 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17605 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17605 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17609 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17611 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17611 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17615 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17617 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17617 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17621 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17623 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17623 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17627 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17629 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17629 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17633 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17635 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17635 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17639 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17641 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17641 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17645 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17647 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17647 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17651 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17653 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17653 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17657 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17659 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17659 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17663 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17665 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17665 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17669 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17671 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17671 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17675 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17677 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17677 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17681 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17683 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17683 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17687 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17689 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17689 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17693 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17695 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17695 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17699 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17701 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17701 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17705 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17707 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17707 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17711 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17713 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17713 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17717 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17719 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17719 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17723 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17725 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17725 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17729 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17731 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17731 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17735 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17737 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17737 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17741 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17743 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17743 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17747 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17749 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17749 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17753 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17755 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17755 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17759 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17761 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17761 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17765 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17767 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17767 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17771 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17773 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17773 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17777 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17779 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17779 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17783 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17785 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17785 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17789 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17791 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17791 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17795 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17797 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17797 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17801 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17803 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17803 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17807 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17809 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17809 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17813 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17815 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17815 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17819 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17821 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17821 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17825 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17827 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17827 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17831 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17833 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17833 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17837 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17839 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17839 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17843 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17845 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17845 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17849 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17851 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17851 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17855 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17857 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17857 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17861 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17863 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17863 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17867 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17869 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17869 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17873 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17875 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17875 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17879 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17881 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17881 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17885 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17887 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17887 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17891 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17893 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17893 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17897 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17899 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17899 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17903 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17905 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17905 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17909 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17911 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17911 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17915 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17917 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17917 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17921 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17923 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17923 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17927 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17929 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17929 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17933 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17935 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17935 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17939 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17941 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17941 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17945 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17947 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17947 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17951 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17953 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17953 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17957 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17959 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17959 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17963 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17965 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17965 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17969 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17971 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17971 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17975 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17977 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17977 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17981 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17983 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17983 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17987 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17989 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17989 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17993 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17995 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17995 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$17999 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18001 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18001 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18005 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18011 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18013 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18013 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18013 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18017 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18019 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18019 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18023 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18025 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18025 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18029 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18031 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18031 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18035 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18037 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18037 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18041 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18043 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18043 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18047 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18049 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18049 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18053 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18055 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18055 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18059 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18061 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18061 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18065 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18067 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18067 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18071 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18073 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18073 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18077 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18079 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18079 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18083 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18085 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18085 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18089 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18091 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18091 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18095 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18097 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18097 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18101 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18103 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18103 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18107 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18109 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18109 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18113 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18115 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18115 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18119 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18121 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18121 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18125 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18127 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18127 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18131 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18133 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18133 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18137 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18139 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18139 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18143 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18145 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18145 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18149 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18151 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18151 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18155 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18157 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18157 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18161 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18163 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18163 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18167 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18169 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18169 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18173 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18175 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18175 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18179 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18181 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18181 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18185 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18187 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18187 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18191 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18193 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18193 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18197 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18199 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18199 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18203 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18205 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18205 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18209 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18211 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18211 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18215 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18217 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18217 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18221 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18223 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18223 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18227 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18229 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18229 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18233 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18235 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18235 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18239 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18241 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18241 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18245 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18247 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18247 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18251 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18253 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18253 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18257 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18259 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18259 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18263 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18265 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18265 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18269 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18271 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18271 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18275 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18277 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18277 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18281 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18283 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18283 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18287 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18289 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18289 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18293 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18295 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18295 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18299 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18301 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18301 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18305 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18307 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18307 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18311 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18313 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18313 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18317 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18319 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18319 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18323 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18325 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18325 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18329 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18331 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18331 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18335 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18337 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18337 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18341 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18343 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18343 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18347 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18349 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18349 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18353 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18355 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18355 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18359 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18361 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18361 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18365 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18367 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18367 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18371 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18373 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18373 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18377 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18379 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18379 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18383 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18385 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18385 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18389 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18391 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18391 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18395 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18397 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18397 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18401 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18403 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18403 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18407 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18409 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18409 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18413 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18415 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18415 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18419 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18421 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18421 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18425 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18427 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18427 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18431 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18433 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18433 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18437 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18439 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18439 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18443 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18445 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18445 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18449 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18451 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18451 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18455 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18457 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18457 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18461 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18467 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18469 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18469 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18469 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18473 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18475 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18475 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18479 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18481 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18481 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18485 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18487 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18487 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18491 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18493 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18493 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18497 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18499 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18499 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18503 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18505 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18505 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18509 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18511 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18511 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18515 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18517 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18517 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18521 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18523 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18523 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18527 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18529 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18529 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18533 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18535 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18535 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18539 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18541 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18541 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18545 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18547 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18547 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18551 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18553 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18553 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18557 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18559 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18559 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18563 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18565 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18565 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18569 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18571 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18571 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18575 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18577 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18577 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18581 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18583 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18583 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18587 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18589 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18589 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18593 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18595 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18595 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18599 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18601 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18601 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18605 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18607 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18607 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18611 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18613 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18613 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18617 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18619 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18619 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18623 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18625 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18625 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18629 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18631 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18631 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18635 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18637 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18637 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18641 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18643 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18643 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18647 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18649 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18649 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18653 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18655 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18655 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18659 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18661 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18661 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18665 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18667 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18667 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18671 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18673 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18673 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18677 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18679 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18679 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18683 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18685 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18685 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18689 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18691 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18691 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18695 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18697 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18697 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18701 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18703 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18703 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18707 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18709 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18709 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18713 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18715 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18715 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18719 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18721 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18721 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18725 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18727 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18727 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18731 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18733 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18733 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18737 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18739 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18739 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18743 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18745 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18745 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18749 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18751 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18751 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18755 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18757 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18757 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18761 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18763 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18763 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18767 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18769 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18769 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18773 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18775 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18775 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18779 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18781 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18781 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18785 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18787 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18787 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18791 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18793 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18793 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18797 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18799 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18799 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18803 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18805 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18805 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18809 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18811 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18811 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18815 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18817 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18817 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18821 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18823 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18823 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18827 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18829 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18829 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18833 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18835 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18835 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18839 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18841 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18841 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18845 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18847 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18847 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18851 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18853 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18853 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18857 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18859 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18859 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18863 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18865 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18865 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18869 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18871 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18871 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18875 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18877 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18877 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18881 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18883 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18883 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18887 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18889 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18889 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18893 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18895 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18895 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18899 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18901 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18901 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18905 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18907 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18907 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18911 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18913 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18913 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18917 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18923 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18925 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18925 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18925 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18929 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18931 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18931 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18935 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18937 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18937 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18941 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18943 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18943 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18947 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18949 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18949 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18953 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18955 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18955 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18959 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18961 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18961 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18965 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18967 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18967 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18971 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18973 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18973 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18977 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18979 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18979 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18983 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18985 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18985 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18989 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18991 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18991 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$18995 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18997 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18997 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19001 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19003 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19003 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19007 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19009 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19009 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19013 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19015 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19015 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19019 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19021 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19021 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19025 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19027 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19027 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19031 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19033 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19033 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19037 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19039 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19039 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19043 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19045 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19045 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19049 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19051 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19051 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19055 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19057 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19057 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19061 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19063 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19063 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19067 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19069 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19069 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19073 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19075 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19075 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19079 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19081 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19081 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19085 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19087 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19087 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19091 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19093 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19093 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19097 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19099 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19099 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19103 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19105 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19105 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19109 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19111 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19111 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19115 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19117 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19117 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19121 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19123 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19123 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19127 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19129 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19129 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19133 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19135 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19135 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19139 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19141 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19141 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19145 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19147 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19147 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19151 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19153 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19153 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19157 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19159 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19159 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19163 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19165 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19165 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19169 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19171 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19171 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19175 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19177 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19177 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19181 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19183 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19183 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19187 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19189 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19189 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19193 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19195 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19195 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19199 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19201 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19201 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19205 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19207 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19207 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19211 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19213 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19213 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19217 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19219 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19219 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19223 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19225 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19225 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19229 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19231 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19231 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19235 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19237 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19237 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19241 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19243 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19243 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19247 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19249 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19249 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19253 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19255 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19255 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19259 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19261 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19261 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19265 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19267 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19267 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19271 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19273 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19273 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19277 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19279 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19279 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19283 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19285 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19285 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19289 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19291 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19291 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19295 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19297 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19297 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19301 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19303 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19303 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19307 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19309 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19309 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19313 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19315 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19315 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19319 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19321 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19321 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19325 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19327 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19327 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19331 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19333 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19333 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19337 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19339 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19339 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19343 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19345 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19345 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19349 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19351 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19351 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19355 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19357 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19357 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19361 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19363 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19363 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19367 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19369 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19369 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19373 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19379 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19381 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19381 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19381 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19385 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19387 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19387 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19391 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19393 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19393 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19397 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19399 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19399 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19403 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19405 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19405 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19409 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19411 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19411 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19415 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19417 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19417 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19421 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19423 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19423 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19427 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19429 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19429 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19433 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19435 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19435 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19439 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19441 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19441 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19445 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19447 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19447 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19451 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19453 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19453 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19457 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19459 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19459 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19463 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19465 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19465 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19469 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19471 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19471 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19475 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19477 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19477 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19481 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19483 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19483 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19487 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19489 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19489 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19493 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19495 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19495 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19499 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19501 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19501 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19505 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19507 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19507 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19511 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19513 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19513 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19517 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19519 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19519 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19523 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19525 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19525 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19529 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19531 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19531 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19535 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19537 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19537 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19541 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19543 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19543 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19547 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19549 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19549 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19553 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19555 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19555 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19559 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19561 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19561 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19565 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19567 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19567 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19571 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19573 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19573 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19577 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19579 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19579 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19583 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19585 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19585 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19589 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19591 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19591 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19595 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19597 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19597 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19601 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19603 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19603 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19607 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19609 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19609 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19613 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19615 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19615 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19619 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19621 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19621 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19625 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19627 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19627 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19631 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19633 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19633 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19637 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19639 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19639 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19643 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19645 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19645 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19649 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19651 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19651 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19655 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19657 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19657 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19661 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19663 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19663 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19667 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19669 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19669 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19673 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19675 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19675 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19679 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19681 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19681 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19685 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19687 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19687 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19691 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19693 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19693 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19697 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19699 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19699 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19703 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19705 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19705 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19709 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19711 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19711 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19715 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19717 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19717 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19721 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19723 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19723 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19727 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19729 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19729 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19733 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19735 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19735 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19739 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19741 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19741 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19745 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19747 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19747 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19751 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19753 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19753 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19757 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19759 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19759 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19763 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19765 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19765 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19769 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19771 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19771 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19775 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19777 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19777 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19781 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19783 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19783 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19787 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19789 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19789 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19793 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19795 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19795 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19799 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19801 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19801 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19805 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19807 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19807 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19811 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19813 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19813 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19817 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19819 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19819 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19823 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19825 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19825 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19829 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19835 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19837 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19837 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19837 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19841 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19843 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19843 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19847 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19849 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19849 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19853 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19855 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19855 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19859 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19861 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19861 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19865 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19867 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19867 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19871 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19873 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19873 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19877 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19879 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19879 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19883 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19885 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19885 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19889 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19891 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19891 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19895 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19897 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19897 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19901 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19903 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19903 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19907 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19909 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19909 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19913 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19915 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19915 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19919 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19921 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19921 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19925 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19927 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19927 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19931 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19933 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19933 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19937 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19939 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19939 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19943 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19945 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19945 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19949 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19951 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19951 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19955 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19957 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19957 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19961 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19963 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19963 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19967 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19969 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19969 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19973 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19975 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19975 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19979 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19981 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19981 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19985 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19987 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19987 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19991 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19993 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19993 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$19997 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19999 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19999 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20003 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20005 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20005 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20009 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20011 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20011 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20015 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20017 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20017 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20021 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20023 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20023 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20027 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20029 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20029 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20033 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20035 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20035 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20039 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20041 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20041 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20045 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20047 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20047 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20051 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20053 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20053 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20057 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20059 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20059 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20063 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20065 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20065 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20069 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20071 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20071 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20075 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20077 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20077 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20081 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20083 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20083 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20087 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20089 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20089 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20093 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20095 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20095 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20099 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20101 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20101 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20105 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20107 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20107 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20111 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20113 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20113 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20117 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20119 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20119 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20123 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20125 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20125 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20129 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20131 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20131 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20135 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20137 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20137 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20141 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20143 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20143 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20147 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20149 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20149 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20153 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20155 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20155 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20159 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20161 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20161 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20165 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20167 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20167 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20171 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20173 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20173 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20177 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20179 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20179 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20183 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20185 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20185 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20189 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20191 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20191 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20195 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20197 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20197 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20201 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20203 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20203 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20207 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20209 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20209 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20213 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20215 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20215 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20219 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20221 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20221 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20225 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20227 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20227 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20231 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20233 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20233 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20237 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20239 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20239 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20243 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20245 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20245 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20249 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20251 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20251 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20255 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20257 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20257 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20261 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20263 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20263 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20267 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20269 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20269 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20273 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20275 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20275 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20279 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20281 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20281 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20285 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20291 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20293 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20293 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20293 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20297 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20299 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20299 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20303 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20305 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20305 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20309 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20311 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20311 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20315 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20317 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20317 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20321 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20323 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20323 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20327 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20329 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20329 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20333 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20335 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20335 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20339 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20341 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20341 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20345 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20347 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20347 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20351 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20353 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20353 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20357 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20359 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20359 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20363 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20365 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20365 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20369 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20371 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20371 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20375 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20377 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20377 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20381 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20383 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20383 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20387 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20389 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20389 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20393 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20395 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20395 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20399 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20401 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20401 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20405 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20407 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20407 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20411 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20413 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20413 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20417 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20419 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20419 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20423 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20425 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20425 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20429 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20431 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20431 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20435 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20437 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20437 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20441 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20443 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20443 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20447 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20449 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20449 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20453 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20455 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20455 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20459 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20461 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20461 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20465 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20467 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20467 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20471 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20473 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20473 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20477 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20479 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20479 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20483 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20485 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20485 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20489 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20491 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20491 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20495 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20497 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20497 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20501 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20503 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20503 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20507 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20509 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20509 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20513 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20515 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20515 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20519 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20521 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20521 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20525 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20527 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20527 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20531 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20533 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20533 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20537 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20539 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20539 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20543 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20545 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20545 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20549 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20551 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20551 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20555 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20557 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20557 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20561 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20563 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20563 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20567 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20569 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20569 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20573 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20575 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20575 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20579 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20581 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20581 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20585 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20587 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20587 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20591 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20593 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20593 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20597 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20599 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20599 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20603 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20605 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20605 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20609 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20611 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20611 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20615 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20617 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20617 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20621 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20623 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20623 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20627 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20629 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20629 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20633 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20635 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20635 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20639 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20641 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20641 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20645 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20647 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20647 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20651 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20653 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20653 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20657 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20659 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20659 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20663 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20665 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20665 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20669 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20671 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20671 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20675 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20677 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20677 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20681 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20683 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20683 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20687 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20689 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20689 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20693 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20695 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20695 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20699 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20701 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20701 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20705 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20707 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20707 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20711 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20713 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20713 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20717 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20719 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20719 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20723 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20725 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20725 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20729 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20731 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20731 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20735 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20737 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20737 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20741 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20747 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20749 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20749 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20749 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20753 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20755 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20755 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20759 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20761 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20761 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20765 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20767 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20767 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20771 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20773 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20773 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20777 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20779 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20779 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20783 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20785 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20785 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20789 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20791 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20791 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20795 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20797 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20797 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20801 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20803 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20803 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20807 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20809 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20809 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20813 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20815 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20815 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20819 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20821 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20821 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20825 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20827 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20827 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20831 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20833 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20833 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20837 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20839 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20839 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20843 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20845 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20845 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20849 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20851 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20851 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20855 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20857 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20857 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20861 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20863 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20863 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20867 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20869 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20869 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20873 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20875 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20875 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20879 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20881 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20881 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20885 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20887 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20887 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20891 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20893 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20893 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20897 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20899 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20899 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20903 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20905 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20905 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20909 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20911 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20911 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20915 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20917 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20917 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20921 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20923 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20923 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20927 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20929 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20929 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20933 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20935 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20935 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20939 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20941 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20941 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20945 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20947 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20947 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20951 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20953 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20953 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20957 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20959 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20959 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20963 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20965 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20965 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20969 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20971 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20971 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20975 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20977 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20977 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20981 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20983 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20983 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20987 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20989 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20989 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20993 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20995 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20995 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$20999 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21001 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21001 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21005 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21007 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21007 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21011 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21013 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21013 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21017 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21019 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21019 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21023 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21025 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21025 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21029 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21031 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21031 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21035 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21037 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21037 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21041 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21043 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21043 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21047 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21049 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21049 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21053 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21055 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21055 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21059 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21061 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21061 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21065 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21067 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21067 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21071 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21073 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21073 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21077 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21079 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21079 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21083 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21085 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21085 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21089 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21091 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21091 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21095 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21097 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21097 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21101 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21103 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21103 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21107 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21109 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21109 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21113 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21115 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21115 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21119 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21121 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21121 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21125 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21127 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21127 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21131 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21133 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21133 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21137 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21139 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21139 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21143 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21145 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21145 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21149 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21151 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21151 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21155 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21157 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21157 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21161 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21163 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21163 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21167 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21169 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21169 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21173 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21175 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21175 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21179 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21181 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21181 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21185 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21187 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21187 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21191 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21193 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21193 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21197 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21203 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21205 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21205 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21205 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21209 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21211 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21211 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21215 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21217 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21217 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21221 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21223 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21223 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21227 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21229 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21229 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21233 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21235 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21235 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21239 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21241 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21241 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21245 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21247 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21247 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21251 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21253 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21253 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21257 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21259 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21259 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21263 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21265 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21265 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21269 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21271 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21271 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21275 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21277 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21277 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21281 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21283 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21283 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21287 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21289 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21289 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21293 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21295 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21295 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21299 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21301 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21301 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21305 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21307 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21307 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21311 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21313 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21313 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21317 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21319 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21319 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21323 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21325 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21325 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21329 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21331 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21331 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21335 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21337 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21337 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21341 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21343 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21343 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21347 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21349 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21349 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21353 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21355 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21355 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21359 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21361 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21361 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21365 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21367 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21367 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21371 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21373 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21373 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21377 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21379 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21379 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21383 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21385 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21385 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21389 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21391 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21391 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21395 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21397 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21397 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21401 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21403 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21403 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21407 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21409 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21409 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21413 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21415 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21415 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21419 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21421 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21421 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21425 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21427 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21427 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21431 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21433 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21433 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21437 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21439 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21439 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21443 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21445 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21445 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21449 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21451 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21451 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21455 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21457 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21457 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21461 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21463 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21463 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21467 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21469 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21469 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21473 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21475 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21475 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21479 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21481 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21481 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21485 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21487 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21487 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21491 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21493 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21493 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21497 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21499 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21499 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21503 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21505 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21505 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21509 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21511 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21511 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21515 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21517 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21517 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21521 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21523 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21523 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21527 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21529 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21529 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21533 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21535 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21535 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21539 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21541 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21541 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21545 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21547 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21547 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21551 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21553 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21553 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21557 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21559 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21559 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21563 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21565 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21565 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21569 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21571 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21571 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21575 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21577 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21577 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21581 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21583 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21583 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21587 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21589 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21589 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21593 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21595 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21595 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21599 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21601 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21601 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21605 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21607 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21607 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21611 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21613 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21613 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21617 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21619 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21619 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21623 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21625 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21625 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21629 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21631 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21631 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21635 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21637 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21637 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21641 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21643 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21643 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21647 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21649 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21649 ($add).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21653 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21659 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21661 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21661 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21661 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21665 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21667 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21667 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21671 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21673 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21673 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21677 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21679 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21679 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21683 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21685 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21685 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21689 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21691 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21691 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21695 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21697 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21697 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21701 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21703 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21703 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21707 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21709 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21709 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21713 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21715 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21715 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21719 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21721 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21721 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21725 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21727 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21727 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21731 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21733 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21733 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21737 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21739 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21739 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21743 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21745 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21745 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21749 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21751 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21751 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21755 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21757 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21757 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21761 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21763 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21763 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21767 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21769 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21769 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21773 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21775 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21775 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21779 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21781 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21781 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21785 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21787 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21787 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21791 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21793 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21793 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21797 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21799 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21799 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21803 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21805 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21805 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21809 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21811 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21811 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21815 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21817 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21817 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21821 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21823 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21823 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21827 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21829 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21829 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21833 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21835 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21835 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21839 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21841 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21841 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21845 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21847 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21847 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21851 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21853 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21853 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21857 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21859 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21859 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21863 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21865 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21865 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21869 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21871 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21871 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21875 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21877 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21877 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21881 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21883 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21883 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21887 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21889 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21889 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21893 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21895 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21895 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21899 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21901 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21901 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21905 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21907 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21907 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21911 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21913 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21913 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21917 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21919 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21919 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21923 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21925 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21925 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21929 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21931 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21931 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21935 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21937 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21937 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21941 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21943 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21943 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21947 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21949 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21949 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21953 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21955 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21955 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21959 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21961 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21961 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21965 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21967 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21967 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21971 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21973 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21973 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21977 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21979 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21979 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21983 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21985 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21985 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21989 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21991 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21991 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$21995 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21997 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21997 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22001 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22003 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22003 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22007 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22009 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22009 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22013 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22015 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22015 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22019 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22021 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22021 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22025 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22027 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22027 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22031 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22033 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22033 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22037 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22039 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22039 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22043 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22045 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22045 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22049 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22051 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22051 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22055 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22057 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22057 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22061 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22063 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22063 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22067 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22069 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22069 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22073 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22075 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22075 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22079 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22081 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22081 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22085 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22087 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22087 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22091 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22093 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22093 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22097 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22099 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22099 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$lt$../source/detect_preamble/preamble_correlator.v:44$22103 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22105 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22105 ($add).
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$1065\corr_dat[104:98].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$1141\corr_dat[111:105].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$153\corr_dat[20:14].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$1\corr_dat[6:0].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$229\corr_dat[27:21].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$305\corr_dat[34:28].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$381\corr_dat[41:35].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$457\corr_dat[48:42].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$533\corr_dat[55:49].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$609\corr_dat[62:56].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$685\corr_dat[69:63].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$761\corr_dat[76:70].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$77\corr_dat[13:7].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$837\corr_dat[83:77].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$913\corr_dat[90:84].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$989\corr_dat[97:91].
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14821_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14827_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14833_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14839_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14845_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14851_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14857_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14863_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14869_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14875_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14881_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14887_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14893_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14899_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14905_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14911_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14917_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14923_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14929_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14935_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14941_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14947_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14953_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14959_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14965_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14971_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14977_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14983_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14989_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$14995_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15001_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15007_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15013_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15019_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15025_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15031_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15037_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15043_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15049_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15055_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15061_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15067_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15073_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15079_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15085_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15091_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15097_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15103_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15109_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15115_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15121_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15127_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15133_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15139_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15145_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15151_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15157_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15163_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15169_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15175_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15181_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15187_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15193_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15199_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15205_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15211_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15217_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15223_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15229_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15235_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15241_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15247_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15253_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15259_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15265_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15277_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15283_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15289_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15295_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15301_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15307_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15313_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15319_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15325_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15331_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15337_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15343_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15349_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15355_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15361_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15367_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15373_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15379_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15385_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15391_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15397_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15403_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15409_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15415_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15421_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15427_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15433_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15439_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15445_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15451_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15457_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15463_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15469_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15475_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15481_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15487_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15493_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15499_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15505_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15511_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15517_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15523_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15529_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15535_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15541_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15547_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15553_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15559_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15565_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15571_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15577_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15583_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15589_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15595_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15601_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15607_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15613_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15619_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15625_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15631_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15637_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15643_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15649_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15655_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15661_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15667_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15673_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15679_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15685_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15691_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15697_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15703_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15709_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15715_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15721_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15733_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15739_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15745_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15751_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15757_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15763_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15769_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15775_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15781_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15787_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15793_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15799_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15805_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15811_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15817_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15823_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15829_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15835_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15841_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15847_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15853_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15859_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15865_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15871_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15877_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15883_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15889_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15895_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15901_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15907_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15913_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15919_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15925_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15931_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15937_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15943_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15949_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15955_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15961_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15967_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15973_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15979_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15985_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15991_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$15997_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16003_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16009_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16015_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16021_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16027_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16033_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16039_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16045_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16051_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16057_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16063_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16069_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16075_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16081_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16087_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16093_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16099_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16105_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16111_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16117_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16123_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16129_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16135_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16141_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16147_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16153_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16159_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16165_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16171_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16177_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16189_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16195_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16201_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16207_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16213_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16219_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16225_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16231_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16237_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16243_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16249_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16255_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16261_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16267_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16273_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16279_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16285_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16291_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16297_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16303_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16309_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16315_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16321_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16327_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16333_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16339_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16345_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16351_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16357_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16363_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16369_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16375_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16381_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16387_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16393_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16399_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16405_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16411_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16417_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16423_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16429_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16435_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16441_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16447_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16453_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16459_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16465_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16471_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16477_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16483_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16489_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16495_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16501_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16507_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16513_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16519_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16525_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16531_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16537_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16543_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16549_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16555_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16561_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16567_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16573_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16579_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16585_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16591_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16597_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16603_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16609_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16615_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16621_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16627_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16633_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16645_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16651_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16657_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16663_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16669_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16675_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16681_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16687_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16693_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16699_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16705_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16711_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16717_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16723_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16729_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16735_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16741_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16747_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16753_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16759_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16765_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16771_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16777_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16783_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16789_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16795_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16801_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16807_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16813_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16819_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16825_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16831_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16837_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16843_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16849_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16855_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16861_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16867_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16873_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16879_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16885_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16891_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16897_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16903_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16909_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16915_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16921_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16927_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16933_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16939_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16945_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16951_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16957_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16963_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16969_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16975_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16981_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16987_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16993_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$16999_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17005_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17011_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17017_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17023_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17029_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17035_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17041_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17047_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17053_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17059_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17065_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17071_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17077_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17083_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17089_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17101_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17107_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17113_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17119_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17125_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17131_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17137_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17143_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17149_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17155_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17161_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17167_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17173_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17179_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17185_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17191_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17197_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17203_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17209_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17215_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17221_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17227_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17233_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17239_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17245_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17251_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17257_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17263_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17269_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17275_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17281_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17287_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17293_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17299_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17305_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17311_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17317_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17323_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17329_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17335_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17341_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17347_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17353_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17359_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17365_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17371_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17377_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17383_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17389_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17395_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17401_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17407_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17413_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17419_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17425_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17431_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17437_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17443_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17449_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17455_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17461_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17467_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17473_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17479_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17485_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17491_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17497_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17503_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17509_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17515_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17521_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17527_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17533_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17539_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17545_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17557_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17563_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17569_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17575_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17581_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17587_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17593_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17599_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17605_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17611_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17617_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17623_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17629_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17635_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17641_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17647_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17653_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17659_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17665_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17671_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17677_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17683_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17689_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17695_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17701_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17707_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17713_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17719_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17725_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17731_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17737_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17743_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17749_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17755_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17761_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17767_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17773_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17779_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17785_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17791_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17797_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17803_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17809_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17815_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17821_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17827_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17833_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17839_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17845_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17851_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17857_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17863_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17869_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17875_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17881_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17887_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17893_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17899_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17905_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17911_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17917_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17923_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17929_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17935_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17941_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17947_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17953_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17959_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17965_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17971_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17977_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17983_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17989_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$17995_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18001_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18013_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18019_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18025_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18031_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18037_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18043_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18049_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18055_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18061_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18067_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18073_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18079_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18085_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18091_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18097_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18103_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18109_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18115_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18121_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18127_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18133_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18139_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18145_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18151_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18157_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18163_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18169_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18175_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18181_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18187_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18193_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18199_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18205_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18211_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18217_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18223_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18229_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18235_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18241_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18247_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18253_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18259_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18265_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18271_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18277_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18283_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18289_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18295_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18301_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18307_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18313_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18319_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18325_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18331_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18337_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18343_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18349_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18355_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18361_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18367_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18373_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18379_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18385_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18391_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18397_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18403_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18409_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18415_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18421_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18427_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18433_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18439_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18445_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18451_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18457_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18469_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18475_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18481_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18487_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18493_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18499_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18505_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18511_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18517_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18523_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18529_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18535_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18541_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18547_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18553_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18559_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18565_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18571_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18577_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18583_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18589_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18595_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18601_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18607_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18613_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18619_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18625_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18631_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18637_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18643_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18649_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18655_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18661_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18667_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18673_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18679_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18685_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18691_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18697_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18703_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18709_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18715_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18721_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18727_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18733_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18739_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18745_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18751_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18757_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18763_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18769_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18775_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18781_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18787_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18793_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18799_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18805_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18811_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18817_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18823_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18829_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18835_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18841_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18847_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18853_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18859_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18865_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18871_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18877_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18883_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18889_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18895_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18901_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18907_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18913_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18925_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18931_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18937_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18943_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18949_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18955_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18961_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18967_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18973_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18979_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18985_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18991_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$18997_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19003_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19009_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19015_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19021_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19027_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19033_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19039_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19045_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19051_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19057_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19063_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19069_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19075_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19081_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19087_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19093_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19099_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19105_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19111_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19117_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19123_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19129_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19135_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19141_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19147_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19153_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19159_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19165_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19171_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19177_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19183_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19189_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19195_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19201_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19207_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19213_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19219_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19225_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19231_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19237_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19243_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19249_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19255_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19261_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19267_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19273_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19279_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19285_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19291_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19297_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19303_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19309_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19315_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19321_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19327_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19333_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19339_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19345_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19351_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19357_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19363_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19369_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19381_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19387_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19393_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19399_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19405_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19411_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19417_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19423_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19429_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19435_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19441_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19447_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19453_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19459_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19465_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19471_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19477_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19483_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19489_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19495_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19501_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19507_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19513_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19519_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19525_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19531_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19537_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19543_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19549_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19555_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19561_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19567_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19573_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19579_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19585_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19591_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19597_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19603_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19609_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19615_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19621_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19627_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19633_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19639_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19645_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19651_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19657_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19663_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19669_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19675_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19681_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19687_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19693_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19699_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19705_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19711_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19717_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19723_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19729_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19735_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19741_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19747_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19753_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19759_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19765_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19771_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19777_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19783_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19789_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19795_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19801_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19807_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19813_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19819_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19825_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19837_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19843_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19849_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19855_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19861_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19867_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19873_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19879_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19885_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19891_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19897_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19903_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19909_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19915_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19921_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19927_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19933_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19939_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19945_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19951_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19957_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19963_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19969_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19975_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19981_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19987_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19993_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$19999_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20005_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20011_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20017_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20023_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20029_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20035_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20041_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20047_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20053_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20059_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20065_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20071_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20077_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20083_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20089_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20095_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20101_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20107_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20113_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20119_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20125_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20131_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20137_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20143_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20149_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20155_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20161_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20167_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20173_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20179_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20185_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20191_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20197_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20203_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20209_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20215_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20221_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20227_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20233_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20239_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20245_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20251_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20257_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20263_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20269_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20275_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20281_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20293_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20299_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20305_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20311_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20317_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20323_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20329_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20335_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20341_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20347_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20353_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20359_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20365_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20371_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20377_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20383_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20389_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20395_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20401_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20407_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20413_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20419_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20425_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20431_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20437_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20443_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20449_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20455_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20461_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20467_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20473_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20479_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20485_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20491_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20497_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20503_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20509_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20515_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20521_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20527_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20533_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20539_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20545_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20551_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20557_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20563_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20569_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20575_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20581_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20587_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20593_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20599_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20605_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20611_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20617_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20623_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20629_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20635_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20641_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20647_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20653_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20659_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20665_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20671_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20677_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20683_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20689_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20695_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20701_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20707_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20713_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20719_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20725_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20731_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20737_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20749_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20755_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20761_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20767_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20773_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20779_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20785_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20791_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20797_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20803_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20809_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20815_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20821_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20827_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20833_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20839_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20845_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20851_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20857_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20863_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20869_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20875_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20881_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20887_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20893_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20899_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20905_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20911_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20917_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20923_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20929_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20935_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20941_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20947_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20953_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20959_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20965_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20971_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20977_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20983_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20989_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$20995_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21001_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21007_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21013_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21019_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21025_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21031_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21037_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21043_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21049_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21055_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21061_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21067_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21073_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21079_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21085_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21091_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21097_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21103_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21109_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21115_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21121_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21127_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21133_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21139_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21145_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21151_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21157_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21163_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21169_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21175_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21181_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21187_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21193_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21205_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21211_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21217_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21223_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21229_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21235_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21241_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21247_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21253_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21259_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21265_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21271_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21277_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21283_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21289_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21295_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21301_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21307_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21313_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21319_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21325_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21331_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21337_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21343_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21349_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21355_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21361_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21367_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21373_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21379_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21385_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21391_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21397_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21403_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21409_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21415_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21421_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21427_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21433_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21439_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21445_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21451_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21457_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21463_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21469_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21475_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21481_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21487_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21493_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21499_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21505_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21511_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21517_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21523_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21529_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21535_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21541_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21547_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21553_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21559_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21565_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21571_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21577_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21583_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21589_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21595_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21601_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21607_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21613_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21619_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21625_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21631_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21637_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21643_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21649_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21661_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21667_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21673_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21679_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21685_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21691_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21697_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21703_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21709_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21715_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21721_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21727_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21733_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21739_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21745_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21751_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21757_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21763_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21769_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21775_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21781_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21787_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21793_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21799_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21805_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21811_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21817_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21823_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21829_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21835_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21841_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21847_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21853_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21859_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21865_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21871_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21877_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21883_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21889_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21895_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21901_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21907_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21913_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21919_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21925_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21931_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21937_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21943_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21949_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21955_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21961_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21967_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21973_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21979_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21985_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21991_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$21997_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22003_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22009_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22015_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22021_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22027_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22033_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22039_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22045_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22051_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22057_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22063_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22069_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22075_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22081_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22087_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22093_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22099_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=76\BANKS=16.$add$../source/detect_preamble/preamble_correlator.v:45$22105_Y.
Removed top 25 bits (of 32) from port B of cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$ge$../source/detect_preamble/preamble_detector.v:46$198 ($ge).
Removed top 26 bits (of 32) from port B of cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$le$../source/detect_preamble/preamble_detector.v:47$199 ($le).
Removed top 6 bits (of 7) from port B of cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$gt$../source/detect_preamble/preamble_detector.v:82$207 ($gt).
Removed top 1 bits (of 2) from port B of cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$eq$../source/detect_preamble/preamble_detector.v:96$225 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$eq$../source/detect_preamble/preamble_detector.v:128$240 ($eq).
Removed top 1 bits (of 2) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$ternary$../source/detect_preamble/preamble_detector.v:136$247 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$procmux$26488 ($mux).
Removed top 2 bits (of 4) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$procmux$26482 ($mux).
Removed top 2 bits (of 4) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$procmux$26476 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$procmux$26470 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$procmux$26464 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$procmux$26458 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$procmux$26452 ($mux).
Removed top 3 bits (of 4) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$2\cur_bank[3:0].
Removed top 2 bits (of 4) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$3\cur_bank[3:0].
Removed top 2 bits (of 4) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$4\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$5\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$6\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$7\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$8\cur_bank[3:0].
Removed top 1 bits (of 2) from wire $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$ternary$../source/detect_preamble/preamble_detector.v:136$247_Y.
Removed cell $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$procmux$22481 ($mux).
Removed cell $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.$procmux$22479 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\strb_gen\N=3.$add$../source/clk/strb_gen.v:22$22114 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\strb_gen\N=3.$add$../source/clk/strb_gen.v:22$22114 ($add).
Removed top 30 bits (of 32) from wire $paramod\strb_gen\N=3.$add$../source/clk/strb_gen.v:22$22114_Y.
Removed top 1 bits (of 13) from port B of cell $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$add$../source/fifo/sync_fifo.v:34$304 ($add).
Removed top 12 bits (of 13) from port B of cell $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$add$../source/fifo/sync_fifo.v:47$313 ($add).
Removed top 12 bits (of 13) from port B of cell $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$add$../source/fifo/sync_fifo.v:49$316 ($add).
Removed top 12 bits (of 13) from wire $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$logic_and$../source/fifo/sync_fifo.v:47$312_Y.
Removed top 12 bits (of 13) from wire $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.$logic_and$../source/fifo/sync_fifo.v:49$315_Y.
Removed top 3 bits (of 16) from port B of cell crc16.$eq$../source/crc/crc16.v:19$6 ($eq).

3.9. Executing PEEPOPT pass (run peephole optimizers).

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1273 unused wires.
<suppressed ~7 debug messages>

3.11. Executing SHARE pass (SAT-based resource sharing).

3.12. Executing TECHMAP pass (map to technology primitives).

3.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.12.2. Continuing TECHMAP pass.
Using template $paramod$c7affa4b23822b01b881faf5321f39d277fc8c65\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$2ff283b45b5d57341794143b12daf8af1e3fc5ca\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$ad295ee00217a5f9cbd40bfb123de4e85eca7d1d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$5a7b49bb8d77168cbe5472574a7cd967fd4fde1b\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$c027f4d4e2865ac24b064ad9bdd266a3656d67b8\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$a52bb4e8e431d7be40f5caa04e6d11b067c8c613\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$62330070552c2d3adedbdda2db15eb46c8250b64\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$b76226079021a31aab0b1cda5c976d0d7ab8dad6\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$ccac78f4380faf201f916c0dd1126d9981819dc5\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$1626061a6a0e28790367808d7f3bb3153790a095\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~2448 debug messages>

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

3.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16:
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11027 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11040 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11053 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11066 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11079 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11092 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11105 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11118 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11131 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11030 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11043 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11056 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11069 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11082 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11095 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11108 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11121 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11134 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11033 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11046 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11059 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11072 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11085 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11098 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11111 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11124 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11137 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11035 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11048 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11061 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11074 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11087 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11100 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11113 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11126 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11139 ($add).
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11139.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11126.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11113.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11100.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11087.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11074.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11061.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11048.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11035.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11137.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11124.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11111.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11098.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11085.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11072.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11059.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11046.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11033.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11134.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11121.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11108.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11095.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11082.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11069.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11056.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11043.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11030.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11131.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11118.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11105.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11092.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11079.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11066.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11053.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11040.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11027.
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11027: $auto$alumacc.cc:485:replace_alu$28069
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11040: $auto$alumacc.cc:485:replace_alu$28072
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11053: $auto$alumacc.cc:485:replace_alu$28075
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11066: $auto$alumacc.cc:485:replace_alu$28078
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11079: $auto$alumacc.cc:485:replace_alu$28081
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11092: $auto$alumacc.cc:485:replace_alu$28084
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11105: $auto$alumacc.cc:485:replace_alu$28087
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11118: $auto$alumacc.cc:485:replace_alu$28090
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11131: $auto$alumacc.cc:485:replace_alu$28093
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11030: $auto$alumacc.cc:485:replace_alu$28096
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11043: $auto$alumacc.cc:485:replace_alu$28099
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11056: $auto$alumacc.cc:485:replace_alu$28102
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11069: $auto$alumacc.cc:485:replace_alu$28105
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11082: $auto$alumacc.cc:485:replace_alu$28108
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11095: $auto$alumacc.cc:485:replace_alu$28111
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11108: $auto$alumacc.cc:485:replace_alu$28114
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11121: $auto$alumacc.cc:485:replace_alu$28117
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11134: $auto$alumacc.cc:485:replace_alu$28120
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11033: $auto$alumacc.cc:485:replace_alu$28123
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11046: $auto$alumacc.cc:485:replace_alu$28126
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11059: $auto$alumacc.cc:485:replace_alu$28129
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11072: $auto$alumacc.cc:485:replace_alu$28132
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11085: $auto$alumacc.cc:485:replace_alu$28135
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11098: $auto$alumacc.cc:485:replace_alu$28138
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11111: $auto$alumacc.cc:485:replace_alu$28141
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11124: $auto$alumacc.cc:485:replace_alu$28144
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11137: $auto$alumacc.cc:485:replace_alu$28147
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11035: $auto$alumacc.cc:485:replace_alu$28150
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11048: $auto$alumacc.cc:485:replace_alu$28153
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11061: $auto$alumacc.cc:485:replace_alu$28156
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11074: $auto$alumacc.cc:485:replace_alu$28159
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11087: $auto$alumacc.cc:485:replace_alu$28162
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11100: $auto$alumacc.cc:485:replace_alu$28165
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11113: $auto$alumacc.cc:485:replace_alu$28168
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11126: $auto$alumacc.cc:485:replace_alu$28171
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11139: $auto$alumacc.cc:485:replace_alu$28174
  created 36 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1:
  creating $macc model for $add$../source/detect_bits/bits_detector.v:146$120 ($add).
  creating $macc model for $add$../source/detect_bits/bits_detector.v:160$122 ($add).
  creating $macc model for $sub$../source/detect_bits/bits_detector.v:146$118 ($sub).
  creating $macc model for $sub$../source/detect_bits/bits_detector.v:57$77 ($sub).
  creating $alu model for $macc $sub$../source/detect_bits/bits_detector.v:57$77.
  creating $alu model for $macc $sub$../source/detect_bits/bits_detector.v:146$118.
  creating $alu model for $macc $add$../source/detect_bits/bits_detector.v:160$122.
  creating $alu model for $macc $add$../source/detect_bits/bits_detector.v:146$120.
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:107$100 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:108$107 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:113$115 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:81$84 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:82$85 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:83$87 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:88$89 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:89$90 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:94$92 ($ge): new $alu
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:94$92: $auto$alumacc.cc:485:replace_alu$28186
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:89$90: $auto$alumacc.cc:485:replace_alu$28199
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:88$89: $auto$alumacc.cc:485:replace_alu$28212
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:83$87: $auto$alumacc.cc:485:replace_alu$28225
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:82$85: $auto$alumacc.cc:485:replace_alu$28238
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:81$84: $auto$alumacc.cc:485:replace_alu$28251
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:113$115: $auto$alumacc.cc:485:replace_alu$28264
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:108$107: $auto$alumacc.cc:485:replace_alu$28277
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:107$100: $auto$alumacc.cc:485:replace_alu$28290
  creating $alu cell for $add$../source/detect_bits/bits_detector.v:146$120: $auto$alumacc.cc:485:replace_alu$28303
  creating $alu cell for $add$../source/detect_bits/bits_detector.v:160$122: $auto$alumacc.cc:485:replace_alu$28306
  creating $alu cell for $sub$../source/detect_bits/bits_detector.v:146$118: $auto$alumacc.cc:485:replace_alu$28309
  creating $alu cell for $sub$../source/detect_bits/bits_detector.v:57$77: $auto$alumacc.cc:485:replace_alu$28312
  created 13 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16:
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14821 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14827 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14833 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14839 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14845 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14851 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14857 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14863 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14869 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14875 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14881 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14887 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14893 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14899 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14905 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14911 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14917 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14923 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14929 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14935 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14941 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14947 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14953 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14959 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14965 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14971 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14977 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14983 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14989 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$14995 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15001 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15007 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15013 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15019 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15025 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15031 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15037 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15043 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15049 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15055 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15061 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15067 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15073 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15079 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15085 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15091 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15097 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15103 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15109 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15115 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15121 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15127 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15133 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15139 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15145 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15151 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15157 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15163 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15169 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15175 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15181 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15187 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15193 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15199 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15205 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15211 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15217 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15223 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15229 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15235 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15241 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15247 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15253 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15259 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15265 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15277 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15283 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15289 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15295 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15301 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15307 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15313 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15319 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15325 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15331 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15337 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15343 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15349 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15355 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15361 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15367 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15373 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15379 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15385 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15391 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15397 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15403 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15409 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15415 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15421 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15427 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15433 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15439 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15445 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15451 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15457 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15463 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15469 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15475 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15481 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15487 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15493 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15499 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15505 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15511 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15517 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15523 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15529 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15535 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15541 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15547 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15553 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15559 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15565 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15571 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15577 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15583 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15589 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15595 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15601 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15607 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15613 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15619 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15625 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15631 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15637 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15643 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15649 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15655 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15661 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15667 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15673 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15679 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15685 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15691 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15697 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15703 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15709 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15715 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15721 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15733 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15739 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15745 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15751 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15757 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15763 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15769 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15775 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15781 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15787 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15793 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15799 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15805 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15811 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15817 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15823 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15829 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15835 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15841 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15847 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15853 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15859 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15865 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15871 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15877 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15883 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15889 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15895 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15901 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15907 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15913 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15919 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15925 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15931 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15937 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15943 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15949 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15955 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15961 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15967 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15973 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15979 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15985 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15991 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$15997 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16003 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16009 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16015 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16021 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16027 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16033 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16039 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16045 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16051 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16057 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16063 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16069 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16075 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16081 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16087 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16093 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16099 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16105 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16111 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16117 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16123 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16129 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16135 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16141 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16147 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16153 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16159 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16165 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16171 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16177 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16189 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16195 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16201 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16207 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16213 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16219 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16225 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16231 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16237 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16243 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16249 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16255 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16261 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16267 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16273 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16279 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16285 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16291 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16297 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16303 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16309 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16315 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16321 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16327 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16333 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16339 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16345 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16351 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16357 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16363 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16369 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16375 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16381 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16387 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16393 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16399 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16405 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16411 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16417 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16423 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16429 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16435 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16441 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16447 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16453 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16459 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16465 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16471 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16477 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16483 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16489 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16495 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16501 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16507 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16513 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16519 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16525 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16531 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16537 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16543 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16549 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16555 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16561 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16567 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16573 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16579 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16585 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16591 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16597 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16603 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16609 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16615 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16621 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16627 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16633 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16645 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16651 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16657 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16663 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16669 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16675 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16681 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16687 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16693 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16699 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16705 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16711 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16717 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16723 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16729 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16735 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16741 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16747 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16753 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16759 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16765 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16771 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16777 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16783 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16789 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16795 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16801 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16807 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16813 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16819 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16825 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16831 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16837 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16843 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16849 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16855 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16861 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16867 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16873 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16879 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16885 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16891 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16897 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16903 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16909 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16915 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16921 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16927 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16933 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16939 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16945 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16951 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16957 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16963 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16969 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16975 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16981 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16987 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16993 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$16999 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17005 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17011 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17017 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17023 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17029 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17035 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17041 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17047 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17053 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17059 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17065 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17071 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17077 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17083 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17089 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17101 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17107 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17113 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17119 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17125 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17131 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17137 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17143 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17149 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17155 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17161 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17167 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17173 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17179 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17185 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17191 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17197 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17203 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17209 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17215 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17221 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17227 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17233 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17239 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17245 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17251 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17257 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17263 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17269 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17275 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17281 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17287 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17293 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17299 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17305 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17311 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17317 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17323 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17329 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17335 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17341 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17347 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17353 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17359 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17365 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17371 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17377 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17383 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17389 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17395 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17401 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17407 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17413 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17419 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17425 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17431 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17437 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17443 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17449 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17455 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17461 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17467 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17473 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17479 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17485 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17491 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17497 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17503 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17509 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17515 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17521 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17527 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17533 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17539 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17545 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17557 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17563 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17569 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17575 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17581 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17587 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17593 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17599 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17605 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17611 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17617 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17623 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17629 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17635 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17641 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17647 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17653 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17659 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17665 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17671 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17677 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17683 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17689 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17695 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17701 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17707 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17713 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17719 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17725 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17731 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17737 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17743 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17749 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17755 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17761 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17767 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17773 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17779 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17785 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17791 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17797 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17803 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17809 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17815 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17821 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17827 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17833 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17839 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17845 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17851 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17857 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17863 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17869 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17875 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17881 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17887 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17893 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17899 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17905 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17911 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17917 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17923 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17929 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17935 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17941 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17947 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17953 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17959 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17965 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17971 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17977 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17983 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17989 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$17995 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18001 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18013 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18019 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18025 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18031 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18037 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18043 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18049 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18055 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18061 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18067 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18073 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18079 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18085 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18091 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18097 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18103 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18109 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18115 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18121 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18127 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18133 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18139 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18145 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18151 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18157 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18163 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18169 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18175 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18181 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18187 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18193 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18199 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18205 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18211 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18217 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18223 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18229 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18235 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18241 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18247 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18253 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18259 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18265 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18271 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18277 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18283 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18289 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18295 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18301 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18307 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18313 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18319 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18325 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18331 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18337 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18343 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18349 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18355 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18361 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18367 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18373 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18379 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18385 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18391 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18397 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18403 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18409 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18415 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18421 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18427 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18433 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18439 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18445 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18451 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18457 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18469 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18475 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18481 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18487 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18493 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18499 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18505 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18511 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18517 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18523 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18529 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18535 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18541 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18547 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18553 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18559 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18565 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18571 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18577 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18583 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18589 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18595 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18601 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18607 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18613 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18619 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18625 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18631 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18637 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18643 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18649 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18655 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18661 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18667 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18673 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18679 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18685 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18691 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18697 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18703 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18709 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18715 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18721 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18727 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18733 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18739 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18745 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18751 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18757 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18763 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18769 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18775 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18781 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18787 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18793 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18799 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18805 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18811 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18817 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18823 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18829 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18835 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18841 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18847 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18853 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18859 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18865 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18871 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18877 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18883 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18889 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18895 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18901 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18907 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18913 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18925 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18931 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18937 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18943 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18949 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18955 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18961 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18967 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18973 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18979 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18985 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18991 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$18997 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19003 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19009 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19015 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19021 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19027 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19033 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19039 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19045 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19051 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19057 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19063 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19069 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19075 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19081 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19087 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19093 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19099 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19105 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19111 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19117 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19123 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19129 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19135 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19141 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19147 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19153 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19159 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19165 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19171 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19177 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19183 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19189 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19195 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19201 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19207 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19213 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19219 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19225 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19231 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19237 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19243 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19249 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19255 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19261 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19267 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19273 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19279 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19285 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19291 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19297 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19303 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19309 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19315 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19321 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19327 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19333 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19339 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19345 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19351 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19357 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19363 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19369 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19381 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19387 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19393 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19399 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19405 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19411 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19417 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19423 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19429 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19435 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19441 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19447 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19453 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19459 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19465 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19471 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19477 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19483 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19489 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19495 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19501 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19507 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19513 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19519 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19525 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19531 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19537 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19543 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19549 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19555 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19561 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19567 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19573 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19579 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19585 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19591 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19597 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19603 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19609 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19615 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19621 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19627 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19633 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19639 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19645 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19651 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19657 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19663 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19669 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19675 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19681 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19687 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19693 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19699 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19705 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19711 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19717 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19723 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19729 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19735 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19741 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19747 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19753 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19759 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19765 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19771 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19777 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19783 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19789 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19795 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19801 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19807 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19813 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19819 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19825 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19837 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19843 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19849 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19855 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19861 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19867 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19873 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19879 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19885 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19891 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19897 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19903 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19909 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19915 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19921 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19927 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19933 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19939 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19945 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19951 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19957 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19963 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19969 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19975 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19981 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19987 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19993 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$19999 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20005 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20011 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20017 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20023 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20029 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20035 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20041 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20047 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20053 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20059 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20065 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20071 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20077 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20083 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20089 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20095 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20101 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20107 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20113 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20119 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20125 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20131 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20137 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20143 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20149 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20155 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20161 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20167 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20173 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20179 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20185 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20191 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20197 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20203 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20209 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20215 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20221 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20227 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20233 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20239 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20245 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20251 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20257 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20263 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20269 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20275 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20281 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20293 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20299 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20305 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20311 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20317 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20323 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20329 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20335 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20341 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20347 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20353 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20359 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20365 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20371 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20377 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20383 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20389 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20395 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20401 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20407 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20413 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20419 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20425 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20431 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20437 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20443 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20449 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20455 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20461 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20467 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20473 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20479 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20485 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20491 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20497 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20503 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20509 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20515 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20521 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20527 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20533 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20539 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20545 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20551 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20557 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20563 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20569 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20575 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20581 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20587 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20593 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20599 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20605 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20611 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20617 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20623 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20629 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20635 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20641 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20647 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20653 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20659 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20665 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20671 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20677 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20683 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20689 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20695 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20701 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20707 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20713 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20719 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20725 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20731 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20737 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20749 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20755 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20761 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20767 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20773 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20779 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20785 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20791 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20797 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20803 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20809 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20815 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20821 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20827 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20833 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20839 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20845 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20851 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20857 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20863 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20869 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20875 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20881 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20887 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20893 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20899 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20905 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20911 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20917 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20923 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20929 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20935 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20941 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20947 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20953 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20959 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20965 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20971 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20977 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20983 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20989 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$20995 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21001 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21007 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21013 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21019 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21025 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21031 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21037 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21043 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21049 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21055 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21061 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21067 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21073 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21079 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21085 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21091 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21097 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21103 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21109 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21115 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21121 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21127 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21133 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21139 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21145 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21151 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21157 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21163 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21169 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21175 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21181 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21187 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21193 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21205 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21211 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21217 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21223 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21229 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21235 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21241 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21247 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21253 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21259 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21265 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21271 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21277 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21283 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21289 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21295 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21301 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21307 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21313 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21319 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21325 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21331 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21337 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21343 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21349 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21355 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21361 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21367 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21373 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21379 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21385 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21391 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21397 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21403 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21409 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21415 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21421 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21427 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21433 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21439 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21445 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21451 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21457 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21463 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21469 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21475 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21481 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21487 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21493 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21499 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21505 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21511 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21517 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21523 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21529 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21535 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21541 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21547 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21553 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21559 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21565 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21571 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21577 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21583 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21589 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21595 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21601 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21607 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21613 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21619 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21625 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21631 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21637 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21643 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21649 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21661 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21667 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21673 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21679 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21685 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21691 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21697 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21703 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21709 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21715 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21721 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21727 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21733 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21739 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21745 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21751 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21757 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21763 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21769 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21775 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21781 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21787 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21793 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21799 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21805 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21811 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21817 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21823 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21829 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21835 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21841 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21847 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21853 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21859 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21865 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21871 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21877 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21883 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21889 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21895 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21901 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21907 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21913 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21919 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21925 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21931 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21937 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21943 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21949 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21955 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21961 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21967 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21973 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21979 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21985 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21991 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$21997 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22003 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22009 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22015 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22021 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22027 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22033 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22039 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22045 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22051 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22057 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22063 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22069 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22075 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22081 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22087 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22093 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22099 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:45$22105 ($add).
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22105.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22099.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22093.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22087.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22081.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22075.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22069.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22063.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22057.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22051.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22045.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22039.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22033.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22027.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22021.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22015.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22009.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$22003.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21997.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21991.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21985.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21979.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21973.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21967.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21961.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21955.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21949.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21943.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21937.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21931.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21925.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21919.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21913.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21907.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21901.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21895.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21889.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21883.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21877.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21871.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21865.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21859.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21853.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21847.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21841.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21835.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21829.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21823.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21817.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21811.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21805.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21799.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21793.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21787.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21781.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21775.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21769.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21763.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21757.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21751.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21745.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21739.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21733.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21727.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21721.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21715.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21709.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21703.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21697.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21691.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21685.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21679.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21673.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21667.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21661.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21649.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21643.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21637.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21631.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21625.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21619.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21613.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21607.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21601.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21595.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21589.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21583.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21577.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21571.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21565.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21559.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21553.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21547.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21541.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21535.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21529.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21523.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21517.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21511.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21505.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21499.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21493.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21487.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21481.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21475.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21469.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21463.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21457.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21451.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21445.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21439.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21433.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21427.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21421.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21415.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21409.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21403.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21397.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21391.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21385.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21379.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21373.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21367.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21361.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21355.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21349.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21343.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21337.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21331.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21325.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21319.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21313.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21307.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21301.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21295.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21289.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21283.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21277.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21271.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21265.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21259.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21253.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21247.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21241.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21235.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21229.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21223.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21217.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21211.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21205.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21193.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21187.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21181.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21175.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21169.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21163.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21157.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21151.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21145.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21139.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21133.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21127.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21121.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21115.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21109.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21103.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21097.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21091.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21085.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21079.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21073.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21067.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21061.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21055.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21049.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21043.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21037.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21031.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21025.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21019.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21013.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21007.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$21001.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20995.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20989.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20983.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20977.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20971.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20965.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20959.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20953.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20947.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20941.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20935.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20929.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20923.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20917.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20911.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20905.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20899.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20893.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20887.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20881.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20875.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20869.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20863.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20857.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20851.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20845.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20839.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20833.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20827.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20821.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20815.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20809.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20803.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20797.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20791.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20785.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20779.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20773.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20767.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20761.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20755.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20749.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20737.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20731.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20725.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20719.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20713.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20707.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20701.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20695.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20689.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20683.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20677.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20671.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20665.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20659.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20653.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20647.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20641.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20635.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20629.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20623.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20617.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20611.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20605.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20599.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20593.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20587.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20581.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20575.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20569.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20563.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20557.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20551.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20545.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20539.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20533.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20527.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20521.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20515.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20509.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20503.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20497.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20491.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20485.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20479.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20473.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20467.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20461.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20455.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20449.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20443.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20437.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20431.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20425.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20419.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20413.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20407.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20401.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20395.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20389.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20383.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20377.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20371.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20365.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20359.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20353.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20347.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20341.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20335.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20329.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20323.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20317.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20311.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20305.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20299.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20293.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20281.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20275.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20269.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20263.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20257.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20251.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20245.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20239.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20233.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20227.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20221.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20215.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20209.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20203.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20197.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20191.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20185.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20179.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20173.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20167.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20161.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20155.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20149.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20143.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20137.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20131.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20125.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20119.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20113.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20107.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20101.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20095.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20089.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20083.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20077.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20071.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20065.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20059.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20053.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20047.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20041.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20035.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20029.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20023.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20017.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20011.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$20005.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19999.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19993.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19987.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19981.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19975.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19969.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19963.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19957.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19951.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19945.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19939.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19933.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19927.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19921.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19915.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19909.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19903.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19897.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19891.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19885.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19879.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19873.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19867.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19861.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19855.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19849.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19843.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19837.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19825.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19819.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19813.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19807.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19801.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19795.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19789.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19783.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19777.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19771.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19765.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19759.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19753.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19747.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19741.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19735.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19729.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19723.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19717.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19711.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19705.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19699.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19693.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19687.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19681.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19675.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19669.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19663.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19657.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19651.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19645.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19639.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19633.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19627.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19621.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19615.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19609.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19603.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19597.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19591.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19585.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19579.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19573.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19567.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19561.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19555.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19549.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19543.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19537.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19531.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19525.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19519.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19513.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19507.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19501.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19495.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19489.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19483.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19477.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19471.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19465.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19459.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19453.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19447.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19441.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19435.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19429.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19423.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19417.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19411.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19405.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19399.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19393.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19387.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19381.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19369.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19363.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19357.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19351.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19345.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19339.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19333.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19327.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19321.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19315.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19309.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19303.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19297.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19291.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19285.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19279.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19273.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19267.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19261.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19255.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19249.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19243.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19237.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19231.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19225.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19219.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19213.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19207.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19201.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19195.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19189.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19183.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19177.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19171.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19165.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19159.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19153.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19147.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19141.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19135.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19129.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19123.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19117.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19111.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19105.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19099.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19093.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19087.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19081.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19075.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19069.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19063.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19057.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19051.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19045.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19039.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19033.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19027.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19021.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19015.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19009.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$19003.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18997.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18991.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18985.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18979.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18973.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18967.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18961.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18955.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18949.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18943.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18937.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18931.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18925.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18913.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18907.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18901.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18895.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18889.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18883.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18877.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18871.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18865.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18859.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18853.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18847.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18841.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18835.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18829.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18823.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18817.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18811.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18805.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18799.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18793.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18787.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18781.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18775.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18769.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18763.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18757.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18751.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18745.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18739.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18733.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18727.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18721.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18715.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18709.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18703.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18697.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18691.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18685.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18679.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18673.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18667.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18661.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18655.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18649.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18643.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18637.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18631.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18625.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18619.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18613.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18607.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18601.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18595.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18589.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18583.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18577.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18571.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18565.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18559.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18553.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18547.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18541.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18535.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18529.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18523.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18517.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18511.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18505.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18499.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18493.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18487.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18481.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18475.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18469.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18457.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18451.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18445.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18439.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18433.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18427.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18421.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18415.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18409.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18403.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18397.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18391.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18385.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18379.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18373.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18367.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18361.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18355.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18349.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18343.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18337.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18331.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18325.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18319.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18313.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18307.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18301.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18295.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18289.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18283.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18277.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18271.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18265.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18259.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18253.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18247.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18241.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18235.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18229.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18223.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18217.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18211.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18205.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18199.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18193.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18187.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18181.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18175.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18169.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18163.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18157.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18151.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18145.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18139.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18133.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18127.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18121.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18115.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18109.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18103.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18097.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18091.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18085.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18079.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18073.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18067.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18061.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18055.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18049.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18043.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18037.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18031.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18025.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18019.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18013.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$18001.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17995.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17989.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17983.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17977.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17971.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17965.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17959.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17953.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17947.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17941.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17935.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17929.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17923.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17917.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17911.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17905.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17899.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17893.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17887.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17881.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17875.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17869.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17863.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17857.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17851.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17845.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17839.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17833.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17827.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17821.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17815.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17809.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17803.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17797.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17791.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17785.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17779.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17773.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17767.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17761.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17755.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17749.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17743.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17737.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17731.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17725.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17719.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17713.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17707.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17701.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17695.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17689.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17683.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17677.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17671.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17665.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17659.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17653.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17647.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17641.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17635.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17629.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17623.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17617.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17611.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17605.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17599.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17593.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17587.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17581.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17575.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17569.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17563.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17557.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17545.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17539.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17533.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17527.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17521.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17515.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17509.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17503.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17497.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17491.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17485.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17479.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17473.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17467.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17461.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17455.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17449.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17443.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17437.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17431.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17425.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17419.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17413.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17407.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17401.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17395.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17389.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17383.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17377.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17371.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17365.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17359.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17353.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17347.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17341.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17335.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17329.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17323.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17317.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17311.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17305.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17299.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17293.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17287.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17281.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17275.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17269.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17263.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17257.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17251.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17245.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17239.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17233.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17227.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17221.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17215.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17209.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17203.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17197.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17191.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17185.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17179.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17173.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17167.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17161.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17155.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17149.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17143.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17137.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17131.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17125.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17119.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17113.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17107.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17101.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17089.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17083.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17077.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17071.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17065.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17059.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17053.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17047.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17041.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17035.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17029.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17023.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17017.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17011.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$17005.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16999.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16993.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16987.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16981.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16975.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16969.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16963.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16957.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16951.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16945.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16939.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16933.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16927.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16921.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16915.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16909.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16903.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16897.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16891.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16885.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16879.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16873.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16867.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16861.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16855.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16849.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16843.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16837.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16831.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16825.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16819.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16813.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16807.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16801.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16795.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16789.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16783.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16777.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16771.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16765.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16759.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16753.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16747.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16741.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16735.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16729.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16723.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16717.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16711.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16705.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16699.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16693.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16687.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16681.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16675.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16669.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16663.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16657.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16651.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16645.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16633.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16627.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16621.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16615.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16609.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16603.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16597.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16591.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16585.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16579.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16573.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16567.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16561.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16555.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16549.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16543.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16537.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16531.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16525.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16519.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16513.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16507.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16501.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16495.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16489.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16483.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16477.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16471.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16465.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16459.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16453.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16447.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16441.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16435.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16429.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16423.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16417.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16411.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16405.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16399.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16393.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16387.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16381.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16375.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16369.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16363.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16357.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16351.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16345.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16339.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16333.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16327.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16321.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16315.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16309.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16303.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16297.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16291.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16285.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16279.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16273.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16267.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16261.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16255.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16249.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16243.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16237.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16231.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16225.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16219.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16213.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16207.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16201.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16195.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16189.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16177.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16171.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16165.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16159.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16153.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16147.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16141.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16135.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16129.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16123.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16117.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16111.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16105.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16099.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16093.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16087.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16081.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16075.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16069.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16063.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16057.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16051.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16045.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16039.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16033.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16027.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16021.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16015.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16009.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$16003.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15997.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15991.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15985.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15979.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15973.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15967.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15961.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15955.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15949.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15943.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15937.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15931.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15925.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15919.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15913.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15907.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15901.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15895.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15889.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15883.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15877.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15871.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15865.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15859.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15853.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15847.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15841.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15835.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15829.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15823.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15817.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15811.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15805.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15799.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15793.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15787.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15781.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15775.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15769.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15763.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15757.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15751.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15745.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15739.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15733.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15721.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15715.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15709.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15703.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15697.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15691.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15685.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15679.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15673.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15667.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15661.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15655.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15649.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15643.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15637.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15631.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15625.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15619.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15613.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15607.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15601.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15595.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15589.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15583.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15577.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15571.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15565.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15559.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15553.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15547.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15541.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15535.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15529.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15523.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15517.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15511.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15505.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15499.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15493.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15487.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15481.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15475.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15469.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15463.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15457.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15451.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15445.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15439.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15433.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15427.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15421.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15415.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15409.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15403.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15397.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15391.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15385.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15379.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15373.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15367.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15361.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15355.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15349.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15343.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15337.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15331.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15325.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15319.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15313.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15307.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15301.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15295.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15289.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15283.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15277.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15265.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15259.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15253.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15247.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15241.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15235.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15229.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15223.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15217.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15211.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15205.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15199.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15193.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15187.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15181.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15175.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15169.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15163.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15157.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15151.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15145.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15139.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15133.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15127.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15121.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15115.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15109.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15103.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15097.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15091.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15085.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15079.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15073.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15067.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15061.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15055.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15049.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15043.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15037.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15031.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15025.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15019.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15013.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15007.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$15001.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14995.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14989.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14983.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14977.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14971.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14965.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14959.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14953.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14947.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14941.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14935.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14929.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14923.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14917.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14911.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14905.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14899.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14893.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14887.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14881.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14875.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14869.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14863.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14857.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14851.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14845.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14839.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14833.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14827.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:45$14821.
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14813 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14819 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14825 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14831 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14837 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14843 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14849 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14855 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14861 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14867 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14873 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14879 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14885 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14891 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14897 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14903 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14909 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14915 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14921 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14927 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14933 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14939 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14945 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14951 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14957 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14963 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14969 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14975 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14981 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14987 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14993 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$14999 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15005 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15011 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15017 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15023 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15029 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15035 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15041 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15047 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15053 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15059 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15065 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15071 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15077 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15083 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15089 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15095 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15101 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15107 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15113 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15119 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15125 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15131 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15137 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15143 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15149 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15155 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15161 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15167 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15173 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15179 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15185 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15191 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15197 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15203 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15209 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15215 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15221 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15227 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15233 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15239 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15245 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15251 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15257 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15263 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15269 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15275 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15281 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15287 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15293 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15299 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15305 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15311 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15317 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15323 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15329 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15335 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15341 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15347 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15353 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15359 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15365 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15371 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15377 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15383 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15389 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15395 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15401 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15407 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15413 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15419 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15425 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15431 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15437 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15443 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15449 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15455 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15461 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15467 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15473 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15479 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15485 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15491 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15497 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15503 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15509 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15515 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15521 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15527 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15533 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15539 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15545 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15551 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15557 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15563 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15569 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15575 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15581 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15587 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15593 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15599 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15605 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15611 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15617 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15623 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15629 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15635 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15641 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15647 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15653 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15659 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15665 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15671 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15677 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15683 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15689 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15695 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15701 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15707 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15713 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15719 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15725 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15731 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15737 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15743 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15749 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15755 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15761 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15767 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15773 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15779 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15785 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15791 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15797 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15803 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15809 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15815 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15821 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15827 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15833 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15839 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15845 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15851 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15857 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15863 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15869 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15875 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15881 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15887 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15893 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15899 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15905 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15911 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15917 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15923 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15929 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15935 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15941 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15947 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15953 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15959 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15965 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15971 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15977 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15983 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15989 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$15995 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16001 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16007 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16013 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16019 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16025 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16031 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16037 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16043 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16049 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16055 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16061 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16067 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16073 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16079 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16085 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16091 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16097 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16103 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16109 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16115 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16121 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16127 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16133 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16139 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16145 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16151 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16157 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16163 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16169 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16175 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16181 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16187 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16193 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16199 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16205 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16211 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16217 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16223 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16229 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16235 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16241 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16247 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16253 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16259 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16265 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16271 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16277 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16283 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16289 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16295 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16301 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16307 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16313 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16319 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16325 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16331 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16337 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16343 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16349 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16355 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16361 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16367 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16373 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16379 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16385 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16391 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16397 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16403 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16409 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16415 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16421 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16427 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16433 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16439 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16445 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16451 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16457 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16463 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16469 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16475 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16481 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16487 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16493 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16499 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16505 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16511 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16517 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16523 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16529 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16535 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16541 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16547 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16553 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16559 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16565 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16571 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16577 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16583 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16589 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16595 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16601 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16607 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16613 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16619 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16625 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16631 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16637 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16643 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16649 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16655 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16661 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16667 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16673 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16679 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16685 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16691 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16697 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16703 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16709 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16715 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16721 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16727 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16733 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16739 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16745 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16751 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16757 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16763 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16769 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16775 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16781 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16787 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16793 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16799 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16805 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16811 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16817 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16823 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16829 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16835 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16841 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16847 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16853 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16859 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16865 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16871 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16877 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16883 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16889 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16895 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16901 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16907 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16913 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16919 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16925 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16931 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16937 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16943 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16949 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16955 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16961 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16967 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16973 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16979 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16985 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16991 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$16997 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17003 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17009 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17015 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17021 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17027 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17033 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17039 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17045 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17051 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17057 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17063 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17069 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17075 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17081 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17087 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17093 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17099 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17105 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17111 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17117 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17123 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17129 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17135 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17141 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17147 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17153 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17159 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17165 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17171 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17177 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17183 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17189 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17195 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17201 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17207 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17213 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17219 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17225 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17231 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17237 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17243 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17249 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17255 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17261 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17267 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17273 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17279 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17285 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17291 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17297 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17303 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17309 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17315 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17321 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17327 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17333 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17339 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17345 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17351 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17357 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17363 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17369 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17375 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17381 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17387 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17393 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17399 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17405 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17411 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17417 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17423 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17429 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17435 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17441 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17447 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17453 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17459 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17465 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17471 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17477 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17483 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17489 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17495 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17501 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17507 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17513 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17519 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17525 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17531 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17537 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17543 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17549 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17555 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17561 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17567 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17573 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17579 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17585 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17591 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17597 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17603 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17609 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17615 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17621 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17627 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17633 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17639 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17645 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17651 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17657 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17663 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17669 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17675 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17681 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17687 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17693 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17699 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17705 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17711 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17717 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17723 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17729 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17735 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17741 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17747 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17753 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17759 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17765 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17771 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17777 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17783 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17789 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17795 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17801 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17807 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17813 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17819 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17825 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17831 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17837 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17843 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17849 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17855 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17861 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17867 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17873 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17879 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17885 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17891 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17897 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17903 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17909 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17915 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17921 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17927 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17933 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17939 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17945 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17951 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17957 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17963 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17969 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17975 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17981 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17987 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17993 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$17999 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18005 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18011 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18017 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18023 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18029 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18035 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18041 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18047 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18053 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18059 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18065 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18071 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18077 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18083 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18089 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18095 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18101 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18107 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18113 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18119 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18125 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18131 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18137 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18143 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18149 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18155 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18161 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18167 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18173 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18179 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18185 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18191 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18197 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18203 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18209 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18215 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18221 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18227 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18233 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18239 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18245 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18251 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18257 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18263 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18269 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18275 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18281 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18287 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18293 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18299 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18305 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18311 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18317 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18323 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18329 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18335 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18341 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18347 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18353 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18359 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18365 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18371 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18377 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18383 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18389 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18395 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18401 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18407 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18413 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18419 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18425 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18431 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18437 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18443 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18449 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18455 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18461 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18467 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18473 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18479 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18485 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18491 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18497 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18503 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18509 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18515 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18521 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18527 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18533 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18539 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18545 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18551 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18557 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18563 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18569 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18575 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18581 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18587 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18593 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18599 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18605 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18611 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18617 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18623 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18629 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18635 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18641 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18647 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18653 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18659 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18665 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18671 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18677 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18683 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18689 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18695 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18701 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18707 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18713 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18719 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18725 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18731 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18737 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18743 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18749 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18755 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18761 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18767 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18773 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18779 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18785 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18791 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18797 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18803 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18809 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18815 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18821 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18827 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18833 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18839 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18845 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18851 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18857 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18863 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18869 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18875 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18881 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18887 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18893 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18899 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18905 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18911 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18917 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18923 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18929 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18935 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18941 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18947 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18953 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18959 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18965 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18971 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18977 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18983 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18989 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$18995 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19001 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19007 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19013 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19019 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19025 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19031 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19037 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19043 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19049 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19055 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19061 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19067 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19073 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19079 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19085 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19091 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19097 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19103 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19109 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19115 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19121 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19127 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19133 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19139 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19145 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19151 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19157 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19163 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19169 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19175 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19181 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19187 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19193 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19199 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19205 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19211 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19217 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19223 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19229 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19235 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19241 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19247 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19253 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19259 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19265 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19271 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19277 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19283 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19289 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19295 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19301 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19307 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19313 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19319 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19325 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19331 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19337 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19343 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19349 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19355 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19361 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19367 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19373 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19379 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19385 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19391 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19397 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19403 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19409 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19415 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19421 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19427 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19433 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19439 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19445 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19451 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19457 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19463 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19469 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19475 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19481 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19487 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19493 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19499 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19505 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19511 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19517 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19523 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19529 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19535 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19541 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19547 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19553 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19559 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19565 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19571 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19577 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19583 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19589 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19595 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19601 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19607 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19613 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19619 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19625 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19631 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19637 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19643 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19649 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19655 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19661 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19667 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19673 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19679 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19685 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19691 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19697 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19703 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19709 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19715 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19721 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19727 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19733 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19739 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19745 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19751 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19757 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19763 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19769 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19775 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19781 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19787 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19793 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19799 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19805 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19811 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19817 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19823 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19829 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19835 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19841 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19847 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19853 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19859 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19865 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19871 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19877 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19883 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19889 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19895 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19901 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19907 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19913 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19919 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19925 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19931 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19937 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19943 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19949 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19955 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19961 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19967 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19973 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19979 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19985 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19991 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$19997 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20003 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20009 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20015 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20021 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20027 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20033 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20039 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20045 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20051 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20057 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20063 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20069 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20075 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20081 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20087 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20093 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20099 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20105 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20111 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20117 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20123 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20129 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20135 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20141 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20147 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20153 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20159 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20165 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20171 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20177 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20183 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20189 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20195 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20201 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20207 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20213 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20219 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20225 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20231 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20237 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20243 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20249 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20255 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20261 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20267 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20273 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20279 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20285 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20291 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20297 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20303 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20309 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20315 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20321 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20327 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20333 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20339 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20345 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20351 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20357 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20363 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20369 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20375 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20381 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20387 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20393 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20399 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20405 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20411 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20417 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20423 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20429 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20435 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20441 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20447 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20453 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20459 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20465 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20471 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20477 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20483 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20489 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20495 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20501 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20507 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20513 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20519 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20525 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20531 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20537 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20543 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20549 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20555 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20561 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20567 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20573 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20579 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20585 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20591 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20597 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20603 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20609 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20615 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20621 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20627 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20633 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20639 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20645 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20651 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20657 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20663 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20669 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20675 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20681 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20687 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20693 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20699 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20705 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20711 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20717 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20723 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20729 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20735 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20741 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20747 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20753 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20759 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20765 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20771 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20777 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20783 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20789 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20795 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20801 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20807 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20813 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20819 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20825 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20831 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20837 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20843 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20849 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20855 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20861 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20867 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20873 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20879 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20885 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20891 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20897 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20903 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20909 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20915 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20921 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20927 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20933 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20939 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20945 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20951 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20957 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20963 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20969 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20975 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20981 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20987 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20993 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$20999 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21005 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21011 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21017 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21023 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21029 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21035 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21041 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21047 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21053 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21059 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21065 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21071 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21077 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21083 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21089 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21095 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21101 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21107 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21113 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21119 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21125 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21131 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21137 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21143 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21149 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21155 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21161 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21167 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21173 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21179 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21185 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21191 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21197 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21203 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21209 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21215 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21221 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21227 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21233 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21239 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21245 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21251 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21257 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21263 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21269 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21275 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21281 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21287 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21293 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21299 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21305 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21311 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21317 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21323 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21329 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21335 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21341 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21347 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21353 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21359 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21365 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21371 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21377 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21383 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21389 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21395 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21401 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21407 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21413 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21419 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21425 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21431 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21437 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21443 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21449 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21455 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21461 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21467 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21473 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21479 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21485 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21491 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21497 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21503 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21509 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21515 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21521 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21527 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21533 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21539 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21545 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21551 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21557 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21563 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21569 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21575 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21581 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21587 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21593 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21599 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21605 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21611 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21617 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21623 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21629 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21635 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21641 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21647 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21653 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21659 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21665 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21671 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21677 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21683 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21689 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21695 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21701 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21707 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21713 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21719 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21725 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21731 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21737 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21743 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21749 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21755 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21761 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21767 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21773 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21779 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21785 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21791 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21797 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21803 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21809 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21815 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21821 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21827 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21833 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21839 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21845 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21851 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21857 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21863 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21869 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21875 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21881 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21887 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21893 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21899 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21905 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21911 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21917 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21923 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21929 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21935 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21941 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21947 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21953 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21959 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21965 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21971 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21977 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21983 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21989 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$21995 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22001 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22007 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22013 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22019 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22025 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22031 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22037 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22043 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22049 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22055 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22061 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22067 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22073 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22079 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22085 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22091 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22097 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:44$22103 ($lt): new $alu
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22103: $auto$alumacc.cc:485:replace_alu$29531
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22097: $auto$alumacc.cc:485:replace_alu$29542
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22091: $auto$alumacc.cc:485:replace_alu$29547
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22085: $auto$alumacc.cc:485:replace_alu$29558
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22079: $auto$alumacc.cc:485:replace_alu$29563
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22073: $auto$alumacc.cc:485:replace_alu$29574
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22067: $auto$alumacc.cc:485:replace_alu$29579
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22061: $auto$alumacc.cc:485:replace_alu$29590
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22055: $auto$alumacc.cc:485:replace_alu$29595
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22049: $auto$alumacc.cc:485:replace_alu$29606
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22043: $auto$alumacc.cc:485:replace_alu$29611
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22037: $auto$alumacc.cc:485:replace_alu$29622
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22031: $auto$alumacc.cc:485:replace_alu$29627
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22025: $auto$alumacc.cc:485:replace_alu$29632
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22019: $auto$alumacc.cc:485:replace_alu$29637
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22013: $auto$alumacc.cc:485:replace_alu$29642
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22007: $auto$alumacc.cc:485:replace_alu$29647
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$22001: $auto$alumacc.cc:485:replace_alu$29652
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21995: $auto$alumacc.cc:485:replace_alu$29657
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21989: $auto$alumacc.cc:485:replace_alu$29662
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21983: $auto$alumacc.cc:485:replace_alu$29667
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21977: $auto$alumacc.cc:485:replace_alu$29672
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21971: $auto$alumacc.cc:485:replace_alu$29677
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21965: $auto$alumacc.cc:485:replace_alu$29682
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21959: $auto$alumacc.cc:485:replace_alu$29687
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21953: $auto$alumacc.cc:485:replace_alu$29692
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21947: $auto$alumacc.cc:485:replace_alu$29697
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21941: $auto$alumacc.cc:485:replace_alu$29702
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21935: $auto$alumacc.cc:485:replace_alu$29707
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21929: $auto$alumacc.cc:485:replace_alu$29712
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21923: $auto$alumacc.cc:485:replace_alu$29717
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21917: $auto$alumacc.cc:485:replace_alu$29722
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21911: $auto$alumacc.cc:485:replace_alu$29727
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21905: $auto$alumacc.cc:485:replace_alu$29732
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21899: $auto$alumacc.cc:485:replace_alu$29737
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21893: $auto$alumacc.cc:485:replace_alu$29742
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21887: $auto$alumacc.cc:485:replace_alu$29747
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21881: $auto$alumacc.cc:485:replace_alu$29752
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21875: $auto$alumacc.cc:485:replace_alu$29757
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21869: $auto$alumacc.cc:485:replace_alu$29762
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21863: $auto$alumacc.cc:485:replace_alu$29767
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21857: $auto$alumacc.cc:485:replace_alu$29772
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21851: $auto$alumacc.cc:485:replace_alu$29777
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21845: $auto$alumacc.cc:485:replace_alu$29782
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21839: $auto$alumacc.cc:485:replace_alu$29787
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21833: $auto$alumacc.cc:485:replace_alu$29792
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21827: $auto$alumacc.cc:485:replace_alu$29797
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21821: $auto$alumacc.cc:485:replace_alu$29802
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21815: $auto$alumacc.cc:485:replace_alu$29807
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21809: $auto$alumacc.cc:485:replace_alu$29812
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21803: $auto$alumacc.cc:485:replace_alu$29817
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21797: $auto$alumacc.cc:485:replace_alu$29822
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21791: $auto$alumacc.cc:485:replace_alu$29827
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21785: $auto$alumacc.cc:485:replace_alu$29832
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21779: $auto$alumacc.cc:485:replace_alu$29837
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21773: $auto$alumacc.cc:485:replace_alu$29842
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21767: $auto$alumacc.cc:485:replace_alu$29847
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21761: $auto$alumacc.cc:485:replace_alu$29852
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21755: $auto$alumacc.cc:485:replace_alu$29857
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21749: $auto$alumacc.cc:485:replace_alu$29862
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21743: $auto$alumacc.cc:485:replace_alu$29867
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21737: $auto$alumacc.cc:485:replace_alu$29872
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21731: $auto$alumacc.cc:485:replace_alu$29877
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21725: $auto$alumacc.cc:485:replace_alu$29882
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21719: $auto$alumacc.cc:485:replace_alu$29887
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21713: $auto$alumacc.cc:485:replace_alu$29892
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21707: $auto$alumacc.cc:485:replace_alu$29897
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21701: $auto$alumacc.cc:485:replace_alu$29902
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21695: $auto$alumacc.cc:485:replace_alu$29907
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21689: $auto$alumacc.cc:485:replace_alu$29912
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21683: $auto$alumacc.cc:485:replace_alu$29917
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21677: $auto$alumacc.cc:485:replace_alu$29922
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21671: $auto$alumacc.cc:485:replace_alu$29927
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21665: $auto$alumacc.cc:485:replace_alu$29932
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21659: $auto$alumacc.cc:485:replace_alu$29937
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21653: $auto$alumacc.cc:485:replace_alu$29942
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21647: $auto$alumacc.cc:485:replace_alu$29947
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21641: $auto$alumacc.cc:485:replace_alu$29958
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21635: $auto$alumacc.cc:485:replace_alu$29963
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21629: $auto$alumacc.cc:485:replace_alu$29974
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21623: $auto$alumacc.cc:485:replace_alu$29979
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21617: $auto$alumacc.cc:485:replace_alu$29990
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21611: $auto$alumacc.cc:485:replace_alu$29995
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21605: $auto$alumacc.cc:485:replace_alu$30006
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21599: $auto$alumacc.cc:485:replace_alu$30011
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21593: $auto$alumacc.cc:485:replace_alu$30022
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21587: $auto$alumacc.cc:485:replace_alu$30027
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21581: $auto$alumacc.cc:485:replace_alu$30038
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21575: $auto$alumacc.cc:485:replace_alu$30043
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21569: $auto$alumacc.cc:485:replace_alu$30048
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21563: $auto$alumacc.cc:485:replace_alu$30053
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21557: $auto$alumacc.cc:485:replace_alu$30058
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21551: $auto$alumacc.cc:485:replace_alu$30063
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21545: $auto$alumacc.cc:485:replace_alu$30068
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21539: $auto$alumacc.cc:485:replace_alu$30073
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21533: $auto$alumacc.cc:485:replace_alu$30078
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21527: $auto$alumacc.cc:485:replace_alu$30083
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21521: $auto$alumacc.cc:485:replace_alu$30088
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21515: $auto$alumacc.cc:485:replace_alu$30093
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21509: $auto$alumacc.cc:485:replace_alu$30098
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21503: $auto$alumacc.cc:485:replace_alu$30103
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21497: $auto$alumacc.cc:485:replace_alu$30108
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21491: $auto$alumacc.cc:485:replace_alu$30113
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21485: $auto$alumacc.cc:485:replace_alu$30118
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21479: $auto$alumacc.cc:485:replace_alu$30123
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21473: $auto$alumacc.cc:485:replace_alu$30128
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21467: $auto$alumacc.cc:485:replace_alu$30133
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21461: $auto$alumacc.cc:485:replace_alu$30138
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21455: $auto$alumacc.cc:485:replace_alu$30143
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21449: $auto$alumacc.cc:485:replace_alu$30148
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21443: $auto$alumacc.cc:485:replace_alu$30153
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21437: $auto$alumacc.cc:485:replace_alu$30158
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21431: $auto$alumacc.cc:485:replace_alu$30163
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21425: $auto$alumacc.cc:485:replace_alu$30168
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21419: $auto$alumacc.cc:485:replace_alu$30173
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21413: $auto$alumacc.cc:485:replace_alu$30178
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21407: $auto$alumacc.cc:485:replace_alu$30183
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21401: $auto$alumacc.cc:485:replace_alu$30188
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21395: $auto$alumacc.cc:485:replace_alu$30193
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21389: $auto$alumacc.cc:485:replace_alu$30198
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21383: $auto$alumacc.cc:485:replace_alu$30203
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21377: $auto$alumacc.cc:485:replace_alu$30208
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21371: $auto$alumacc.cc:485:replace_alu$30213
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21365: $auto$alumacc.cc:485:replace_alu$30218
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21359: $auto$alumacc.cc:485:replace_alu$30223
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21353: $auto$alumacc.cc:485:replace_alu$30228
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21347: $auto$alumacc.cc:485:replace_alu$30233
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21341: $auto$alumacc.cc:485:replace_alu$30238
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21335: $auto$alumacc.cc:485:replace_alu$30243
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21329: $auto$alumacc.cc:485:replace_alu$30248
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21323: $auto$alumacc.cc:485:replace_alu$30253
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21317: $auto$alumacc.cc:485:replace_alu$30258
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21311: $auto$alumacc.cc:485:replace_alu$30263
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21305: $auto$alumacc.cc:485:replace_alu$30268
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21299: $auto$alumacc.cc:485:replace_alu$30273
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21293: $auto$alumacc.cc:485:replace_alu$30278
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21287: $auto$alumacc.cc:485:replace_alu$30283
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21281: $auto$alumacc.cc:485:replace_alu$30288
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21275: $auto$alumacc.cc:485:replace_alu$30293
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21269: $auto$alumacc.cc:485:replace_alu$30298
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21263: $auto$alumacc.cc:485:replace_alu$30303
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21257: $auto$alumacc.cc:485:replace_alu$30308
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21251: $auto$alumacc.cc:485:replace_alu$30313
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21245: $auto$alumacc.cc:485:replace_alu$30318
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21239: $auto$alumacc.cc:485:replace_alu$30323
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21233: $auto$alumacc.cc:485:replace_alu$30328
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21227: $auto$alumacc.cc:485:replace_alu$30333
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21221: $auto$alumacc.cc:485:replace_alu$30338
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21215: $auto$alumacc.cc:485:replace_alu$30343
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21209: $auto$alumacc.cc:485:replace_alu$30348
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21203: $auto$alumacc.cc:485:replace_alu$30353
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21197: $auto$alumacc.cc:485:replace_alu$30358
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21191: $auto$alumacc.cc:485:replace_alu$30363
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21185: $auto$alumacc.cc:485:replace_alu$30374
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21179: $auto$alumacc.cc:485:replace_alu$30379
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21173: $auto$alumacc.cc:485:replace_alu$30390
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21167: $auto$alumacc.cc:485:replace_alu$30395
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21161: $auto$alumacc.cc:485:replace_alu$30406
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21155: $auto$alumacc.cc:485:replace_alu$30411
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21149: $auto$alumacc.cc:485:replace_alu$30422
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21143: $auto$alumacc.cc:485:replace_alu$30427
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21137: $auto$alumacc.cc:485:replace_alu$30438
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21131: $auto$alumacc.cc:485:replace_alu$30443
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21125: $auto$alumacc.cc:485:replace_alu$30454
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21119: $auto$alumacc.cc:485:replace_alu$30459
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21113: $auto$alumacc.cc:485:replace_alu$30464
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21107: $auto$alumacc.cc:485:replace_alu$30469
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21101: $auto$alumacc.cc:485:replace_alu$30474
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21095: $auto$alumacc.cc:485:replace_alu$30479
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21089: $auto$alumacc.cc:485:replace_alu$30484
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21083: $auto$alumacc.cc:485:replace_alu$30489
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21077: $auto$alumacc.cc:485:replace_alu$30494
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21071: $auto$alumacc.cc:485:replace_alu$30499
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21065: $auto$alumacc.cc:485:replace_alu$30504
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21059: $auto$alumacc.cc:485:replace_alu$30509
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21053: $auto$alumacc.cc:485:replace_alu$30514
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21047: $auto$alumacc.cc:485:replace_alu$30519
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21041: $auto$alumacc.cc:485:replace_alu$30524
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21035: $auto$alumacc.cc:485:replace_alu$30529
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21029: $auto$alumacc.cc:485:replace_alu$30534
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21023: $auto$alumacc.cc:485:replace_alu$30539
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21017: $auto$alumacc.cc:485:replace_alu$30544
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21011: $auto$alumacc.cc:485:replace_alu$30549
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$21005: $auto$alumacc.cc:485:replace_alu$30554
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20999: $auto$alumacc.cc:485:replace_alu$30559
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20993: $auto$alumacc.cc:485:replace_alu$30564
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20987: $auto$alumacc.cc:485:replace_alu$30569
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20981: $auto$alumacc.cc:485:replace_alu$30574
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20975: $auto$alumacc.cc:485:replace_alu$30579
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20969: $auto$alumacc.cc:485:replace_alu$30584
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20963: $auto$alumacc.cc:485:replace_alu$30589
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20957: $auto$alumacc.cc:485:replace_alu$30594
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20951: $auto$alumacc.cc:485:replace_alu$30599
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20945: $auto$alumacc.cc:485:replace_alu$30604
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20939: $auto$alumacc.cc:485:replace_alu$30609
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20933: $auto$alumacc.cc:485:replace_alu$30614
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20927: $auto$alumacc.cc:485:replace_alu$30619
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20921: $auto$alumacc.cc:485:replace_alu$30624
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20915: $auto$alumacc.cc:485:replace_alu$30629
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20909: $auto$alumacc.cc:485:replace_alu$30634
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20903: $auto$alumacc.cc:485:replace_alu$30639
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20897: $auto$alumacc.cc:485:replace_alu$30644
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20891: $auto$alumacc.cc:485:replace_alu$30649
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20885: $auto$alumacc.cc:485:replace_alu$30654
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20879: $auto$alumacc.cc:485:replace_alu$30659
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20873: $auto$alumacc.cc:485:replace_alu$30664
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20867: $auto$alumacc.cc:485:replace_alu$30669
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20861: $auto$alumacc.cc:485:replace_alu$30674
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20855: $auto$alumacc.cc:485:replace_alu$30679
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20849: $auto$alumacc.cc:485:replace_alu$30684
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20843: $auto$alumacc.cc:485:replace_alu$30689
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20837: $auto$alumacc.cc:485:replace_alu$30694
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20831: $auto$alumacc.cc:485:replace_alu$30699
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20825: $auto$alumacc.cc:485:replace_alu$30704
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20819: $auto$alumacc.cc:485:replace_alu$30709
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20813: $auto$alumacc.cc:485:replace_alu$30714
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20807: $auto$alumacc.cc:485:replace_alu$30719
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20801: $auto$alumacc.cc:485:replace_alu$30724
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20795: $auto$alumacc.cc:485:replace_alu$30729
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20789: $auto$alumacc.cc:485:replace_alu$30734
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20783: $auto$alumacc.cc:485:replace_alu$30739
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20777: $auto$alumacc.cc:485:replace_alu$30744
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20771: $auto$alumacc.cc:485:replace_alu$30749
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20765: $auto$alumacc.cc:485:replace_alu$30754
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20759: $auto$alumacc.cc:485:replace_alu$30759
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20753: $auto$alumacc.cc:485:replace_alu$30764
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20747: $auto$alumacc.cc:485:replace_alu$30769
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20741: $auto$alumacc.cc:485:replace_alu$30774
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20735: $auto$alumacc.cc:485:replace_alu$30779
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20729: $auto$alumacc.cc:485:replace_alu$30790
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20723: $auto$alumacc.cc:485:replace_alu$30795
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20717: $auto$alumacc.cc:485:replace_alu$30806
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20711: $auto$alumacc.cc:485:replace_alu$30811
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20705: $auto$alumacc.cc:485:replace_alu$30822
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20699: $auto$alumacc.cc:485:replace_alu$30827
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20693: $auto$alumacc.cc:485:replace_alu$30838
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20687: $auto$alumacc.cc:485:replace_alu$30843
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20681: $auto$alumacc.cc:485:replace_alu$30854
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20675: $auto$alumacc.cc:485:replace_alu$30859
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20669: $auto$alumacc.cc:485:replace_alu$30870
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20663: $auto$alumacc.cc:485:replace_alu$30875
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20657: $auto$alumacc.cc:485:replace_alu$30880
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20651: $auto$alumacc.cc:485:replace_alu$30885
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20645: $auto$alumacc.cc:485:replace_alu$30890
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20639: $auto$alumacc.cc:485:replace_alu$30895
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20633: $auto$alumacc.cc:485:replace_alu$30900
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20627: $auto$alumacc.cc:485:replace_alu$30905
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20621: $auto$alumacc.cc:485:replace_alu$30910
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20615: $auto$alumacc.cc:485:replace_alu$30915
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20609: $auto$alumacc.cc:485:replace_alu$30920
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20603: $auto$alumacc.cc:485:replace_alu$30925
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20597: $auto$alumacc.cc:485:replace_alu$30930
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20591: $auto$alumacc.cc:485:replace_alu$30935
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20585: $auto$alumacc.cc:485:replace_alu$30940
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20579: $auto$alumacc.cc:485:replace_alu$30945
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20573: $auto$alumacc.cc:485:replace_alu$30950
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20567: $auto$alumacc.cc:485:replace_alu$30955
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20561: $auto$alumacc.cc:485:replace_alu$30960
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20555: $auto$alumacc.cc:485:replace_alu$30965
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20549: $auto$alumacc.cc:485:replace_alu$30970
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20543: $auto$alumacc.cc:485:replace_alu$30975
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20537: $auto$alumacc.cc:485:replace_alu$30980
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20531: $auto$alumacc.cc:485:replace_alu$30985
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20525: $auto$alumacc.cc:485:replace_alu$30990
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20519: $auto$alumacc.cc:485:replace_alu$30995
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20513: $auto$alumacc.cc:485:replace_alu$31000
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20507: $auto$alumacc.cc:485:replace_alu$31005
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20501: $auto$alumacc.cc:485:replace_alu$31010
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20495: $auto$alumacc.cc:485:replace_alu$31015
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20489: $auto$alumacc.cc:485:replace_alu$31020
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20483: $auto$alumacc.cc:485:replace_alu$31025
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20477: $auto$alumacc.cc:485:replace_alu$31030
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20471: $auto$alumacc.cc:485:replace_alu$31035
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20465: $auto$alumacc.cc:485:replace_alu$31040
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20459: $auto$alumacc.cc:485:replace_alu$31045
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20453: $auto$alumacc.cc:485:replace_alu$31050
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20447: $auto$alumacc.cc:485:replace_alu$31055
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20441: $auto$alumacc.cc:485:replace_alu$31060
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20435: $auto$alumacc.cc:485:replace_alu$31065
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20429: $auto$alumacc.cc:485:replace_alu$31070
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20423: $auto$alumacc.cc:485:replace_alu$31075
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20417: $auto$alumacc.cc:485:replace_alu$31080
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20411: $auto$alumacc.cc:485:replace_alu$31085
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20405: $auto$alumacc.cc:485:replace_alu$31090
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20399: $auto$alumacc.cc:485:replace_alu$31095
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20393: $auto$alumacc.cc:485:replace_alu$31100
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20387: $auto$alumacc.cc:485:replace_alu$31105
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20381: $auto$alumacc.cc:485:replace_alu$31110
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20375: $auto$alumacc.cc:485:replace_alu$31115
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20369: $auto$alumacc.cc:485:replace_alu$31120
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20363: $auto$alumacc.cc:485:replace_alu$31125
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20357: $auto$alumacc.cc:485:replace_alu$31130
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20351: $auto$alumacc.cc:485:replace_alu$31135
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20345: $auto$alumacc.cc:485:replace_alu$31140
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20339: $auto$alumacc.cc:485:replace_alu$31145
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20333: $auto$alumacc.cc:485:replace_alu$31150
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20327: $auto$alumacc.cc:485:replace_alu$31155
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20321: $auto$alumacc.cc:485:replace_alu$31160
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20315: $auto$alumacc.cc:485:replace_alu$31165
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20309: $auto$alumacc.cc:485:replace_alu$31170
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20303: $auto$alumacc.cc:485:replace_alu$31175
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20297: $auto$alumacc.cc:485:replace_alu$31180
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20291: $auto$alumacc.cc:485:replace_alu$31185
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20285: $auto$alumacc.cc:485:replace_alu$31190
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20279: $auto$alumacc.cc:485:replace_alu$31195
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20273: $auto$alumacc.cc:485:replace_alu$31206
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20267: $auto$alumacc.cc:485:replace_alu$31211
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20261: $auto$alumacc.cc:485:replace_alu$31222
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20255: $auto$alumacc.cc:485:replace_alu$31227
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20249: $auto$alumacc.cc:485:replace_alu$31238
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20243: $auto$alumacc.cc:485:replace_alu$31243
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20237: $auto$alumacc.cc:485:replace_alu$31254
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20231: $auto$alumacc.cc:485:replace_alu$31259
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20225: $auto$alumacc.cc:485:replace_alu$31270
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20219: $auto$alumacc.cc:485:replace_alu$31275
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20213: $auto$alumacc.cc:485:replace_alu$31286
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20207: $auto$alumacc.cc:485:replace_alu$31291
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20201: $auto$alumacc.cc:485:replace_alu$31296
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20195: $auto$alumacc.cc:485:replace_alu$31301
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20189: $auto$alumacc.cc:485:replace_alu$31306
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20183: $auto$alumacc.cc:485:replace_alu$31311
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20177: $auto$alumacc.cc:485:replace_alu$31316
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20171: $auto$alumacc.cc:485:replace_alu$31321
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20165: $auto$alumacc.cc:485:replace_alu$31326
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20159: $auto$alumacc.cc:485:replace_alu$31331
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20153: $auto$alumacc.cc:485:replace_alu$31336
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20147: $auto$alumacc.cc:485:replace_alu$31341
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20141: $auto$alumacc.cc:485:replace_alu$31346
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20135: $auto$alumacc.cc:485:replace_alu$31351
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20129: $auto$alumacc.cc:485:replace_alu$31356
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20123: $auto$alumacc.cc:485:replace_alu$31361
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20117: $auto$alumacc.cc:485:replace_alu$31366
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20111: $auto$alumacc.cc:485:replace_alu$31371
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20105: $auto$alumacc.cc:485:replace_alu$31376
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20099: $auto$alumacc.cc:485:replace_alu$31381
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20093: $auto$alumacc.cc:485:replace_alu$31386
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20087: $auto$alumacc.cc:485:replace_alu$31391
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20081: $auto$alumacc.cc:485:replace_alu$31396
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20075: $auto$alumacc.cc:485:replace_alu$31401
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20069: $auto$alumacc.cc:485:replace_alu$31406
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20063: $auto$alumacc.cc:485:replace_alu$31411
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20057: $auto$alumacc.cc:485:replace_alu$31416
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20051: $auto$alumacc.cc:485:replace_alu$31421
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20045: $auto$alumacc.cc:485:replace_alu$31426
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20039: $auto$alumacc.cc:485:replace_alu$31431
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20033: $auto$alumacc.cc:485:replace_alu$31436
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20027: $auto$alumacc.cc:485:replace_alu$31441
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20021: $auto$alumacc.cc:485:replace_alu$31446
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20015: $auto$alumacc.cc:485:replace_alu$31451
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20009: $auto$alumacc.cc:485:replace_alu$31456
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$20003: $auto$alumacc.cc:485:replace_alu$31461
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19997: $auto$alumacc.cc:485:replace_alu$31466
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19991: $auto$alumacc.cc:485:replace_alu$31471
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19985: $auto$alumacc.cc:485:replace_alu$31476
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19979: $auto$alumacc.cc:485:replace_alu$31481
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19973: $auto$alumacc.cc:485:replace_alu$31486
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19967: $auto$alumacc.cc:485:replace_alu$31491
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19961: $auto$alumacc.cc:485:replace_alu$31496
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19955: $auto$alumacc.cc:485:replace_alu$31501
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19949: $auto$alumacc.cc:485:replace_alu$31506
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19943: $auto$alumacc.cc:485:replace_alu$31511
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19937: $auto$alumacc.cc:485:replace_alu$31516
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19931: $auto$alumacc.cc:485:replace_alu$31521
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19925: $auto$alumacc.cc:485:replace_alu$31526
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19919: $auto$alumacc.cc:485:replace_alu$31531
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19913: $auto$alumacc.cc:485:replace_alu$31536
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19907: $auto$alumacc.cc:485:replace_alu$31541
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19901: $auto$alumacc.cc:485:replace_alu$31546
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19895: $auto$alumacc.cc:485:replace_alu$31551
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19889: $auto$alumacc.cc:485:replace_alu$31556
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19883: $auto$alumacc.cc:485:replace_alu$31561
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19877: $auto$alumacc.cc:485:replace_alu$31566
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19871: $auto$alumacc.cc:485:replace_alu$31571
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19865: $auto$alumacc.cc:485:replace_alu$31576
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19859: $auto$alumacc.cc:485:replace_alu$31581
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19853: $auto$alumacc.cc:485:replace_alu$31586
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19847: $auto$alumacc.cc:485:replace_alu$31591
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19841: $auto$alumacc.cc:485:replace_alu$31596
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19835: $auto$alumacc.cc:485:replace_alu$31601
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19829: $auto$alumacc.cc:485:replace_alu$31606
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19823: $auto$alumacc.cc:485:replace_alu$31611
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19817: $auto$alumacc.cc:485:replace_alu$31622
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19811: $auto$alumacc.cc:485:replace_alu$31627
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19805: $auto$alumacc.cc:485:replace_alu$31638
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19799: $auto$alumacc.cc:485:replace_alu$31643
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19793: $auto$alumacc.cc:485:replace_alu$31654
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19787: $auto$alumacc.cc:485:replace_alu$31659
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19781: $auto$alumacc.cc:485:replace_alu$31670
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19775: $auto$alumacc.cc:485:replace_alu$31675
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19769: $auto$alumacc.cc:485:replace_alu$31686
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19763: $auto$alumacc.cc:485:replace_alu$31691
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19757: $auto$alumacc.cc:485:replace_alu$31702
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19751: $auto$alumacc.cc:485:replace_alu$31707
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19745: $auto$alumacc.cc:485:replace_alu$31712
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19739: $auto$alumacc.cc:485:replace_alu$31717
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19733: $auto$alumacc.cc:485:replace_alu$31722
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19727: $auto$alumacc.cc:485:replace_alu$31727
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19721: $auto$alumacc.cc:485:replace_alu$31732
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19715: $auto$alumacc.cc:485:replace_alu$31737
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19709: $auto$alumacc.cc:485:replace_alu$31742
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19703: $auto$alumacc.cc:485:replace_alu$31747
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19697: $auto$alumacc.cc:485:replace_alu$31752
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19691: $auto$alumacc.cc:485:replace_alu$31757
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19685: $auto$alumacc.cc:485:replace_alu$31762
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19679: $auto$alumacc.cc:485:replace_alu$31767
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19673: $auto$alumacc.cc:485:replace_alu$31772
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19667: $auto$alumacc.cc:485:replace_alu$31777
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19661: $auto$alumacc.cc:485:replace_alu$31782
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19655: $auto$alumacc.cc:485:replace_alu$31787
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19649: $auto$alumacc.cc:485:replace_alu$31792
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19643: $auto$alumacc.cc:485:replace_alu$31797
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19637: $auto$alumacc.cc:485:replace_alu$31802
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19631: $auto$alumacc.cc:485:replace_alu$31807
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19625: $auto$alumacc.cc:485:replace_alu$31812
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19619: $auto$alumacc.cc:485:replace_alu$31817
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19613: $auto$alumacc.cc:485:replace_alu$31822
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19607: $auto$alumacc.cc:485:replace_alu$31827
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19601: $auto$alumacc.cc:485:replace_alu$31832
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19595: $auto$alumacc.cc:485:replace_alu$31837
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19589: $auto$alumacc.cc:485:replace_alu$31842
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19583: $auto$alumacc.cc:485:replace_alu$31847
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19577: $auto$alumacc.cc:485:replace_alu$31852
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19571: $auto$alumacc.cc:485:replace_alu$31857
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19565: $auto$alumacc.cc:485:replace_alu$31862
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19559: $auto$alumacc.cc:485:replace_alu$31867
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19553: $auto$alumacc.cc:485:replace_alu$31872
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19547: $auto$alumacc.cc:485:replace_alu$31877
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19541: $auto$alumacc.cc:485:replace_alu$31882
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19535: $auto$alumacc.cc:485:replace_alu$31887
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19529: $auto$alumacc.cc:485:replace_alu$31892
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19523: $auto$alumacc.cc:485:replace_alu$31897
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19517: $auto$alumacc.cc:485:replace_alu$31902
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19511: $auto$alumacc.cc:485:replace_alu$31907
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19505: $auto$alumacc.cc:485:replace_alu$31912
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19499: $auto$alumacc.cc:485:replace_alu$31917
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19493: $auto$alumacc.cc:485:replace_alu$31922
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19487: $auto$alumacc.cc:485:replace_alu$31927
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19481: $auto$alumacc.cc:485:replace_alu$31932
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19475: $auto$alumacc.cc:485:replace_alu$31937
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19469: $auto$alumacc.cc:485:replace_alu$31942
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19463: $auto$alumacc.cc:485:replace_alu$31947
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19457: $auto$alumacc.cc:485:replace_alu$31952
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19451: $auto$alumacc.cc:485:replace_alu$31957
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19445: $auto$alumacc.cc:485:replace_alu$31962
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19439: $auto$alumacc.cc:485:replace_alu$31967
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19433: $auto$alumacc.cc:485:replace_alu$31972
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19427: $auto$alumacc.cc:485:replace_alu$31977
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19421: $auto$alumacc.cc:485:replace_alu$31982
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19415: $auto$alumacc.cc:485:replace_alu$31987
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19409: $auto$alumacc.cc:485:replace_alu$31992
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19403: $auto$alumacc.cc:485:replace_alu$31997
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19397: $auto$alumacc.cc:485:replace_alu$32002
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19391: $auto$alumacc.cc:485:replace_alu$32007
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19385: $auto$alumacc.cc:485:replace_alu$32012
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19379: $auto$alumacc.cc:485:replace_alu$32017
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19373: $auto$alumacc.cc:485:replace_alu$32022
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19367: $auto$alumacc.cc:485:replace_alu$32027
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19361: $auto$alumacc.cc:485:replace_alu$32038
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19355: $auto$alumacc.cc:485:replace_alu$32043
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19349: $auto$alumacc.cc:485:replace_alu$32054
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19343: $auto$alumacc.cc:485:replace_alu$32059
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19337: $auto$alumacc.cc:485:replace_alu$32070
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19331: $auto$alumacc.cc:485:replace_alu$32075
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19325: $auto$alumacc.cc:485:replace_alu$32086
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19319: $auto$alumacc.cc:485:replace_alu$32091
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19313: $auto$alumacc.cc:485:replace_alu$32102
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19307: $auto$alumacc.cc:485:replace_alu$32107
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19301: $auto$alumacc.cc:485:replace_alu$32118
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19295: $auto$alumacc.cc:485:replace_alu$32123
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19289: $auto$alumacc.cc:485:replace_alu$32128
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19283: $auto$alumacc.cc:485:replace_alu$32133
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19277: $auto$alumacc.cc:485:replace_alu$32138
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19271: $auto$alumacc.cc:485:replace_alu$32143
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19265: $auto$alumacc.cc:485:replace_alu$32148
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19259: $auto$alumacc.cc:485:replace_alu$32153
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19253: $auto$alumacc.cc:485:replace_alu$32158
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19247: $auto$alumacc.cc:485:replace_alu$32163
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19241: $auto$alumacc.cc:485:replace_alu$32168
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19235: $auto$alumacc.cc:485:replace_alu$32173
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19229: $auto$alumacc.cc:485:replace_alu$32178
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19223: $auto$alumacc.cc:485:replace_alu$32183
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19217: $auto$alumacc.cc:485:replace_alu$32188
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19211: $auto$alumacc.cc:485:replace_alu$32193
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19205: $auto$alumacc.cc:485:replace_alu$32198
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19199: $auto$alumacc.cc:485:replace_alu$32203
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19193: $auto$alumacc.cc:485:replace_alu$32208
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19187: $auto$alumacc.cc:485:replace_alu$32213
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19181: $auto$alumacc.cc:485:replace_alu$32218
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19175: $auto$alumacc.cc:485:replace_alu$32223
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19169: $auto$alumacc.cc:485:replace_alu$32228
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19163: $auto$alumacc.cc:485:replace_alu$32233
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19157: $auto$alumacc.cc:485:replace_alu$32238
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19151: $auto$alumacc.cc:485:replace_alu$32243
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19145: $auto$alumacc.cc:485:replace_alu$32248
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19139: $auto$alumacc.cc:485:replace_alu$32253
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19133: $auto$alumacc.cc:485:replace_alu$32258
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19127: $auto$alumacc.cc:485:replace_alu$32263
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19121: $auto$alumacc.cc:485:replace_alu$32268
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19115: $auto$alumacc.cc:485:replace_alu$32273
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19109: $auto$alumacc.cc:485:replace_alu$32278
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19103: $auto$alumacc.cc:485:replace_alu$32283
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19097: $auto$alumacc.cc:485:replace_alu$32288
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19091: $auto$alumacc.cc:485:replace_alu$32293
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19085: $auto$alumacc.cc:485:replace_alu$32298
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19079: $auto$alumacc.cc:485:replace_alu$32303
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19073: $auto$alumacc.cc:485:replace_alu$32308
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19067: $auto$alumacc.cc:485:replace_alu$32313
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19061: $auto$alumacc.cc:485:replace_alu$32318
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19055: $auto$alumacc.cc:485:replace_alu$32323
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19049: $auto$alumacc.cc:485:replace_alu$32328
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19043: $auto$alumacc.cc:485:replace_alu$32333
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19037: $auto$alumacc.cc:485:replace_alu$32338
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19031: $auto$alumacc.cc:485:replace_alu$32343
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19025: $auto$alumacc.cc:485:replace_alu$32348
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19019: $auto$alumacc.cc:485:replace_alu$32353
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19013: $auto$alumacc.cc:485:replace_alu$32358
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19007: $auto$alumacc.cc:485:replace_alu$32363
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$19001: $auto$alumacc.cc:485:replace_alu$32368
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18995: $auto$alumacc.cc:485:replace_alu$32373
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18989: $auto$alumacc.cc:485:replace_alu$32378
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18983: $auto$alumacc.cc:485:replace_alu$32383
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18977: $auto$alumacc.cc:485:replace_alu$32388
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18971: $auto$alumacc.cc:485:replace_alu$32393
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18965: $auto$alumacc.cc:485:replace_alu$32398
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18959: $auto$alumacc.cc:485:replace_alu$32403
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18953: $auto$alumacc.cc:485:replace_alu$32408
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18947: $auto$alumacc.cc:485:replace_alu$32413
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18941: $auto$alumacc.cc:485:replace_alu$32418
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18935: $auto$alumacc.cc:485:replace_alu$32423
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18929: $auto$alumacc.cc:485:replace_alu$32428
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18923: $auto$alumacc.cc:485:replace_alu$32433
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18917: $auto$alumacc.cc:485:replace_alu$32438
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18911: $auto$alumacc.cc:485:replace_alu$32443
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18905: $auto$alumacc.cc:485:replace_alu$32454
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18899: $auto$alumacc.cc:485:replace_alu$32459
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18893: $auto$alumacc.cc:485:replace_alu$32470
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18887: $auto$alumacc.cc:485:replace_alu$32475
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18881: $auto$alumacc.cc:485:replace_alu$32486
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18875: $auto$alumacc.cc:485:replace_alu$32491
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18869: $auto$alumacc.cc:485:replace_alu$32502
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18863: $auto$alumacc.cc:485:replace_alu$32507
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18857: $auto$alumacc.cc:485:replace_alu$32518
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18851: $auto$alumacc.cc:485:replace_alu$32523
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18845: $auto$alumacc.cc:485:replace_alu$32534
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18839: $auto$alumacc.cc:485:replace_alu$32539
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18833: $auto$alumacc.cc:485:replace_alu$32544
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18827: $auto$alumacc.cc:485:replace_alu$32549
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18821: $auto$alumacc.cc:485:replace_alu$32554
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18815: $auto$alumacc.cc:485:replace_alu$32559
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18809: $auto$alumacc.cc:485:replace_alu$32564
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18803: $auto$alumacc.cc:485:replace_alu$32569
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18797: $auto$alumacc.cc:485:replace_alu$32574
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18791: $auto$alumacc.cc:485:replace_alu$32579
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18785: $auto$alumacc.cc:485:replace_alu$32584
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18779: $auto$alumacc.cc:485:replace_alu$32589
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18773: $auto$alumacc.cc:485:replace_alu$32594
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18767: $auto$alumacc.cc:485:replace_alu$32599
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18761: $auto$alumacc.cc:485:replace_alu$32604
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18755: $auto$alumacc.cc:485:replace_alu$32609
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18749: $auto$alumacc.cc:485:replace_alu$32614
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18743: $auto$alumacc.cc:485:replace_alu$32619
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18737: $auto$alumacc.cc:485:replace_alu$32624
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18731: $auto$alumacc.cc:485:replace_alu$32629
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18725: $auto$alumacc.cc:485:replace_alu$32634
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18719: $auto$alumacc.cc:485:replace_alu$32639
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18713: $auto$alumacc.cc:485:replace_alu$32644
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18707: $auto$alumacc.cc:485:replace_alu$32649
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18701: $auto$alumacc.cc:485:replace_alu$32654
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18695: $auto$alumacc.cc:485:replace_alu$32659
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18689: $auto$alumacc.cc:485:replace_alu$32664
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18683: $auto$alumacc.cc:485:replace_alu$32669
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18677: $auto$alumacc.cc:485:replace_alu$32674
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18671: $auto$alumacc.cc:485:replace_alu$32679
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18665: $auto$alumacc.cc:485:replace_alu$32684
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18659: $auto$alumacc.cc:485:replace_alu$32689
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18653: $auto$alumacc.cc:485:replace_alu$32694
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18647: $auto$alumacc.cc:485:replace_alu$32699
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18641: $auto$alumacc.cc:485:replace_alu$32704
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18635: $auto$alumacc.cc:485:replace_alu$32709
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18629: $auto$alumacc.cc:485:replace_alu$32714
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18623: $auto$alumacc.cc:485:replace_alu$32719
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18617: $auto$alumacc.cc:485:replace_alu$32724
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18611: $auto$alumacc.cc:485:replace_alu$32729
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18605: $auto$alumacc.cc:485:replace_alu$32734
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18599: $auto$alumacc.cc:485:replace_alu$32739
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18593: $auto$alumacc.cc:485:replace_alu$32744
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18587: $auto$alumacc.cc:485:replace_alu$32749
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18581: $auto$alumacc.cc:485:replace_alu$32754
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18575: $auto$alumacc.cc:485:replace_alu$32759
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18569: $auto$alumacc.cc:485:replace_alu$32764
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18563: $auto$alumacc.cc:485:replace_alu$32769
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18557: $auto$alumacc.cc:485:replace_alu$32774
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18551: $auto$alumacc.cc:485:replace_alu$32779
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18545: $auto$alumacc.cc:485:replace_alu$32784
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18539: $auto$alumacc.cc:485:replace_alu$32789
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18533: $auto$alumacc.cc:485:replace_alu$32794
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18527: $auto$alumacc.cc:485:replace_alu$32799
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18521: $auto$alumacc.cc:485:replace_alu$32804
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18515: $auto$alumacc.cc:485:replace_alu$32809
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18509: $auto$alumacc.cc:485:replace_alu$32814
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18503: $auto$alumacc.cc:485:replace_alu$32819
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18497: $auto$alumacc.cc:485:replace_alu$32824
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18491: $auto$alumacc.cc:485:replace_alu$32829
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18485: $auto$alumacc.cc:485:replace_alu$32834
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18479: $auto$alumacc.cc:485:replace_alu$32839
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18473: $auto$alumacc.cc:485:replace_alu$32844
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18467: $auto$alumacc.cc:485:replace_alu$32849
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18461: $auto$alumacc.cc:485:replace_alu$32854
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18455: $auto$alumacc.cc:485:replace_alu$32859
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18449: $auto$alumacc.cc:485:replace_alu$32870
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18443: $auto$alumacc.cc:485:replace_alu$32875
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18437: $auto$alumacc.cc:485:replace_alu$32886
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18431: $auto$alumacc.cc:485:replace_alu$32891
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18425: $auto$alumacc.cc:485:replace_alu$32902
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18419: $auto$alumacc.cc:485:replace_alu$32907
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18413: $auto$alumacc.cc:485:replace_alu$32918
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18407: $auto$alumacc.cc:485:replace_alu$32923
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18401: $auto$alumacc.cc:485:replace_alu$32934
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18395: $auto$alumacc.cc:485:replace_alu$32939
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18389: $auto$alumacc.cc:485:replace_alu$32950
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18383: $auto$alumacc.cc:485:replace_alu$32955
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18377: $auto$alumacc.cc:485:replace_alu$32960
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18371: $auto$alumacc.cc:485:replace_alu$32965
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18365: $auto$alumacc.cc:485:replace_alu$32970
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18359: $auto$alumacc.cc:485:replace_alu$32975
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18353: $auto$alumacc.cc:485:replace_alu$32980
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18347: $auto$alumacc.cc:485:replace_alu$32985
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18341: $auto$alumacc.cc:485:replace_alu$32990
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18335: $auto$alumacc.cc:485:replace_alu$32995
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18329: $auto$alumacc.cc:485:replace_alu$33000
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18323: $auto$alumacc.cc:485:replace_alu$33005
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18317: $auto$alumacc.cc:485:replace_alu$33010
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18311: $auto$alumacc.cc:485:replace_alu$33015
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18305: $auto$alumacc.cc:485:replace_alu$33020
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18299: $auto$alumacc.cc:485:replace_alu$33025
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18293: $auto$alumacc.cc:485:replace_alu$33030
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18287: $auto$alumacc.cc:485:replace_alu$33035
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18281: $auto$alumacc.cc:485:replace_alu$33040
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18275: $auto$alumacc.cc:485:replace_alu$33045
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18269: $auto$alumacc.cc:485:replace_alu$33050
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18263: $auto$alumacc.cc:485:replace_alu$33055
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18257: $auto$alumacc.cc:485:replace_alu$33060
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18251: $auto$alumacc.cc:485:replace_alu$33065
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18245: $auto$alumacc.cc:485:replace_alu$33070
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18239: $auto$alumacc.cc:485:replace_alu$33075
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18233: $auto$alumacc.cc:485:replace_alu$33080
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18227: $auto$alumacc.cc:485:replace_alu$33085
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18221: $auto$alumacc.cc:485:replace_alu$33090
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18215: $auto$alumacc.cc:485:replace_alu$33095
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18209: $auto$alumacc.cc:485:replace_alu$33100
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18203: $auto$alumacc.cc:485:replace_alu$33105
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18197: $auto$alumacc.cc:485:replace_alu$33110
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18191: $auto$alumacc.cc:485:replace_alu$33115
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18185: $auto$alumacc.cc:485:replace_alu$33120
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18179: $auto$alumacc.cc:485:replace_alu$33125
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18173: $auto$alumacc.cc:485:replace_alu$33130
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18167: $auto$alumacc.cc:485:replace_alu$33135
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18161: $auto$alumacc.cc:485:replace_alu$33140
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18155: $auto$alumacc.cc:485:replace_alu$33145
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18149: $auto$alumacc.cc:485:replace_alu$33150
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18143: $auto$alumacc.cc:485:replace_alu$33155
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18137: $auto$alumacc.cc:485:replace_alu$33160
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18131: $auto$alumacc.cc:485:replace_alu$33165
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18125: $auto$alumacc.cc:485:replace_alu$33170
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18119: $auto$alumacc.cc:485:replace_alu$33175
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18113: $auto$alumacc.cc:485:replace_alu$33180
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18107: $auto$alumacc.cc:485:replace_alu$33185
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18101: $auto$alumacc.cc:485:replace_alu$33190
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18095: $auto$alumacc.cc:485:replace_alu$33195
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18089: $auto$alumacc.cc:485:replace_alu$33200
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18083: $auto$alumacc.cc:485:replace_alu$33205
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18077: $auto$alumacc.cc:485:replace_alu$33210
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18071: $auto$alumacc.cc:485:replace_alu$33215
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18065: $auto$alumacc.cc:485:replace_alu$33220
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18059: $auto$alumacc.cc:485:replace_alu$33225
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18053: $auto$alumacc.cc:485:replace_alu$33230
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18047: $auto$alumacc.cc:485:replace_alu$33235
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18041: $auto$alumacc.cc:485:replace_alu$33240
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18035: $auto$alumacc.cc:485:replace_alu$33245
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18029: $auto$alumacc.cc:485:replace_alu$33250
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18023: $auto$alumacc.cc:485:replace_alu$33255
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18017: $auto$alumacc.cc:485:replace_alu$33260
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18011: $auto$alumacc.cc:485:replace_alu$33265
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$18005: $auto$alumacc.cc:485:replace_alu$33270
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17999: $auto$alumacc.cc:485:replace_alu$33275
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17993: $auto$alumacc.cc:485:replace_alu$33286
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17987: $auto$alumacc.cc:485:replace_alu$33291
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17981: $auto$alumacc.cc:485:replace_alu$33302
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17975: $auto$alumacc.cc:485:replace_alu$33307
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17969: $auto$alumacc.cc:485:replace_alu$33318
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17963: $auto$alumacc.cc:485:replace_alu$33323
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17957: $auto$alumacc.cc:485:replace_alu$33334
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17951: $auto$alumacc.cc:485:replace_alu$33339
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17945: $auto$alumacc.cc:485:replace_alu$33350
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17939: $auto$alumacc.cc:485:replace_alu$33355
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17933: $auto$alumacc.cc:485:replace_alu$33366
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17927: $auto$alumacc.cc:485:replace_alu$33371
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17921: $auto$alumacc.cc:485:replace_alu$33376
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17915: $auto$alumacc.cc:485:replace_alu$33381
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17909: $auto$alumacc.cc:485:replace_alu$33386
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17903: $auto$alumacc.cc:485:replace_alu$33391
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17897: $auto$alumacc.cc:485:replace_alu$33396
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17891: $auto$alumacc.cc:485:replace_alu$33401
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17885: $auto$alumacc.cc:485:replace_alu$33406
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17879: $auto$alumacc.cc:485:replace_alu$33411
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17873: $auto$alumacc.cc:485:replace_alu$33416
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17867: $auto$alumacc.cc:485:replace_alu$33421
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17861: $auto$alumacc.cc:485:replace_alu$33426
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17855: $auto$alumacc.cc:485:replace_alu$33431
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17849: $auto$alumacc.cc:485:replace_alu$33436
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17843: $auto$alumacc.cc:485:replace_alu$33441
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17837: $auto$alumacc.cc:485:replace_alu$33446
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17831: $auto$alumacc.cc:485:replace_alu$33451
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17825: $auto$alumacc.cc:485:replace_alu$33456
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17819: $auto$alumacc.cc:485:replace_alu$33461
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17813: $auto$alumacc.cc:485:replace_alu$33466
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17807: $auto$alumacc.cc:485:replace_alu$33471
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17801: $auto$alumacc.cc:485:replace_alu$33476
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17795: $auto$alumacc.cc:485:replace_alu$33481
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17789: $auto$alumacc.cc:485:replace_alu$33486
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17783: $auto$alumacc.cc:485:replace_alu$33491
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17777: $auto$alumacc.cc:485:replace_alu$33496
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17771: $auto$alumacc.cc:485:replace_alu$33501
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17765: $auto$alumacc.cc:485:replace_alu$33506
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17759: $auto$alumacc.cc:485:replace_alu$33511
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17753: $auto$alumacc.cc:485:replace_alu$33516
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17747: $auto$alumacc.cc:485:replace_alu$33521
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17741: $auto$alumacc.cc:485:replace_alu$33526
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17735: $auto$alumacc.cc:485:replace_alu$33531
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17729: $auto$alumacc.cc:485:replace_alu$33536
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17723: $auto$alumacc.cc:485:replace_alu$33541
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17717: $auto$alumacc.cc:485:replace_alu$33546
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17711: $auto$alumacc.cc:485:replace_alu$33551
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17705: $auto$alumacc.cc:485:replace_alu$33556
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17699: $auto$alumacc.cc:485:replace_alu$33561
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17693: $auto$alumacc.cc:485:replace_alu$33566
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17687: $auto$alumacc.cc:485:replace_alu$33571
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17681: $auto$alumacc.cc:485:replace_alu$33576
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17675: $auto$alumacc.cc:485:replace_alu$33581
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17669: $auto$alumacc.cc:485:replace_alu$33586
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17663: $auto$alumacc.cc:485:replace_alu$33591
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17657: $auto$alumacc.cc:485:replace_alu$33596
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17651: $auto$alumacc.cc:485:replace_alu$33601
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17645: $auto$alumacc.cc:485:replace_alu$33606
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17639: $auto$alumacc.cc:485:replace_alu$33611
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17633: $auto$alumacc.cc:485:replace_alu$33616
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17627: $auto$alumacc.cc:485:replace_alu$33621
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17621: $auto$alumacc.cc:485:replace_alu$33626
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17615: $auto$alumacc.cc:485:replace_alu$33631
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17609: $auto$alumacc.cc:485:replace_alu$33636
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17603: $auto$alumacc.cc:485:replace_alu$33641
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17597: $auto$alumacc.cc:485:replace_alu$33646
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17591: $auto$alumacc.cc:485:replace_alu$33651
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17585: $auto$alumacc.cc:485:replace_alu$33656
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17579: $auto$alumacc.cc:485:replace_alu$33661
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17573: $auto$alumacc.cc:485:replace_alu$33666
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17567: $auto$alumacc.cc:485:replace_alu$33671
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17561: $auto$alumacc.cc:485:replace_alu$33676
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17555: $auto$alumacc.cc:485:replace_alu$33681
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17549: $auto$alumacc.cc:485:replace_alu$33686
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17543: $auto$alumacc.cc:485:replace_alu$33691
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17537: $auto$alumacc.cc:485:replace_alu$33702
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17531: $auto$alumacc.cc:485:replace_alu$33707
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17525: $auto$alumacc.cc:485:replace_alu$33718
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17519: $auto$alumacc.cc:485:replace_alu$33723
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17513: $auto$alumacc.cc:485:replace_alu$33734
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17507: $auto$alumacc.cc:485:replace_alu$33739
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17501: $auto$alumacc.cc:485:replace_alu$33750
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17495: $auto$alumacc.cc:485:replace_alu$33755
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17489: $auto$alumacc.cc:485:replace_alu$33766
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17483: $auto$alumacc.cc:485:replace_alu$33771
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17477: $auto$alumacc.cc:485:replace_alu$33782
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17471: $auto$alumacc.cc:485:replace_alu$33787
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17465: $auto$alumacc.cc:485:replace_alu$33792
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17459: $auto$alumacc.cc:485:replace_alu$33797
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17453: $auto$alumacc.cc:485:replace_alu$33802
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17447: $auto$alumacc.cc:485:replace_alu$33807
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17441: $auto$alumacc.cc:485:replace_alu$33812
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17435: $auto$alumacc.cc:485:replace_alu$33817
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17429: $auto$alumacc.cc:485:replace_alu$33822
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17423: $auto$alumacc.cc:485:replace_alu$33827
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17417: $auto$alumacc.cc:485:replace_alu$33832
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17411: $auto$alumacc.cc:485:replace_alu$33837
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17405: $auto$alumacc.cc:485:replace_alu$33842
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17399: $auto$alumacc.cc:485:replace_alu$33847
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17393: $auto$alumacc.cc:485:replace_alu$33852
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17387: $auto$alumacc.cc:485:replace_alu$33857
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17381: $auto$alumacc.cc:485:replace_alu$33862
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17375: $auto$alumacc.cc:485:replace_alu$33867
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17369: $auto$alumacc.cc:485:replace_alu$33872
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17363: $auto$alumacc.cc:485:replace_alu$33877
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17357: $auto$alumacc.cc:485:replace_alu$33882
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17351: $auto$alumacc.cc:485:replace_alu$33887
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17345: $auto$alumacc.cc:485:replace_alu$33892
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17339: $auto$alumacc.cc:485:replace_alu$33897
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17333: $auto$alumacc.cc:485:replace_alu$33902
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17327: $auto$alumacc.cc:485:replace_alu$33907
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17321: $auto$alumacc.cc:485:replace_alu$33912
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17315: $auto$alumacc.cc:485:replace_alu$33917
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17309: $auto$alumacc.cc:485:replace_alu$33922
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17303: $auto$alumacc.cc:485:replace_alu$33927
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17297: $auto$alumacc.cc:485:replace_alu$33932
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17291: $auto$alumacc.cc:485:replace_alu$33937
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17285: $auto$alumacc.cc:485:replace_alu$33942
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17279: $auto$alumacc.cc:485:replace_alu$33947
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17273: $auto$alumacc.cc:485:replace_alu$33952
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17267: $auto$alumacc.cc:485:replace_alu$33957
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17261: $auto$alumacc.cc:485:replace_alu$33962
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17255: $auto$alumacc.cc:485:replace_alu$33967
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17249: $auto$alumacc.cc:485:replace_alu$33972
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17243: $auto$alumacc.cc:485:replace_alu$33977
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17237: $auto$alumacc.cc:485:replace_alu$33982
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17231: $auto$alumacc.cc:485:replace_alu$33987
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17225: $auto$alumacc.cc:485:replace_alu$33992
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17219: $auto$alumacc.cc:485:replace_alu$33997
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17213: $auto$alumacc.cc:485:replace_alu$34002
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17207: $auto$alumacc.cc:485:replace_alu$34007
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17201: $auto$alumacc.cc:485:replace_alu$34012
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17195: $auto$alumacc.cc:485:replace_alu$34017
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17189: $auto$alumacc.cc:485:replace_alu$34022
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17183: $auto$alumacc.cc:485:replace_alu$34027
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17177: $auto$alumacc.cc:485:replace_alu$34032
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17171: $auto$alumacc.cc:485:replace_alu$34037
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17165: $auto$alumacc.cc:485:replace_alu$34042
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17159: $auto$alumacc.cc:485:replace_alu$34047
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17153: $auto$alumacc.cc:485:replace_alu$34052
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17147: $auto$alumacc.cc:485:replace_alu$34057
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17141: $auto$alumacc.cc:485:replace_alu$34062
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17135: $auto$alumacc.cc:485:replace_alu$34067
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17129: $auto$alumacc.cc:485:replace_alu$34072
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17123: $auto$alumacc.cc:485:replace_alu$34077
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17117: $auto$alumacc.cc:485:replace_alu$34082
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17111: $auto$alumacc.cc:485:replace_alu$34087
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17105: $auto$alumacc.cc:485:replace_alu$34092
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17099: $auto$alumacc.cc:485:replace_alu$34097
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17093: $auto$alumacc.cc:485:replace_alu$34102
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17087: $auto$alumacc.cc:485:replace_alu$34107
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17081: $auto$alumacc.cc:485:replace_alu$34118
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17075: $auto$alumacc.cc:485:replace_alu$34123
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17069: $auto$alumacc.cc:485:replace_alu$34134
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17063: $auto$alumacc.cc:485:replace_alu$34139
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17057: $auto$alumacc.cc:485:replace_alu$34150
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17051: $auto$alumacc.cc:485:replace_alu$34155
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17045: $auto$alumacc.cc:485:replace_alu$34166
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17039: $auto$alumacc.cc:485:replace_alu$34171
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17033: $auto$alumacc.cc:485:replace_alu$34182
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17027: $auto$alumacc.cc:485:replace_alu$34187
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17021: $auto$alumacc.cc:485:replace_alu$34198
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17015: $auto$alumacc.cc:485:replace_alu$34203
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17009: $auto$alumacc.cc:485:replace_alu$34208
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$17003: $auto$alumacc.cc:485:replace_alu$34213
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16997: $auto$alumacc.cc:485:replace_alu$34218
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16991: $auto$alumacc.cc:485:replace_alu$34223
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16985: $auto$alumacc.cc:485:replace_alu$34228
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16979: $auto$alumacc.cc:485:replace_alu$34233
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16973: $auto$alumacc.cc:485:replace_alu$34238
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16967: $auto$alumacc.cc:485:replace_alu$34243
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16961: $auto$alumacc.cc:485:replace_alu$34248
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16955: $auto$alumacc.cc:485:replace_alu$34253
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16949: $auto$alumacc.cc:485:replace_alu$34258
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16943: $auto$alumacc.cc:485:replace_alu$34263
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16937: $auto$alumacc.cc:485:replace_alu$34268
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16931: $auto$alumacc.cc:485:replace_alu$34273
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16925: $auto$alumacc.cc:485:replace_alu$34278
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16919: $auto$alumacc.cc:485:replace_alu$34283
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16913: $auto$alumacc.cc:485:replace_alu$34288
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16907: $auto$alumacc.cc:485:replace_alu$34293
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16901: $auto$alumacc.cc:485:replace_alu$34298
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16895: $auto$alumacc.cc:485:replace_alu$34303
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16889: $auto$alumacc.cc:485:replace_alu$34308
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16883: $auto$alumacc.cc:485:replace_alu$34313
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16877: $auto$alumacc.cc:485:replace_alu$34318
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16871: $auto$alumacc.cc:485:replace_alu$34323
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16865: $auto$alumacc.cc:485:replace_alu$34328
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16859: $auto$alumacc.cc:485:replace_alu$34333
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16853: $auto$alumacc.cc:485:replace_alu$34338
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16847: $auto$alumacc.cc:485:replace_alu$34343
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16841: $auto$alumacc.cc:485:replace_alu$34348
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16835: $auto$alumacc.cc:485:replace_alu$34353
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16829: $auto$alumacc.cc:485:replace_alu$34358
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16823: $auto$alumacc.cc:485:replace_alu$34363
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16817: $auto$alumacc.cc:485:replace_alu$34368
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16811: $auto$alumacc.cc:485:replace_alu$34373
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16805: $auto$alumacc.cc:485:replace_alu$34378
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16799: $auto$alumacc.cc:485:replace_alu$34383
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16793: $auto$alumacc.cc:485:replace_alu$34388
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16787: $auto$alumacc.cc:485:replace_alu$34393
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16781: $auto$alumacc.cc:485:replace_alu$34398
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16775: $auto$alumacc.cc:485:replace_alu$34403
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16769: $auto$alumacc.cc:485:replace_alu$34408
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16763: $auto$alumacc.cc:485:replace_alu$34413
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16757: $auto$alumacc.cc:485:replace_alu$34418
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16751: $auto$alumacc.cc:485:replace_alu$34423
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16745: $auto$alumacc.cc:485:replace_alu$34428
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16739: $auto$alumacc.cc:485:replace_alu$34433
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16733: $auto$alumacc.cc:485:replace_alu$34438
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16727: $auto$alumacc.cc:485:replace_alu$34443
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16721: $auto$alumacc.cc:485:replace_alu$34448
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16715: $auto$alumacc.cc:485:replace_alu$34453
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16709: $auto$alumacc.cc:485:replace_alu$34458
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16703: $auto$alumacc.cc:485:replace_alu$34463
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16697: $auto$alumacc.cc:485:replace_alu$34468
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16691: $auto$alumacc.cc:485:replace_alu$34473
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16685: $auto$alumacc.cc:485:replace_alu$34478
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16679: $auto$alumacc.cc:485:replace_alu$34483
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16673: $auto$alumacc.cc:485:replace_alu$34488
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16667: $auto$alumacc.cc:485:replace_alu$34493
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16661: $auto$alumacc.cc:485:replace_alu$34498
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16655: $auto$alumacc.cc:485:replace_alu$34503
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16649: $auto$alumacc.cc:485:replace_alu$34508
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16643: $auto$alumacc.cc:485:replace_alu$34513
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16637: $auto$alumacc.cc:485:replace_alu$34518
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16631: $auto$alumacc.cc:485:replace_alu$34523
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16625: $auto$alumacc.cc:485:replace_alu$34534
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16619: $auto$alumacc.cc:485:replace_alu$34539
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16613: $auto$alumacc.cc:485:replace_alu$34550
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16607: $auto$alumacc.cc:485:replace_alu$34555
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16601: $auto$alumacc.cc:485:replace_alu$34566
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16595: $auto$alumacc.cc:485:replace_alu$34571
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16589: $auto$alumacc.cc:485:replace_alu$34582
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16583: $auto$alumacc.cc:485:replace_alu$34587
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16577: $auto$alumacc.cc:485:replace_alu$34598
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16571: $auto$alumacc.cc:485:replace_alu$34603
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16565: $auto$alumacc.cc:485:replace_alu$34614
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16559: $auto$alumacc.cc:485:replace_alu$34619
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16553: $auto$alumacc.cc:485:replace_alu$34624
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16547: $auto$alumacc.cc:485:replace_alu$34629
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16541: $auto$alumacc.cc:485:replace_alu$34634
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16535: $auto$alumacc.cc:485:replace_alu$34639
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16529: $auto$alumacc.cc:485:replace_alu$34644
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16523: $auto$alumacc.cc:485:replace_alu$34649
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16517: $auto$alumacc.cc:485:replace_alu$34654
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16511: $auto$alumacc.cc:485:replace_alu$34659
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16505: $auto$alumacc.cc:485:replace_alu$34664
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16499: $auto$alumacc.cc:485:replace_alu$34669
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16493: $auto$alumacc.cc:485:replace_alu$34674
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16487: $auto$alumacc.cc:485:replace_alu$34679
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16481: $auto$alumacc.cc:485:replace_alu$34684
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16475: $auto$alumacc.cc:485:replace_alu$34689
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16469: $auto$alumacc.cc:485:replace_alu$34694
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16463: $auto$alumacc.cc:485:replace_alu$34699
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16457: $auto$alumacc.cc:485:replace_alu$34704
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16451: $auto$alumacc.cc:485:replace_alu$34709
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16445: $auto$alumacc.cc:485:replace_alu$34714
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16439: $auto$alumacc.cc:485:replace_alu$34719
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16433: $auto$alumacc.cc:485:replace_alu$34724
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16427: $auto$alumacc.cc:485:replace_alu$34729
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16421: $auto$alumacc.cc:485:replace_alu$34734
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16415: $auto$alumacc.cc:485:replace_alu$34739
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16409: $auto$alumacc.cc:485:replace_alu$34744
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16403: $auto$alumacc.cc:485:replace_alu$34749
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16397: $auto$alumacc.cc:485:replace_alu$34754
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16391: $auto$alumacc.cc:485:replace_alu$34759
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16385: $auto$alumacc.cc:485:replace_alu$34764
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16379: $auto$alumacc.cc:485:replace_alu$34769
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16373: $auto$alumacc.cc:485:replace_alu$34774
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16367: $auto$alumacc.cc:485:replace_alu$34779
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16361: $auto$alumacc.cc:485:replace_alu$34784
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16355: $auto$alumacc.cc:485:replace_alu$34789
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16349: $auto$alumacc.cc:485:replace_alu$34794
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16343: $auto$alumacc.cc:485:replace_alu$34799
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16337: $auto$alumacc.cc:485:replace_alu$34804
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16331: $auto$alumacc.cc:485:replace_alu$34809
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16325: $auto$alumacc.cc:485:replace_alu$34814
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16319: $auto$alumacc.cc:485:replace_alu$34819
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16313: $auto$alumacc.cc:485:replace_alu$34824
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16307: $auto$alumacc.cc:485:replace_alu$34829
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16301: $auto$alumacc.cc:485:replace_alu$34834
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16295: $auto$alumacc.cc:485:replace_alu$34839
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16289: $auto$alumacc.cc:485:replace_alu$34844
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16283: $auto$alumacc.cc:485:replace_alu$34849
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16277: $auto$alumacc.cc:485:replace_alu$34854
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16271: $auto$alumacc.cc:485:replace_alu$34859
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16265: $auto$alumacc.cc:485:replace_alu$34864
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16259: $auto$alumacc.cc:485:replace_alu$34869
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16253: $auto$alumacc.cc:485:replace_alu$34874
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16247: $auto$alumacc.cc:485:replace_alu$34879
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16241: $auto$alumacc.cc:485:replace_alu$34884
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16235: $auto$alumacc.cc:485:replace_alu$34889
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16229: $auto$alumacc.cc:485:replace_alu$34894
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16223: $auto$alumacc.cc:485:replace_alu$34899
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16217: $auto$alumacc.cc:485:replace_alu$34904
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16211: $auto$alumacc.cc:485:replace_alu$34909
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16205: $auto$alumacc.cc:485:replace_alu$34914
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16199: $auto$alumacc.cc:485:replace_alu$34919
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16193: $auto$alumacc.cc:485:replace_alu$34924
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16187: $auto$alumacc.cc:485:replace_alu$34929
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16181: $auto$alumacc.cc:485:replace_alu$34934
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16175: $auto$alumacc.cc:485:replace_alu$34939
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16169: $auto$alumacc.cc:485:replace_alu$34950
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16163: $auto$alumacc.cc:485:replace_alu$34955
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16157: $auto$alumacc.cc:485:replace_alu$34966
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16151: $auto$alumacc.cc:485:replace_alu$34971
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16145: $auto$alumacc.cc:485:replace_alu$34982
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16139: $auto$alumacc.cc:485:replace_alu$34987
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16133: $auto$alumacc.cc:485:replace_alu$34998
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16127: $auto$alumacc.cc:485:replace_alu$35003
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16121: $auto$alumacc.cc:485:replace_alu$35014
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16115: $auto$alumacc.cc:485:replace_alu$35019
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16109: $auto$alumacc.cc:485:replace_alu$35030
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16103: $auto$alumacc.cc:485:replace_alu$35035
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16097: $auto$alumacc.cc:485:replace_alu$35040
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16091: $auto$alumacc.cc:485:replace_alu$35045
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16085: $auto$alumacc.cc:485:replace_alu$35050
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16079: $auto$alumacc.cc:485:replace_alu$35055
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16073: $auto$alumacc.cc:485:replace_alu$35060
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16067: $auto$alumacc.cc:485:replace_alu$35065
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16061: $auto$alumacc.cc:485:replace_alu$35070
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16055: $auto$alumacc.cc:485:replace_alu$35075
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16049: $auto$alumacc.cc:485:replace_alu$35080
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16043: $auto$alumacc.cc:485:replace_alu$35085
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16037: $auto$alumacc.cc:485:replace_alu$35090
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16031: $auto$alumacc.cc:485:replace_alu$35095
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16025: $auto$alumacc.cc:485:replace_alu$35100
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16019: $auto$alumacc.cc:485:replace_alu$35105
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16013: $auto$alumacc.cc:485:replace_alu$35110
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16007: $auto$alumacc.cc:485:replace_alu$35115
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$16001: $auto$alumacc.cc:485:replace_alu$35120
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15995: $auto$alumacc.cc:485:replace_alu$35125
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15989: $auto$alumacc.cc:485:replace_alu$35130
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15983: $auto$alumacc.cc:485:replace_alu$35135
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15977: $auto$alumacc.cc:485:replace_alu$35140
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15971: $auto$alumacc.cc:485:replace_alu$35145
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15965: $auto$alumacc.cc:485:replace_alu$35150
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15959: $auto$alumacc.cc:485:replace_alu$35155
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15953: $auto$alumacc.cc:485:replace_alu$35160
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15947: $auto$alumacc.cc:485:replace_alu$35165
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15941: $auto$alumacc.cc:485:replace_alu$35170
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15935: $auto$alumacc.cc:485:replace_alu$35175
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15929: $auto$alumacc.cc:485:replace_alu$35180
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15923: $auto$alumacc.cc:485:replace_alu$35185
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15917: $auto$alumacc.cc:485:replace_alu$35190
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15911: $auto$alumacc.cc:485:replace_alu$35195
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15905: $auto$alumacc.cc:485:replace_alu$35200
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15899: $auto$alumacc.cc:485:replace_alu$35205
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15893: $auto$alumacc.cc:485:replace_alu$35210
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15887: $auto$alumacc.cc:485:replace_alu$35215
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15881: $auto$alumacc.cc:485:replace_alu$35220
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15875: $auto$alumacc.cc:485:replace_alu$35225
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15869: $auto$alumacc.cc:485:replace_alu$35230
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15863: $auto$alumacc.cc:485:replace_alu$35235
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15857: $auto$alumacc.cc:485:replace_alu$35240
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15851: $auto$alumacc.cc:485:replace_alu$35245
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15845: $auto$alumacc.cc:485:replace_alu$35250
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15839: $auto$alumacc.cc:485:replace_alu$35255
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15833: $auto$alumacc.cc:485:replace_alu$35260
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15827: $auto$alumacc.cc:485:replace_alu$35265
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15821: $auto$alumacc.cc:485:replace_alu$35270
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15815: $auto$alumacc.cc:485:replace_alu$35275
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15809: $auto$alumacc.cc:485:replace_alu$35280
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15803: $auto$alumacc.cc:485:replace_alu$35285
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15797: $auto$alumacc.cc:485:replace_alu$35290
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15791: $auto$alumacc.cc:485:replace_alu$35295
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15785: $auto$alumacc.cc:485:replace_alu$35300
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15779: $auto$alumacc.cc:485:replace_alu$35305
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15773: $auto$alumacc.cc:485:replace_alu$35310
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15767: $auto$alumacc.cc:485:replace_alu$35315
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15761: $auto$alumacc.cc:485:replace_alu$35320
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15755: $auto$alumacc.cc:485:replace_alu$35325
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15749: $auto$alumacc.cc:485:replace_alu$35330
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15743: $auto$alumacc.cc:485:replace_alu$35335
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15737: $auto$alumacc.cc:485:replace_alu$35340
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15731: $auto$alumacc.cc:485:replace_alu$35345
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15725: $auto$alumacc.cc:485:replace_alu$35350
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15719: $auto$alumacc.cc:485:replace_alu$35355
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15713: $auto$alumacc.cc:485:replace_alu$35366
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15707: $auto$alumacc.cc:485:replace_alu$35371
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15701: $auto$alumacc.cc:485:replace_alu$35382
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15695: $auto$alumacc.cc:485:replace_alu$35387
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15689: $auto$alumacc.cc:485:replace_alu$35398
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15683: $auto$alumacc.cc:485:replace_alu$35403
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15677: $auto$alumacc.cc:485:replace_alu$35414
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15671: $auto$alumacc.cc:485:replace_alu$35419
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15665: $auto$alumacc.cc:485:replace_alu$35430
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15659: $auto$alumacc.cc:485:replace_alu$35435
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15653: $auto$alumacc.cc:485:replace_alu$35446
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15647: $auto$alumacc.cc:485:replace_alu$35451
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15641: $auto$alumacc.cc:485:replace_alu$35456
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15635: $auto$alumacc.cc:485:replace_alu$35461
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15629: $auto$alumacc.cc:485:replace_alu$35466
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15623: $auto$alumacc.cc:485:replace_alu$35471
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15617: $auto$alumacc.cc:485:replace_alu$35476
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15611: $auto$alumacc.cc:485:replace_alu$35481
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15605: $auto$alumacc.cc:485:replace_alu$35486
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15599: $auto$alumacc.cc:485:replace_alu$35491
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15593: $auto$alumacc.cc:485:replace_alu$35496
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15587: $auto$alumacc.cc:485:replace_alu$35501
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15581: $auto$alumacc.cc:485:replace_alu$35506
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15575: $auto$alumacc.cc:485:replace_alu$35511
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15569: $auto$alumacc.cc:485:replace_alu$35516
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15563: $auto$alumacc.cc:485:replace_alu$35521
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15557: $auto$alumacc.cc:485:replace_alu$35526
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15551: $auto$alumacc.cc:485:replace_alu$35531
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15545: $auto$alumacc.cc:485:replace_alu$35536
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15539: $auto$alumacc.cc:485:replace_alu$35541
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15533: $auto$alumacc.cc:485:replace_alu$35546
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15527: $auto$alumacc.cc:485:replace_alu$35551
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15521: $auto$alumacc.cc:485:replace_alu$35556
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15515: $auto$alumacc.cc:485:replace_alu$35561
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15509: $auto$alumacc.cc:485:replace_alu$35566
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15503: $auto$alumacc.cc:485:replace_alu$35571
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15497: $auto$alumacc.cc:485:replace_alu$35576
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15491: $auto$alumacc.cc:485:replace_alu$35581
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15485: $auto$alumacc.cc:485:replace_alu$35586
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15479: $auto$alumacc.cc:485:replace_alu$35591
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15473: $auto$alumacc.cc:485:replace_alu$35596
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15467: $auto$alumacc.cc:485:replace_alu$35601
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15461: $auto$alumacc.cc:485:replace_alu$35606
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15455: $auto$alumacc.cc:485:replace_alu$35611
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15449: $auto$alumacc.cc:485:replace_alu$35616
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15443: $auto$alumacc.cc:485:replace_alu$35621
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15437: $auto$alumacc.cc:485:replace_alu$35626
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15431: $auto$alumacc.cc:485:replace_alu$35631
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15425: $auto$alumacc.cc:485:replace_alu$35636
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15419: $auto$alumacc.cc:485:replace_alu$35641
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15413: $auto$alumacc.cc:485:replace_alu$35646
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15407: $auto$alumacc.cc:485:replace_alu$35651
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15401: $auto$alumacc.cc:485:replace_alu$35656
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15395: $auto$alumacc.cc:485:replace_alu$35661
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15389: $auto$alumacc.cc:485:replace_alu$35666
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15383: $auto$alumacc.cc:485:replace_alu$35671
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15377: $auto$alumacc.cc:485:replace_alu$35676
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15371: $auto$alumacc.cc:485:replace_alu$35681
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15365: $auto$alumacc.cc:485:replace_alu$35686
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15359: $auto$alumacc.cc:485:replace_alu$35691
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15353: $auto$alumacc.cc:485:replace_alu$35696
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15347: $auto$alumacc.cc:485:replace_alu$35701
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15341: $auto$alumacc.cc:485:replace_alu$35706
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15335: $auto$alumacc.cc:485:replace_alu$35711
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15329: $auto$alumacc.cc:485:replace_alu$35716
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15323: $auto$alumacc.cc:485:replace_alu$35721
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15317: $auto$alumacc.cc:485:replace_alu$35726
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15311: $auto$alumacc.cc:485:replace_alu$35731
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15305: $auto$alumacc.cc:485:replace_alu$35736
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15299: $auto$alumacc.cc:485:replace_alu$35741
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15293: $auto$alumacc.cc:485:replace_alu$35746
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15287: $auto$alumacc.cc:485:replace_alu$35751
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15281: $auto$alumacc.cc:485:replace_alu$35756
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15275: $auto$alumacc.cc:485:replace_alu$35761
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15269: $auto$alumacc.cc:485:replace_alu$35766
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15263: $auto$alumacc.cc:485:replace_alu$35771
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15257: $auto$alumacc.cc:485:replace_alu$35782
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15251: $auto$alumacc.cc:485:replace_alu$35787
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15245: $auto$alumacc.cc:485:replace_alu$35798
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15239: $auto$alumacc.cc:485:replace_alu$35803
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15233: $auto$alumacc.cc:485:replace_alu$35814
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15227: $auto$alumacc.cc:485:replace_alu$35819
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15221: $auto$alumacc.cc:485:replace_alu$35830
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15215: $auto$alumacc.cc:485:replace_alu$35835
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15209: $auto$alumacc.cc:485:replace_alu$35846
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15203: $auto$alumacc.cc:485:replace_alu$35851
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15197: $auto$alumacc.cc:485:replace_alu$35862
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15191: $auto$alumacc.cc:485:replace_alu$35867
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15185: $auto$alumacc.cc:485:replace_alu$35872
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15179: $auto$alumacc.cc:485:replace_alu$35877
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15173: $auto$alumacc.cc:485:replace_alu$35882
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15167: $auto$alumacc.cc:485:replace_alu$35887
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15161: $auto$alumacc.cc:485:replace_alu$35892
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15155: $auto$alumacc.cc:485:replace_alu$35897
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15149: $auto$alumacc.cc:485:replace_alu$35902
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15143: $auto$alumacc.cc:485:replace_alu$35907
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15137: $auto$alumacc.cc:485:replace_alu$35912
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15131: $auto$alumacc.cc:485:replace_alu$35917
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15125: $auto$alumacc.cc:485:replace_alu$35922
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15119: $auto$alumacc.cc:485:replace_alu$35927
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15113: $auto$alumacc.cc:485:replace_alu$35932
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15107: $auto$alumacc.cc:485:replace_alu$35937
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15101: $auto$alumacc.cc:485:replace_alu$35942
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15095: $auto$alumacc.cc:485:replace_alu$35947
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15089: $auto$alumacc.cc:485:replace_alu$35952
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15083: $auto$alumacc.cc:485:replace_alu$35957
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15077: $auto$alumacc.cc:485:replace_alu$35962
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15071: $auto$alumacc.cc:485:replace_alu$35967
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15065: $auto$alumacc.cc:485:replace_alu$35972
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15059: $auto$alumacc.cc:485:replace_alu$35977
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15053: $auto$alumacc.cc:485:replace_alu$35982
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15047: $auto$alumacc.cc:485:replace_alu$35987
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15041: $auto$alumacc.cc:485:replace_alu$35992
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15035: $auto$alumacc.cc:485:replace_alu$35997
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15029: $auto$alumacc.cc:485:replace_alu$36002
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15023: $auto$alumacc.cc:485:replace_alu$36007
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15017: $auto$alumacc.cc:485:replace_alu$36012
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15011: $auto$alumacc.cc:485:replace_alu$36017
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$15005: $auto$alumacc.cc:485:replace_alu$36022
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14999: $auto$alumacc.cc:485:replace_alu$36027
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14993: $auto$alumacc.cc:485:replace_alu$36032
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14987: $auto$alumacc.cc:485:replace_alu$36037
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14981: $auto$alumacc.cc:485:replace_alu$36042
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14975: $auto$alumacc.cc:485:replace_alu$36047
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14969: $auto$alumacc.cc:485:replace_alu$36052
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14963: $auto$alumacc.cc:485:replace_alu$36057
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14957: $auto$alumacc.cc:485:replace_alu$36062
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14951: $auto$alumacc.cc:485:replace_alu$36067
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14945: $auto$alumacc.cc:485:replace_alu$36072
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14939: $auto$alumacc.cc:485:replace_alu$36077
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14933: $auto$alumacc.cc:485:replace_alu$36082
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14927: $auto$alumacc.cc:485:replace_alu$36087
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14921: $auto$alumacc.cc:485:replace_alu$36092
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14915: $auto$alumacc.cc:485:replace_alu$36097
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14909: $auto$alumacc.cc:485:replace_alu$36102
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14903: $auto$alumacc.cc:485:replace_alu$36107
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14897: $auto$alumacc.cc:485:replace_alu$36112
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14891: $auto$alumacc.cc:485:replace_alu$36117
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14885: $auto$alumacc.cc:485:replace_alu$36122
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14879: $auto$alumacc.cc:485:replace_alu$36127
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14873: $auto$alumacc.cc:485:replace_alu$36132
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14867: $auto$alumacc.cc:485:replace_alu$36137
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14861: $auto$alumacc.cc:485:replace_alu$36142
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14855: $auto$alumacc.cc:485:replace_alu$36147
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14849: $auto$alumacc.cc:485:replace_alu$36152
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14843: $auto$alumacc.cc:485:replace_alu$36157
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14837: $auto$alumacc.cc:485:replace_alu$36162
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14831: $auto$alumacc.cc:485:replace_alu$36167
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14825: $auto$alumacc.cc:485:replace_alu$36172
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14819: $auto$alumacc.cc:485:replace_alu$36177
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:44$14813: $auto$alumacc.cc:485:replace_alu$36182
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14821: $auto$alumacc.cc:485:replace_alu$36187
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14827: $auto$alumacc.cc:485:replace_alu$36190
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14833: $auto$alumacc.cc:485:replace_alu$36193
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14839: $auto$alumacc.cc:485:replace_alu$36196
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14845: $auto$alumacc.cc:485:replace_alu$36199
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14851: $auto$alumacc.cc:485:replace_alu$36202
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14857: $auto$alumacc.cc:485:replace_alu$36205
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14863: $auto$alumacc.cc:485:replace_alu$36208
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14869: $auto$alumacc.cc:485:replace_alu$36211
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14875: $auto$alumacc.cc:485:replace_alu$36214
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14881: $auto$alumacc.cc:485:replace_alu$36217
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14887: $auto$alumacc.cc:485:replace_alu$36220
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14893: $auto$alumacc.cc:485:replace_alu$36223
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14899: $auto$alumacc.cc:485:replace_alu$36226
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14905: $auto$alumacc.cc:485:replace_alu$36229
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14911: $auto$alumacc.cc:485:replace_alu$36232
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14917: $auto$alumacc.cc:485:replace_alu$36235
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14923: $auto$alumacc.cc:485:replace_alu$36238
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14929: $auto$alumacc.cc:485:replace_alu$36241
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14935: $auto$alumacc.cc:485:replace_alu$36244
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14941: $auto$alumacc.cc:485:replace_alu$36247
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14947: $auto$alumacc.cc:485:replace_alu$36250
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14953: $auto$alumacc.cc:485:replace_alu$36253
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14959: $auto$alumacc.cc:485:replace_alu$36256
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14965: $auto$alumacc.cc:485:replace_alu$36259
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14971: $auto$alumacc.cc:485:replace_alu$36262
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14977: $auto$alumacc.cc:485:replace_alu$36265
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14983: $auto$alumacc.cc:485:replace_alu$36268
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14989: $auto$alumacc.cc:485:replace_alu$36271
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$14995: $auto$alumacc.cc:485:replace_alu$36274
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15001: $auto$alumacc.cc:485:replace_alu$36277
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15007: $auto$alumacc.cc:485:replace_alu$36280
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15013: $auto$alumacc.cc:485:replace_alu$36283
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15019: $auto$alumacc.cc:485:replace_alu$36286
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15025: $auto$alumacc.cc:485:replace_alu$36289
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15031: $auto$alumacc.cc:485:replace_alu$36292
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15037: $auto$alumacc.cc:485:replace_alu$36295
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15043: $auto$alumacc.cc:485:replace_alu$36298
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15049: $auto$alumacc.cc:485:replace_alu$36301
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15055: $auto$alumacc.cc:485:replace_alu$36304
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15061: $auto$alumacc.cc:485:replace_alu$36307
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15067: $auto$alumacc.cc:485:replace_alu$36310
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15073: $auto$alumacc.cc:485:replace_alu$36313
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15079: $auto$alumacc.cc:485:replace_alu$36316
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15085: $auto$alumacc.cc:485:replace_alu$36319
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15091: $auto$alumacc.cc:485:replace_alu$36322
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15097: $auto$alumacc.cc:485:replace_alu$36325
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15103: $auto$alumacc.cc:485:replace_alu$36328
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15109: $auto$alumacc.cc:485:replace_alu$36331
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15115: $auto$alumacc.cc:485:replace_alu$36334
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15121: $auto$alumacc.cc:485:replace_alu$36337
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15127: $auto$alumacc.cc:485:replace_alu$36340
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15133: $auto$alumacc.cc:485:replace_alu$36343
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15139: $auto$alumacc.cc:485:replace_alu$36346
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15145: $auto$alumacc.cc:485:replace_alu$36349
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15151: $auto$alumacc.cc:485:replace_alu$36352
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15157: $auto$alumacc.cc:485:replace_alu$36355
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15163: $auto$alumacc.cc:485:replace_alu$36358
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15169: $auto$alumacc.cc:485:replace_alu$36361
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15175: $auto$alumacc.cc:485:replace_alu$36364
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15181: $auto$alumacc.cc:485:replace_alu$36367
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15187: $auto$alumacc.cc:485:replace_alu$36370
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15193: $auto$alumacc.cc:485:replace_alu$36373
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15199: $auto$alumacc.cc:485:replace_alu$36376
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15205: $auto$alumacc.cc:485:replace_alu$36379
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15211: $auto$alumacc.cc:485:replace_alu$36382
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15217: $auto$alumacc.cc:485:replace_alu$36385
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15223: $auto$alumacc.cc:485:replace_alu$36388
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15229: $auto$alumacc.cc:485:replace_alu$36391
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15235: $auto$alumacc.cc:485:replace_alu$36394
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15241: $auto$alumacc.cc:485:replace_alu$36397
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15247: $auto$alumacc.cc:485:replace_alu$36400
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15253: $auto$alumacc.cc:485:replace_alu$36403
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15259: $auto$alumacc.cc:485:replace_alu$36406
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15265: $auto$alumacc.cc:485:replace_alu$36409
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15277: $auto$alumacc.cc:485:replace_alu$36412
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15283: $auto$alumacc.cc:485:replace_alu$36415
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15289: $auto$alumacc.cc:485:replace_alu$36418
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15295: $auto$alumacc.cc:485:replace_alu$36421
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15301: $auto$alumacc.cc:485:replace_alu$36424
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15307: $auto$alumacc.cc:485:replace_alu$36427
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15313: $auto$alumacc.cc:485:replace_alu$36430
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15319: $auto$alumacc.cc:485:replace_alu$36433
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15325: $auto$alumacc.cc:485:replace_alu$36436
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15331: $auto$alumacc.cc:485:replace_alu$36439
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15337: $auto$alumacc.cc:485:replace_alu$36442
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15343: $auto$alumacc.cc:485:replace_alu$36445
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15349: $auto$alumacc.cc:485:replace_alu$36448
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15355: $auto$alumacc.cc:485:replace_alu$36451
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15361: $auto$alumacc.cc:485:replace_alu$36454
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15367: $auto$alumacc.cc:485:replace_alu$36457
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15373: $auto$alumacc.cc:485:replace_alu$36460
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15379: $auto$alumacc.cc:485:replace_alu$36463
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15385: $auto$alumacc.cc:485:replace_alu$36466
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15391: $auto$alumacc.cc:485:replace_alu$36469
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15397: $auto$alumacc.cc:485:replace_alu$36472
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15403: $auto$alumacc.cc:485:replace_alu$36475
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15409: $auto$alumacc.cc:485:replace_alu$36478
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15415: $auto$alumacc.cc:485:replace_alu$36481
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15421: $auto$alumacc.cc:485:replace_alu$36484
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15427: $auto$alumacc.cc:485:replace_alu$36487
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15433: $auto$alumacc.cc:485:replace_alu$36490
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15439: $auto$alumacc.cc:485:replace_alu$36493
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15445: $auto$alumacc.cc:485:replace_alu$36496
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15451: $auto$alumacc.cc:485:replace_alu$36499
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15457: $auto$alumacc.cc:485:replace_alu$36502
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15463: $auto$alumacc.cc:485:replace_alu$36505
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15469: $auto$alumacc.cc:485:replace_alu$36508
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15475: $auto$alumacc.cc:485:replace_alu$36511
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15481: $auto$alumacc.cc:485:replace_alu$36514
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15487: $auto$alumacc.cc:485:replace_alu$36517
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15493: $auto$alumacc.cc:485:replace_alu$36520
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15499: $auto$alumacc.cc:485:replace_alu$36523
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15505: $auto$alumacc.cc:485:replace_alu$36526
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15511: $auto$alumacc.cc:485:replace_alu$36529
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15517: $auto$alumacc.cc:485:replace_alu$36532
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15523: $auto$alumacc.cc:485:replace_alu$36535
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15529: $auto$alumacc.cc:485:replace_alu$36538
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15535: $auto$alumacc.cc:485:replace_alu$36541
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15541: $auto$alumacc.cc:485:replace_alu$36544
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15547: $auto$alumacc.cc:485:replace_alu$36547
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15553: $auto$alumacc.cc:485:replace_alu$36550
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15559: $auto$alumacc.cc:485:replace_alu$36553
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15565: $auto$alumacc.cc:485:replace_alu$36556
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15571: $auto$alumacc.cc:485:replace_alu$36559
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15577: $auto$alumacc.cc:485:replace_alu$36562
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15583: $auto$alumacc.cc:485:replace_alu$36565
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15589: $auto$alumacc.cc:485:replace_alu$36568
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15595: $auto$alumacc.cc:485:replace_alu$36571
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15601: $auto$alumacc.cc:485:replace_alu$36574
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15607: $auto$alumacc.cc:485:replace_alu$36577
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15613: $auto$alumacc.cc:485:replace_alu$36580
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15619: $auto$alumacc.cc:485:replace_alu$36583
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15625: $auto$alumacc.cc:485:replace_alu$36586
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15631: $auto$alumacc.cc:485:replace_alu$36589
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15637: $auto$alumacc.cc:485:replace_alu$36592
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15643: $auto$alumacc.cc:485:replace_alu$36595
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15649: $auto$alumacc.cc:485:replace_alu$36598
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15655: $auto$alumacc.cc:485:replace_alu$36601
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15661: $auto$alumacc.cc:485:replace_alu$36604
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15667: $auto$alumacc.cc:485:replace_alu$36607
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15673: $auto$alumacc.cc:485:replace_alu$36610
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15679: $auto$alumacc.cc:485:replace_alu$36613
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15685: $auto$alumacc.cc:485:replace_alu$36616
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15691: $auto$alumacc.cc:485:replace_alu$36619
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15697: $auto$alumacc.cc:485:replace_alu$36622
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15703: $auto$alumacc.cc:485:replace_alu$36625
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15709: $auto$alumacc.cc:485:replace_alu$36628
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15715: $auto$alumacc.cc:485:replace_alu$36631
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15721: $auto$alumacc.cc:485:replace_alu$36634
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15733: $auto$alumacc.cc:485:replace_alu$36637
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15739: $auto$alumacc.cc:485:replace_alu$36640
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15745: $auto$alumacc.cc:485:replace_alu$36643
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15751: $auto$alumacc.cc:485:replace_alu$36646
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15757: $auto$alumacc.cc:485:replace_alu$36649
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15763: $auto$alumacc.cc:485:replace_alu$36652
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15769: $auto$alumacc.cc:485:replace_alu$36655
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15775: $auto$alumacc.cc:485:replace_alu$36658
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15781: $auto$alumacc.cc:485:replace_alu$36661
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15787: $auto$alumacc.cc:485:replace_alu$36664
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15793: $auto$alumacc.cc:485:replace_alu$36667
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15799: $auto$alumacc.cc:485:replace_alu$36670
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15805: $auto$alumacc.cc:485:replace_alu$36673
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15811: $auto$alumacc.cc:485:replace_alu$36676
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15817: $auto$alumacc.cc:485:replace_alu$36679
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15823: $auto$alumacc.cc:485:replace_alu$36682
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15829: $auto$alumacc.cc:485:replace_alu$36685
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15835: $auto$alumacc.cc:485:replace_alu$36688
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15841: $auto$alumacc.cc:485:replace_alu$36691
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15847: $auto$alumacc.cc:485:replace_alu$36694
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15853: $auto$alumacc.cc:485:replace_alu$36697
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15859: $auto$alumacc.cc:485:replace_alu$36700
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15865: $auto$alumacc.cc:485:replace_alu$36703
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15871: $auto$alumacc.cc:485:replace_alu$36706
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15877: $auto$alumacc.cc:485:replace_alu$36709
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15883: $auto$alumacc.cc:485:replace_alu$36712
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15889: $auto$alumacc.cc:485:replace_alu$36715
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15895: $auto$alumacc.cc:485:replace_alu$36718
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15901: $auto$alumacc.cc:485:replace_alu$36721
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15907: $auto$alumacc.cc:485:replace_alu$36724
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15913: $auto$alumacc.cc:485:replace_alu$36727
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15919: $auto$alumacc.cc:485:replace_alu$36730
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15925: $auto$alumacc.cc:485:replace_alu$36733
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15931: $auto$alumacc.cc:485:replace_alu$36736
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15937: $auto$alumacc.cc:485:replace_alu$36739
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15943: $auto$alumacc.cc:485:replace_alu$36742
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15949: $auto$alumacc.cc:485:replace_alu$36745
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15955: $auto$alumacc.cc:485:replace_alu$36748
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15961: $auto$alumacc.cc:485:replace_alu$36751
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15967: $auto$alumacc.cc:485:replace_alu$36754
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15973: $auto$alumacc.cc:485:replace_alu$36757
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15979: $auto$alumacc.cc:485:replace_alu$36760
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15985: $auto$alumacc.cc:485:replace_alu$36763
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15991: $auto$alumacc.cc:485:replace_alu$36766
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$15997: $auto$alumacc.cc:485:replace_alu$36769
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16003: $auto$alumacc.cc:485:replace_alu$36772
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16009: $auto$alumacc.cc:485:replace_alu$36775
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16015: $auto$alumacc.cc:485:replace_alu$36778
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16021: $auto$alumacc.cc:485:replace_alu$36781
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16027: $auto$alumacc.cc:485:replace_alu$36784
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16033: $auto$alumacc.cc:485:replace_alu$36787
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16039: $auto$alumacc.cc:485:replace_alu$36790
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16045: $auto$alumacc.cc:485:replace_alu$36793
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16051: $auto$alumacc.cc:485:replace_alu$36796
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16057: $auto$alumacc.cc:485:replace_alu$36799
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16063: $auto$alumacc.cc:485:replace_alu$36802
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16069: $auto$alumacc.cc:485:replace_alu$36805
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16075: $auto$alumacc.cc:485:replace_alu$36808
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16081: $auto$alumacc.cc:485:replace_alu$36811
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16087: $auto$alumacc.cc:485:replace_alu$36814
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16093: $auto$alumacc.cc:485:replace_alu$36817
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16099: $auto$alumacc.cc:485:replace_alu$36820
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16105: $auto$alumacc.cc:485:replace_alu$36823
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16111: $auto$alumacc.cc:485:replace_alu$36826
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16117: $auto$alumacc.cc:485:replace_alu$36829
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16123: $auto$alumacc.cc:485:replace_alu$36832
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16129: $auto$alumacc.cc:485:replace_alu$36835
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16135: $auto$alumacc.cc:485:replace_alu$36838
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16141: $auto$alumacc.cc:485:replace_alu$36841
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16147: $auto$alumacc.cc:485:replace_alu$36844
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16153: $auto$alumacc.cc:485:replace_alu$36847
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16159: $auto$alumacc.cc:485:replace_alu$36850
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16165: $auto$alumacc.cc:485:replace_alu$36853
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16171: $auto$alumacc.cc:485:replace_alu$36856
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16177: $auto$alumacc.cc:485:replace_alu$36859
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16189: $auto$alumacc.cc:485:replace_alu$36862
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16195: $auto$alumacc.cc:485:replace_alu$36865
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16201: $auto$alumacc.cc:485:replace_alu$36868
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16207: $auto$alumacc.cc:485:replace_alu$36871
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16213: $auto$alumacc.cc:485:replace_alu$36874
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16219: $auto$alumacc.cc:485:replace_alu$36877
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16225: $auto$alumacc.cc:485:replace_alu$36880
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16231: $auto$alumacc.cc:485:replace_alu$36883
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16237: $auto$alumacc.cc:485:replace_alu$36886
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16243: $auto$alumacc.cc:485:replace_alu$36889
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16249: $auto$alumacc.cc:485:replace_alu$36892
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16255: $auto$alumacc.cc:485:replace_alu$36895
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16261: $auto$alumacc.cc:485:replace_alu$36898
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16267: $auto$alumacc.cc:485:replace_alu$36901
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16273: $auto$alumacc.cc:485:replace_alu$36904
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16279: $auto$alumacc.cc:485:replace_alu$36907
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16285: $auto$alumacc.cc:485:replace_alu$36910
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16291: $auto$alumacc.cc:485:replace_alu$36913
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16297: $auto$alumacc.cc:485:replace_alu$36916
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16303: $auto$alumacc.cc:485:replace_alu$36919
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16309: $auto$alumacc.cc:485:replace_alu$36922
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16315: $auto$alumacc.cc:485:replace_alu$36925
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16321: $auto$alumacc.cc:485:replace_alu$36928
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16327: $auto$alumacc.cc:485:replace_alu$36931
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16333: $auto$alumacc.cc:485:replace_alu$36934
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16339: $auto$alumacc.cc:485:replace_alu$36937
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16345: $auto$alumacc.cc:485:replace_alu$36940
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16351: $auto$alumacc.cc:485:replace_alu$36943
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16357: $auto$alumacc.cc:485:replace_alu$36946
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16363: $auto$alumacc.cc:485:replace_alu$36949
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16369: $auto$alumacc.cc:485:replace_alu$36952
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16375: $auto$alumacc.cc:485:replace_alu$36955
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16381: $auto$alumacc.cc:485:replace_alu$36958
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16387: $auto$alumacc.cc:485:replace_alu$36961
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16393: $auto$alumacc.cc:485:replace_alu$36964
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16399: $auto$alumacc.cc:485:replace_alu$36967
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16405: $auto$alumacc.cc:485:replace_alu$36970
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16411: $auto$alumacc.cc:485:replace_alu$36973
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16417: $auto$alumacc.cc:485:replace_alu$36976
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16423: $auto$alumacc.cc:485:replace_alu$36979
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16429: $auto$alumacc.cc:485:replace_alu$36982
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16435: $auto$alumacc.cc:485:replace_alu$36985
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16441: $auto$alumacc.cc:485:replace_alu$36988
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16447: $auto$alumacc.cc:485:replace_alu$36991
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16453: $auto$alumacc.cc:485:replace_alu$36994
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16459: $auto$alumacc.cc:485:replace_alu$36997
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16465: $auto$alumacc.cc:485:replace_alu$37000
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16471: $auto$alumacc.cc:485:replace_alu$37003
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16477: $auto$alumacc.cc:485:replace_alu$37006
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16483: $auto$alumacc.cc:485:replace_alu$37009
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16489: $auto$alumacc.cc:485:replace_alu$37012
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16495: $auto$alumacc.cc:485:replace_alu$37015
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16501: $auto$alumacc.cc:485:replace_alu$37018
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16507: $auto$alumacc.cc:485:replace_alu$37021
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16513: $auto$alumacc.cc:485:replace_alu$37024
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16519: $auto$alumacc.cc:485:replace_alu$37027
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16525: $auto$alumacc.cc:485:replace_alu$37030
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16531: $auto$alumacc.cc:485:replace_alu$37033
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16537: $auto$alumacc.cc:485:replace_alu$37036
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16543: $auto$alumacc.cc:485:replace_alu$37039
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16549: $auto$alumacc.cc:485:replace_alu$37042
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16555: $auto$alumacc.cc:485:replace_alu$37045
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16561: $auto$alumacc.cc:485:replace_alu$37048
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16567: $auto$alumacc.cc:485:replace_alu$37051
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16573: $auto$alumacc.cc:485:replace_alu$37054
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16579: $auto$alumacc.cc:485:replace_alu$37057
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16585: $auto$alumacc.cc:485:replace_alu$37060
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16591: $auto$alumacc.cc:485:replace_alu$37063
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16597: $auto$alumacc.cc:485:replace_alu$37066
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16603: $auto$alumacc.cc:485:replace_alu$37069
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16609: $auto$alumacc.cc:485:replace_alu$37072
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16615: $auto$alumacc.cc:485:replace_alu$37075
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16621: $auto$alumacc.cc:485:replace_alu$37078
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16627: $auto$alumacc.cc:485:replace_alu$37081
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16633: $auto$alumacc.cc:485:replace_alu$37084
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16645: $auto$alumacc.cc:485:replace_alu$37087
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16651: $auto$alumacc.cc:485:replace_alu$37090
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16657: $auto$alumacc.cc:485:replace_alu$37093
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16663: $auto$alumacc.cc:485:replace_alu$37096
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16669: $auto$alumacc.cc:485:replace_alu$37099
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16675: $auto$alumacc.cc:485:replace_alu$37102
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16681: $auto$alumacc.cc:485:replace_alu$37105
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16687: $auto$alumacc.cc:485:replace_alu$37108
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16693: $auto$alumacc.cc:485:replace_alu$37111
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16699: $auto$alumacc.cc:485:replace_alu$37114
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16705: $auto$alumacc.cc:485:replace_alu$37117
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16711: $auto$alumacc.cc:485:replace_alu$37120
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16717: $auto$alumacc.cc:485:replace_alu$37123
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16723: $auto$alumacc.cc:485:replace_alu$37126
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16729: $auto$alumacc.cc:485:replace_alu$37129
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16735: $auto$alumacc.cc:485:replace_alu$37132
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16741: $auto$alumacc.cc:485:replace_alu$37135
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16747: $auto$alumacc.cc:485:replace_alu$37138
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16753: $auto$alumacc.cc:485:replace_alu$37141
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16759: $auto$alumacc.cc:485:replace_alu$37144
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16765: $auto$alumacc.cc:485:replace_alu$37147
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16771: $auto$alumacc.cc:485:replace_alu$37150
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16777: $auto$alumacc.cc:485:replace_alu$37153
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16783: $auto$alumacc.cc:485:replace_alu$37156
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16789: $auto$alumacc.cc:485:replace_alu$37159
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16795: $auto$alumacc.cc:485:replace_alu$37162
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16801: $auto$alumacc.cc:485:replace_alu$37165
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16807: $auto$alumacc.cc:485:replace_alu$37168
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16813: $auto$alumacc.cc:485:replace_alu$37171
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16819: $auto$alumacc.cc:485:replace_alu$37174
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16825: $auto$alumacc.cc:485:replace_alu$37177
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16831: $auto$alumacc.cc:485:replace_alu$37180
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16837: $auto$alumacc.cc:485:replace_alu$37183
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16843: $auto$alumacc.cc:485:replace_alu$37186
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16849: $auto$alumacc.cc:485:replace_alu$37189
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16855: $auto$alumacc.cc:485:replace_alu$37192
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16861: $auto$alumacc.cc:485:replace_alu$37195
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16867: $auto$alumacc.cc:485:replace_alu$37198
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16873: $auto$alumacc.cc:485:replace_alu$37201
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16879: $auto$alumacc.cc:485:replace_alu$37204
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16885: $auto$alumacc.cc:485:replace_alu$37207
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16891: $auto$alumacc.cc:485:replace_alu$37210
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16897: $auto$alumacc.cc:485:replace_alu$37213
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16903: $auto$alumacc.cc:485:replace_alu$37216
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16909: $auto$alumacc.cc:485:replace_alu$37219
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16915: $auto$alumacc.cc:485:replace_alu$37222
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16921: $auto$alumacc.cc:485:replace_alu$37225
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16927: $auto$alumacc.cc:485:replace_alu$37228
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16933: $auto$alumacc.cc:485:replace_alu$37231
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16939: $auto$alumacc.cc:485:replace_alu$37234
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16945: $auto$alumacc.cc:485:replace_alu$37237
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16951: $auto$alumacc.cc:485:replace_alu$37240
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16957: $auto$alumacc.cc:485:replace_alu$37243
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16963: $auto$alumacc.cc:485:replace_alu$37246
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16969: $auto$alumacc.cc:485:replace_alu$37249
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16975: $auto$alumacc.cc:485:replace_alu$37252
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16981: $auto$alumacc.cc:485:replace_alu$37255
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16987: $auto$alumacc.cc:485:replace_alu$37258
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16993: $auto$alumacc.cc:485:replace_alu$37261
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$16999: $auto$alumacc.cc:485:replace_alu$37264
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17005: $auto$alumacc.cc:485:replace_alu$37267
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17011: $auto$alumacc.cc:485:replace_alu$37270
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17017: $auto$alumacc.cc:485:replace_alu$37273
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17023: $auto$alumacc.cc:485:replace_alu$37276
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17029: $auto$alumacc.cc:485:replace_alu$37279
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17035: $auto$alumacc.cc:485:replace_alu$37282
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17041: $auto$alumacc.cc:485:replace_alu$37285
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17047: $auto$alumacc.cc:485:replace_alu$37288
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17053: $auto$alumacc.cc:485:replace_alu$37291
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17059: $auto$alumacc.cc:485:replace_alu$37294
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17065: $auto$alumacc.cc:485:replace_alu$37297
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17071: $auto$alumacc.cc:485:replace_alu$37300
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17077: $auto$alumacc.cc:485:replace_alu$37303
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17083: $auto$alumacc.cc:485:replace_alu$37306
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17089: $auto$alumacc.cc:485:replace_alu$37309
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17101: $auto$alumacc.cc:485:replace_alu$37312
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17107: $auto$alumacc.cc:485:replace_alu$37315
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17113: $auto$alumacc.cc:485:replace_alu$37318
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17119: $auto$alumacc.cc:485:replace_alu$37321
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17125: $auto$alumacc.cc:485:replace_alu$37324
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17131: $auto$alumacc.cc:485:replace_alu$37327
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17137: $auto$alumacc.cc:485:replace_alu$37330
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17143: $auto$alumacc.cc:485:replace_alu$37333
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17149: $auto$alumacc.cc:485:replace_alu$37336
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17155: $auto$alumacc.cc:485:replace_alu$37339
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17161: $auto$alumacc.cc:485:replace_alu$37342
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17167: $auto$alumacc.cc:485:replace_alu$37345
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17173: $auto$alumacc.cc:485:replace_alu$37348
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17179: $auto$alumacc.cc:485:replace_alu$37351
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17185: $auto$alumacc.cc:485:replace_alu$37354
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17191: $auto$alumacc.cc:485:replace_alu$37357
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17197: $auto$alumacc.cc:485:replace_alu$37360
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17203: $auto$alumacc.cc:485:replace_alu$37363
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17209: $auto$alumacc.cc:485:replace_alu$37366
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17215: $auto$alumacc.cc:485:replace_alu$37369
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17221: $auto$alumacc.cc:485:replace_alu$37372
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17227: $auto$alumacc.cc:485:replace_alu$37375
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17233: $auto$alumacc.cc:485:replace_alu$37378
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17239: $auto$alumacc.cc:485:replace_alu$37381
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17245: $auto$alumacc.cc:485:replace_alu$37384
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17251: $auto$alumacc.cc:485:replace_alu$37387
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17257: $auto$alumacc.cc:485:replace_alu$37390
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17263: $auto$alumacc.cc:485:replace_alu$37393
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17269: $auto$alumacc.cc:485:replace_alu$37396
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17275: $auto$alumacc.cc:485:replace_alu$37399
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17281: $auto$alumacc.cc:485:replace_alu$37402
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17287: $auto$alumacc.cc:485:replace_alu$37405
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17293: $auto$alumacc.cc:485:replace_alu$37408
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17299: $auto$alumacc.cc:485:replace_alu$37411
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17305: $auto$alumacc.cc:485:replace_alu$37414
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17311: $auto$alumacc.cc:485:replace_alu$37417
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17317: $auto$alumacc.cc:485:replace_alu$37420
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17323: $auto$alumacc.cc:485:replace_alu$37423
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17329: $auto$alumacc.cc:485:replace_alu$37426
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17335: $auto$alumacc.cc:485:replace_alu$37429
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17341: $auto$alumacc.cc:485:replace_alu$37432
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17347: $auto$alumacc.cc:485:replace_alu$37435
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17353: $auto$alumacc.cc:485:replace_alu$37438
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17359: $auto$alumacc.cc:485:replace_alu$37441
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17365: $auto$alumacc.cc:485:replace_alu$37444
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17371: $auto$alumacc.cc:485:replace_alu$37447
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17377: $auto$alumacc.cc:485:replace_alu$37450
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17383: $auto$alumacc.cc:485:replace_alu$37453
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17389: $auto$alumacc.cc:485:replace_alu$37456
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17395: $auto$alumacc.cc:485:replace_alu$37459
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17401: $auto$alumacc.cc:485:replace_alu$37462
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17407: $auto$alumacc.cc:485:replace_alu$37465
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17413: $auto$alumacc.cc:485:replace_alu$37468
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17419: $auto$alumacc.cc:485:replace_alu$37471
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17425: $auto$alumacc.cc:485:replace_alu$37474
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17431: $auto$alumacc.cc:485:replace_alu$37477
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17437: $auto$alumacc.cc:485:replace_alu$37480
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17443: $auto$alumacc.cc:485:replace_alu$37483
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17449: $auto$alumacc.cc:485:replace_alu$37486
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17455: $auto$alumacc.cc:485:replace_alu$37489
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17461: $auto$alumacc.cc:485:replace_alu$37492
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17467: $auto$alumacc.cc:485:replace_alu$37495
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17473: $auto$alumacc.cc:485:replace_alu$37498
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17479: $auto$alumacc.cc:485:replace_alu$37501
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17485: $auto$alumacc.cc:485:replace_alu$37504
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17491: $auto$alumacc.cc:485:replace_alu$37507
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17497: $auto$alumacc.cc:485:replace_alu$37510
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17503: $auto$alumacc.cc:485:replace_alu$37513
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17509: $auto$alumacc.cc:485:replace_alu$37516
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17515: $auto$alumacc.cc:485:replace_alu$37519
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17521: $auto$alumacc.cc:485:replace_alu$37522
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17527: $auto$alumacc.cc:485:replace_alu$37525
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17533: $auto$alumacc.cc:485:replace_alu$37528
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17539: $auto$alumacc.cc:485:replace_alu$37531
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17545: $auto$alumacc.cc:485:replace_alu$37534
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17557: $auto$alumacc.cc:485:replace_alu$37537
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17563: $auto$alumacc.cc:485:replace_alu$37540
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17569: $auto$alumacc.cc:485:replace_alu$37543
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17575: $auto$alumacc.cc:485:replace_alu$37546
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17581: $auto$alumacc.cc:485:replace_alu$37549
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17587: $auto$alumacc.cc:485:replace_alu$37552
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17593: $auto$alumacc.cc:485:replace_alu$37555
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17599: $auto$alumacc.cc:485:replace_alu$37558
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17605: $auto$alumacc.cc:485:replace_alu$37561
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17611: $auto$alumacc.cc:485:replace_alu$37564
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17617: $auto$alumacc.cc:485:replace_alu$37567
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17623: $auto$alumacc.cc:485:replace_alu$37570
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17629: $auto$alumacc.cc:485:replace_alu$37573
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17635: $auto$alumacc.cc:485:replace_alu$37576
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17641: $auto$alumacc.cc:485:replace_alu$37579
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17647: $auto$alumacc.cc:485:replace_alu$37582
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17653: $auto$alumacc.cc:485:replace_alu$37585
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17659: $auto$alumacc.cc:485:replace_alu$37588
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17665: $auto$alumacc.cc:485:replace_alu$37591
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17671: $auto$alumacc.cc:485:replace_alu$37594
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17677: $auto$alumacc.cc:485:replace_alu$37597
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17683: $auto$alumacc.cc:485:replace_alu$37600
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17689: $auto$alumacc.cc:485:replace_alu$37603
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17695: $auto$alumacc.cc:485:replace_alu$37606
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17701: $auto$alumacc.cc:485:replace_alu$37609
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17707: $auto$alumacc.cc:485:replace_alu$37612
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17713: $auto$alumacc.cc:485:replace_alu$37615
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17719: $auto$alumacc.cc:485:replace_alu$37618
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17725: $auto$alumacc.cc:485:replace_alu$37621
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17731: $auto$alumacc.cc:485:replace_alu$37624
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17737: $auto$alumacc.cc:485:replace_alu$37627
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17743: $auto$alumacc.cc:485:replace_alu$37630
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17749: $auto$alumacc.cc:485:replace_alu$37633
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17755: $auto$alumacc.cc:485:replace_alu$37636
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17761: $auto$alumacc.cc:485:replace_alu$37639
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17767: $auto$alumacc.cc:485:replace_alu$37642
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17773: $auto$alumacc.cc:485:replace_alu$37645
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17779: $auto$alumacc.cc:485:replace_alu$37648
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17785: $auto$alumacc.cc:485:replace_alu$37651
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17791: $auto$alumacc.cc:485:replace_alu$37654
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17797: $auto$alumacc.cc:485:replace_alu$37657
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17803: $auto$alumacc.cc:485:replace_alu$37660
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17809: $auto$alumacc.cc:485:replace_alu$37663
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17815: $auto$alumacc.cc:485:replace_alu$37666
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17821: $auto$alumacc.cc:485:replace_alu$37669
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17827: $auto$alumacc.cc:485:replace_alu$37672
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17833: $auto$alumacc.cc:485:replace_alu$37675
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17839: $auto$alumacc.cc:485:replace_alu$37678
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17845: $auto$alumacc.cc:485:replace_alu$37681
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17851: $auto$alumacc.cc:485:replace_alu$37684
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17857: $auto$alumacc.cc:485:replace_alu$37687
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17863: $auto$alumacc.cc:485:replace_alu$37690
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17869: $auto$alumacc.cc:485:replace_alu$37693
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17875: $auto$alumacc.cc:485:replace_alu$37696
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17881: $auto$alumacc.cc:485:replace_alu$37699
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17887: $auto$alumacc.cc:485:replace_alu$37702
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17893: $auto$alumacc.cc:485:replace_alu$37705
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17899: $auto$alumacc.cc:485:replace_alu$37708
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17905: $auto$alumacc.cc:485:replace_alu$37711
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17911: $auto$alumacc.cc:485:replace_alu$37714
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17917: $auto$alumacc.cc:485:replace_alu$37717
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17923: $auto$alumacc.cc:485:replace_alu$37720
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17929: $auto$alumacc.cc:485:replace_alu$37723
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17935: $auto$alumacc.cc:485:replace_alu$37726
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17941: $auto$alumacc.cc:485:replace_alu$37729
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17947: $auto$alumacc.cc:485:replace_alu$37732
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17953: $auto$alumacc.cc:485:replace_alu$37735
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17959: $auto$alumacc.cc:485:replace_alu$37738
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17965: $auto$alumacc.cc:485:replace_alu$37741
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17971: $auto$alumacc.cc:485:replace_alu$37744
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17977: $auto$alumacc.cc:485:replace_alu$37747
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17983: $auto$alumacc.cc:485:replace_alu$37750
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17989: $auto$alumacc.cc:485:replace_alu$37753
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$17995: $auto$alumacc.cc:485:replace_alu$37756
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18001: $auto$alumacc.cc:485:replace_alu$37759
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18013: $auto$alumacc.cc:485:replace_alu$37762
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18019: $auto$alumacc.cc:485:replace_alu$37765
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18025: $auto$alumacc.cc:485:replace_alu$37768
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18031: $auto$alumacc.cc:485:replace_alu$37771
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18037: $auto$alumacc.cc:485:replace_alu$37774
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18043: $auto$alumacc.cc:485:replace_alu$37777
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18049: $auto$alumacc.cc:485:replace_alu$37780
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18055: $auto$alumacc.cc:485:replace_alu$37783
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18061: $auto$alumacc.cc:485:replace_alu$37786
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18067: $auto$alumacc.cc:485:replace_alu$37789
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18073: $auto$alumacc.cc:485:replace_alu$37792
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18079: $auto$alumacc.cc:485:replace_alu$37795
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18085: $auto$alumacc.cc:485:replace_alu$37798
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18091: $auto$alumacc.cc:485:replace_alu$37801
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18097: $auto$alumacc.cc:485:replace_alu$37804
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18103: $auto$alumacc.cc:485:replace_alu$37807
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18109: $auto$alumacc.cc:485:replace_alu$37810
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18115: $auto$alumacc.cc:485:replace_alu$37813
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18121: $auto$alumacc.cc:485:replace_alu$37816
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18127: $auto$alumacc.cc:485:replace_alu$37819
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18133: $auto$alumacc.cc:485:replace_alu$37822
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18139: $auto$alumacc.cc:485:replace_alu$37825
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18145: $auto$alumacc.cc:485:replace_alu$37828
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18151: $auto$alumacc.cc:485:replace_alu$37831
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18157: $auto$alumacc.cc:485:replace_alu$37834
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18163: $auto$alumacc.cc:485:replace_alu$37837
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18169: $auto$alumacc.cc:485:replace_alu$37840
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18175: $auto$alumacc.cc:485:replace_alu$37843
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18181: $auto$alumacc.cc:485:replace_alu$37846
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18187: $auto$alumacc.cc:485:replace_alu$37849
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18193: $auto$alumacc.cc:485:replace_alu$37852
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18199: $auto$alumacc.cc:485:replace_alu$37855
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18205: $auto$alumacc.cc:485:replace_alu$37858
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18211: $auto$alumacc.cc:485:replace_alu$37861
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18217: $auto$alumacc.cc:485:replace_alu$37864
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18223: $auto$alumacc.cc:485:replace_alu$37867
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18229: $auto$alumacc.cc:485:replace_alu$37870
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18235: $auto$alumacc.cc:485:replace_alu$37873
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18241: $auto$alumacc.cc:485:replace_alu$37876
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18247: $auto$alumacc.cc:485:replace_alu$37879
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18253: $auto$alumacc.cc:485:replace_alu$37882
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18259: $auto$alumacc.cc:485:replace_alu$37885
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18265: $auto$alumacc.cc:485:replace_alu$37888
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18271: $auto$alumacc.cc:485:replace_alu$37891
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18277: $auto$alumacc.cc:485:replace_alu$37894
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18283: $auto$alumacc.cc:485:replace_alu$37897
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18289: $auto$alumacc.cc:485:replace_alu$37900
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18295: $auto$alumacc.cc:485:replace_alu$37903
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18301: $auto$alumacc.cc:485:replace_alu$37906
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18307: $auto$alumacc.cc:485:replace_alu$37909
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18313: $auto$alumacc.cc:485:replace_alu$37912
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18319: $auto$alumacc.cc:485:replace_alu$37915
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18325: $auto$alumacc.cc:485:replace_alu$37918
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18331: $auto$alumacc.cc:485:replace_alu$37921
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18337: $auto$alumacc.cc:485:replace_alu$37924
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18343: $auto$alumacc.cc:485:replace_alu$37927
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18349: $auto$alumacc.cc:485:replace_alu$37930
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18355: $auto$alumacc.cc:485:replace_alu$37933
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18361: $auto$alumacc.cc:485:replace_alu$37936
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18367: $auto$alumacc.cc:485:replace_alu$37939
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18373: $auto$alumacc.cc:485:replace_alu$37942
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18379: $auto$alumacc.cc:485:replace_alu$37945
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18385: $auto$alumacc.cc:485:replace_alu$37948
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18391: $auto$alumacc.cc:485:replace_alu$37951
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18397: $auto$alumacc.cc:485:replace_alu$37954
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18403: $auto$alumacc.cc:485:replace_alu$37957
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18409: $auto$alumacc.cc:485:replace_alu$37960
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18415: $auto$alumacc.cc:485:replace_alu$37963
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18421: $auto$alumacc.cc:485:replace_alu$37966
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18427: $auto$alumacc.cc:485:replace_alu$37969
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18433: $auto$alumacc.cc:485:replace_alu$37972
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18439: $auto$alumacc.cc:485:replace_alu$37975
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18445: $auto$alumacc.cc:485:replace_alu$37978
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18451: $auto$alumacc.cc:485:replace_alu$37981
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18457: $auto$alumacc.cc:485:replace_alu$37984
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18469: $auto$alumacc.cc:485:replace_alu$37987
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18475: $auto$alumacc.cc:485:replace_alu$37990
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18481: $auto$alumacc.cc:485:replace_alu$37993
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18487: $auto$alumacc.cc:485:replace_alu$37996
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18493: $auto$alumacc.cc:485:replace_alu$37999
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18499: $auto$alumacc.cc:485:replace_alu$38002
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18505: $auto$alumacc.cc:485:replace_alu$38005
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18511: $auto$alumacc.cc:485:replace_alu$38008
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18517: $auto$alumacc.cc:485:replace_alu$38011
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18523: $auto$alumacc.cc:485:replace_alu$38014
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18529: $auto$alumacc.cc:485:replace_alu$38017
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18535: $auto$alumacc.cc:485:replace_alu$38020
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18541: $auto$alumacc.cc:485:replace_alu$38023
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18547: $auto$alumacc.cc:485:replace_alu$38026
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18553: $auto$alumacc.cc:485:replace_alu$38029
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18559: $auto$alumacc.cc:485:replace_alu$38032
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18565: $auto$alumacc.cc:485:replace_alu$38035
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18571: $auto$alumacc.cc:485:replace_alu$38038
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18577: $auto$alumacc.cc:485:replace_alu$38041
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18583: $auto$alumacc.cc:485:replace_alu$38044
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18589: $auto$alumacc.cc:485:replace_alu$38047
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18595: $auto$alumacc.cc:485:replace_alu$38050
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18601: $auto$alumacc.cc:485:replace_alu$38053
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18607: $auto$alumacc.cc:485:replace_alu$38056
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18613: $auto$alumacc.cc:485:replace_alu$38059
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18619: $auto$alumacc.cc:485:replace_alu$38062
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18625: $auto$alumacc.cc:485:replace_alu$38065
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18631: $auto$alumacc.cc:485:replace_alu$38068
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18637: $auto$alumacc.cc:485:replace_alu$38071
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18643: $auto$alumacc.cc:485:replace_alu$38074
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18649: $auto$alumacc.cc:485:replace_alu$38077
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18655: $auto$alumacc.cc:485:replace_alu$38080
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18661: $auto$alumacc.cc:485:replace_alu$38083
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18667: $auto$alumacc.cc:485:replace_alu$38086
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18673: $auto$alumacc.cc:485:replace_alu$38089
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18679: $auto$alumacc.cc:485:replace_alu$38092
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18685: $auto$alumacc.cc:485:replace_alu$38095
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18691: $auto$alumacc.cc:485:replace_alu$38098
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18697: $auto$alumacc.cc:485:replace_alu$38101
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18703: $auto$alumacc.cc:485:replace_alu$38104
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18709: $auto$alumacc.cc:485:replace_alu$38107
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18715: $auto$alumacc.cc:485:replace_alu$38110
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18721: $auto$alumacc.cc:485:replace_alu$38113
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18727: $auto$alumacc.cc:485:replace_alu$38116
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18733: $auto$alumacc.cc:485:replace_alu$38119
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18739: $auto$alumacc.cc:485:replace_alu$38122
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18745: $auto$alumacc.cc:485:replace_alu$38125
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18751: $auto$alumacc.cc:485:replace_alu$38128
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18757: $auto$alumacc.cc:485:replace_alu$38131
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18763: $auto$alumacc.cc:485:replace_alu$38134
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18769: $auto$alumacc.cc:485:replace_alu$38137
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18775: $auto$alumacc.cc:485:replace_alu$38140
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18781: $auto$alumacc.cc:485:replace_alu$38143
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18787: $auto$alumacc.cc:485:replace_alu$38146
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18793: $auto$alumacc.cc:485:replace_alu$38149
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18799: $auto$alumacc.cc:485:replace_alu$38152
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18805: $auto$alumacc.cc:485:replace_alu$38155
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18811: $auto$alumacc.cc:485:replace_alu$38158
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18817: $auto$alumacc.cc:485:replace_alu$38161
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18823: $auto$alumacc.cc:485:replace_alu$38164
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18829: $auto$alumacc.cc:485:replace_alu$38167
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18835: $auto$alumacc.cc:485:replace_alu$38170
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18841: $auto$alumacc.cc:485:replace_alu$38173
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18847: $auto$alumacc.cc:485:replace_alu$38176
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18853: $auto$alumacc.cc:485:replace_alu$38179
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18859: $auto$alumacc.cc:485:replace_alu$38182
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18865: $auto$alumacc.cc:485:replace_alu$38185
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18871: $auto$alumacc.cc:485:replace_alu$38188
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18877: $auto$alumacc.cc:485:replace_alu$38191
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18883: $auto$alumacc.cc:485:replace_alu$38194
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18889: $auto$alumacc.cc:485:replace_alu$38197
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18895: $auto$alumacc.cc:485:replace_alu$38200
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18901: $auto$alumacc.cc:485:replace_alu$38203
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18907: $auto$alumacc.cc:485:replace_alu$38206
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18913: $auto$alumacc.cc:485:replace_alu$38209
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18925: $auto$alumacc.cc:485:replace_alu$38212
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18931: $auto$alumacc.cc:485:replace_alu$38215
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18937: $auto$alumacc.cc:485:replace_alu$38218
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18943: $auto$alumacc.cc:485:replace_alu$38221
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18949: $auto$alumacc.cc:485:replace_alu$38224
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18955: $auto$alumacc.cc:485:replace_alu$38227
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18961: $auto$alumacc.cc:485:replace_alu$38230
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18967: $auto$alumacc.cc:485:replace_alu$38233
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18973: $auto$alumacc.cc:485:replace_alu$38236
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18979: $auto$alumacc.cc:485:replace_alu$38239
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18985: $auto$alumacc.cc:485:replace_alu$38242
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18991: $auto$alumacc.cc:485:replace_alu$38245
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$18997: $auto$alumacc.cc:485:replace_alu$38248
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19003: $auto$alumacc.cc:485:replace_alu$38251
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19009: $auto$alumacc.cc:485:replace_alu$38254
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19015: $auto$alumacc.cc:485:replace_alu$38257
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19021: $auto$alumacc.cc:485:replace_alu$38260
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19027: $auto$alumacc.cc:485:replace_alu$38263
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19033: $auto$alumacc.cc:485:replace_alu$38266
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19039: $auto$alumacc.cc:485:replace_alu$38269
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19045: $auto$alumacc.cc:485:replace_alu$38272
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19051: $auto$alumacc.cc:485:replace_alu$38275
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19057: $auto$alumacc.cc:485:replace_alu$38278
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19063: $auto$alumacc.cc:485:replace_alu$38281
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19069: $auto$alumacc.cc:485:replace_alu$38284
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19075: $auto$alumacc.cc:485:replace_alu$38287
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19081: $auto$alumacc.cc:485:replace_alu$38290
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19087: $auto$alumacc.cc:485:replace_alu$38293
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19093: $auto$alumacc.cc:485:replace_alu$38296
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19099: $auto$alumacc.cc:485:replace_alu$38299
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19105: $auto$alumacc.cc:485:replace_alu$38302
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19111: $auto$alumacc.cc:485:replace_alu$38305
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19117: $auto$alumacc.cc:485:replace_alu$38308
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19123: $auto$alumacc.cc:485:replace_alu$38311
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19129: $auto$alumacc.cc:485:replace_alu$38314
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19135: $auto$alumacc.cc:485:replace_alu$38317
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19141: $auto$alumacc.cc:485:replace_alu$38320
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19147: $auto$alumacc.cc:485:replace_alu$38323
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19153: $auto$alumacc.cc:485:replace_alu$38326
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19159: $auto$alumacc.cc:485:replace_alu$38329
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19165: $auto$alumacc.cc:485:replace_alu$38332
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19171: $auto$alumacc.cc:485:replace_alu$38335
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19177: $auto$alumacc.cc:485:replace_alu$38338
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19183: $auto$alumacc.cc:485:replace_alu$38341
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19189: $auto$alumacc.cc:485:replace_alu$38344
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19195: $auto$alumacc.cc:485:replace_alu$38347
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19201: $auto$alumacc.cc:485:replace_alu$38350
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19207: $auto$alumacc.cc:485:replace_alu$38353
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19213: $auto$alumacc.cc:485:replace_alu$38356
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19219: $auto$alumacc.cc:485:replace_alu$38359
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19225: $auto$alumacc.cc:485:replace_alu$38362
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19231: $auto$alumacc.cc:485:replace_alu$38365
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19237: $auto$alumacc.cc:485:replace_alu$38368
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19243: $auto$alumacc.cc:485:replace_alu$38371
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19249: $auto$alumacc.cc:485:replace_alu$38374
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19255: $auto$alumacc.cc:485:replace_alu$38377
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19261: $auto$alumacc.cc:485:replace_alu$38380
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19267: $auto$alumacc.cc:485:replace_alu$38383
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19273: $auto$alumacc.cc:485:replace_alu$38386
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19279: $auto$alumacc.cc:485:replace_alu$38389
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19285: $auto$alumacc.cc:485:replace_alu$38392
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19291: $auto$alumacc.cc:485:replace_alu$38395
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19297: $auto$alumacc.cc:485:replace_alu$38398
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19303: $auto$alumacc.cc:485:replace_alu$38401
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19309: $auto$alumacc.cc:485:replace_alu$38404
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19315: $auto$alumacc.cc:485:replace_alu$38407
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19321: $auto$alumacc.cc:485:replace_alu$38410
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19327: $auto$alumacc.cc:485:replace_alu$38413
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19333: $auto$alumacc.cc:485:replace_alu$38416
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19339: $auto$alumacc.cc:485:replace_alu$38419
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19345: $auto$alumacc.cc:485:replace_alu$38422
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19351: $auto$alumacc.cc:485:replace_alu$38425
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19357: $auto$alumacc.cc:485:replace_alu$38428
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19363: $auto$alumacc.cc:485:replace_alu$38431
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19369: $auto$alumacc.cc:485:replace_alu$38434
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19381: $auto$alumacc.cc:485:replace_alu$38437
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19387: $auto$alumacc.cc:485:replace_alu$38440
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19393: $auto$alumacc.cc:485:replace_alu$38443
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19399: $auto$alumacc.cc:485:replace_alu$38446
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19405: $auto$alumacc.cc:485:replace_alu$38449
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19411: $auto$alumacc.cc:485:replace_alu$38452
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19417: $auto$alumacc.cc:485:replace_alu$38455
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19423: $auto$alumacc.cc:485:replace_alu$38458
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19429: $auto$alumacc.cc:485:replace_alu$38461
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19435: $auto$alumacc.cc:485:replace_alu$38464
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19441: $auto$alumacc.cc:485:replace_alu$38467
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19447: $auto$alumacc.cc:485:replace_alu$38470
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19453: $auto$alumacc.cc:485:replace_alu$38473
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19459: $auto$alumacc.cc:485:replace_alu$38476
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19465: $auto$alumacc.cc:485:replace_alu$38479
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19471: $auto$alumacc.cc:485:replace_alu$38482
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19477: $auto$alumacc.cc:485:replace_alu$38485
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19483: $auto$alumacc.cc:485:replace_alu$38488
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19489: $auto$alumacc.cc:485:replace_alu$38491
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19495: $auto$alumacc.cc:485:replace_alu$38494
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19501: $auto$alumacc.cc:485:replace_alu$38497
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19507: $auto$alumacc.cc:485:replace_alu$38500
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19513: $auto$alumacc.cc:485:replace_alu$38503
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19519: $auto$alumacc.cc:485:replace_alu$38506
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19525: $auto$alumacc.cc:485:replace_alu$38509
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19531: $auto$alumacc.cc:485:replace_alu$38512
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19537: $auto$alumacc.cc:485:replace_alu$38515
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19543: $auto$alumacc.cc:485:replace_alu$38518
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19549: $auto$alumacc.cc:485:replace_alu$38521
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19555: $auto$alumacc.cc:485:replace_alu$38524
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19561: $auto$alumacc.cc:485:replace_alu$38527
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19567: $auto$alumacc.cc:485:replace_alu$38530
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19573: $auto$alumacc.cc:485:replace_alu$38533
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19579: $auto$alumacc.cc:485:replace_alu$38536
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19585: $auto$alumacc.cc:485:replace_alu$38539
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19591: $auto$alumacc.cc:485:replace_alu$38542
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19597: $auto$alumacc.cc:485:replace_alu$38545
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19603: $auto$alumacc.cc:485:replace_alu$38548
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19609: $auto$alumacc.cc:485:replace_alu$38551
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19615: $auto$alumacc.cc:485:replace_alu$38554
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19621: $auto$alumacc.cc:485:replace_alu$38557
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19627: $auto$alumacc.cc:485:replace_alu$38560
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19633: $auto$alumacc.cc:485:replace_alu$38563
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19639: $auto$alumacc.cc:485:replace_alu$38566
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19645: $auto$alumacc.cc:485:replace_alu$38569
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19651: $auto$alumacc.cc:485:replace_alu$38572
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19657: $auto$alumacc.cc:485:replace_alu$38575
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19663: $auto$alumacc.cc:485:replace_alu$38578
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19669: $auto$alumacc.cc:485:replace_alu$38581
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19675: $auto$alumacc.cc:485:replace_alu$38584
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19681: $auto$alumacc.cc:485:replace_alu$38587
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19687: $auto$alumacc.cc:485:replace_alu$38590
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19693: $auto$alumacc.cc:485:replace_alu$38593
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19699: $auto$alumacc.cc:485:replace_alu$38596
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19705: $auto$alumacc.cc:485:replace_alu$38599
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19711: $auto$alumacc.cc:485:replace_alu$38602
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19717: $auto$alumacc.cc:485:replace_alu$38605
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19723: $auto$alumacc.cc:485:replace_alu$38608
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19729: $auto$alumacc.cc:485:replace_alu$38611
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19735: $auto$alumacc.cc:485:replace_alu$38614
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19741: $auto$alumacc.cc:485:replace_alu$38617
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19747: $auto$alumacc.cc:485:replace_alu$38620
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19753: $auto$alumacc.cc:485:replace_alu$38623
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19759: $auto$alumacc.cc:485:replace_alu$38626
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19765: $auto$alumacc.cc:485:replace_alu$38629
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19771: $auto$alumacc.cc:485:replace_alu$38632
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19777: $auto$alumacc.cc:485:replace_alu$38635
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19783: $auto$alumacc.cc:485:replace_alu$38638
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19789: $auto$alumacc.cc:485:replace_alu$38641
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19795: $auto$alumacc.cc:485:replace_alu$38644
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19801: $auto$alumacc.cc:485:replace_alu$38647
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19807: $auto$alumacc.cc:485:replace_alu$38650
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19813: $auto$alumacc.cc:485:replace_alu$38653
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19819: $auto$alumacc.cc:485:replace_alu$38656
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19825: $auto$alumacc.cc:485:replace_alu$38659
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19837: $auto$alumacc.cc:485:replace_alu$38662
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19843: $auto$alumacc.cc:485:replace_alu$38665
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19849: $auto$alumacc.cc:485:replace_alu$38668
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19855: $auto$alumacc.cc:485:replace_alu$38671
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19861: $auto$alumacc.cc:485:replace_alu$38674
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19867: $auto$alumacc.cc:485:replace_alu$38677
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19873: $auto$alumacc.cc:485:replace_alu$38680
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19879: $auto$alumacc.cc:485:replace_alu$38683
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19885: $auto$alumacc.cc:485:replace_alu$38686
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19891: $auto$alumacc.cc:485:replace_alu$38689
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19897: $auto$alumacc.cc:485:replace_alu$38692
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19903: $auto$alumacc.cc:485:replace_alu$38695
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19909: $auto$alumacc.cc:485:replace_alu$38698
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19915: $auto$alumacc.cc:485:replace_alu$38701
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19921: $auto$alumacc.cc:485:replace_alu$38704
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19927: $auto$alumacc.cc:485:replace_alu$38707
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19933: $auto$alumacc.cc:485:replace_alu$38710
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19939: $auto$alumacc.cc:485:replace_alu$38713
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19945: $auto$alumacc.cc:485:replace_alu$38716
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19951: $auto$alumacc.cc:485:replace_alu$38719
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19957: $auto$alumacc.cc:485:replace_alu$38722
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19963: $auto$alumacc.cc:485:replace_alu$38725
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19969: $auto$alumacc.cc:485:replace_alu$38728
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19975: $auto$alumacc.cc:485:replace_alu$38731
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19981: $auto$alumacc.cc:485:replace_alu$38734
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19987: $auto$alumacc.cc:485:replace_alu$38737
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19993: $auto$alumacc.cc:485:replace_alu$38740
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$19999: $auto$alumacc.cc:485:replace_alu$38743
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20005: $auto$alumacc.cc:485:replace_alu$38746
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20011: $auto$alumacc.cc:485:replace_alu$38749
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20017: $auto$alumacc.cc:485:replace_alu$38752
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20023: $auto$alumacc.cc:485:replace_alu$38755
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20029: $auto$alumacc.cc:485:replace_alu$38758
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20035: $auto$alumacc.cc:485:replace_alu$38761
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20041: $auto$alumacc.cc:485:replace_alu$38764
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20047: $auto$alumacc.cc:485:replace_alu$38767
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20053: $auto$alumacc.cc:485:replace_alu$38770
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20059: $auto$alumacc.cc:485:replace_alu$38773
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20065: $auto$alumacc.cc:485:replace_alu$38776
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20071: $auto$alumacc.cc:485:replace_alu$38779
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20077: $auto$alumacc.cc:485:replace_alu$38782
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20083: $auto$alumacc.cc:485:replace_alu$38785
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20089: $auto$alumacc.cc:485:replace_alu$38788
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20095: $auto$alumacc.cc:485:replace_alu$38791
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20101: $auto$alumacc.cc:485:replace_alu$38794
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20107: $auto$alumacc.cc:485:replace_alu$38797
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20113: $auto$alumacc.cc:485:replace_alu$38800
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20119: $auto$alumacc.cc:485:replace_alu$38803
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20125: $auto$alumacc.cc:485:replace_alu$38806
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20131: $auto$alumacc.cc:485:replace_alu$38809
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20137: $auto$alumacc.cc:485:replace_alu$38812
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20143: $auto$alumacc.cc:485:replace_alu$38815
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20149: $auto$alumacc.cc:485:replace_alu$38818
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20155: $auto$alumacc.cc:485:replace_alu$38821
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20161: $auto$alumacc.cc:485:replace_alu$38824
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20167: $auto$alumacc.cc:485:replace_alu$38827
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20173: $auto$alumacc.cc:485:replace_alu$38830
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20179: $auto$alumacc.cc:485:replace_alu$38833
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20185: $auto$alumacc.cc:485:replace_alu$38836
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20191: $auto$alumacc.cc:485:replace_alu$38839
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20197: $auto$alumacc.cc:485:replace_alu$38842
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20203: $auto$alumacc.cc:485:replace_alu$38845
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20209: $auto$alumacc.cc:485:replace_alu$38848
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20215: $auto$alumacc.cc:485:replace_alu$38851
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20221: $auto$alumacc.cc:485:replace_alu$38854
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20227: $auto$alumacc.cc:485:replace_alu$38857
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20233: $auto$alumacc.cc:485:replace_alu$38860
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20239: $auto$alumacc.cc:485:replace_alu$38863
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20245: $auto$alumacc.cc:485:replace_alu$38866
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20251: $auto$alumacc.cc:485:replace_alu$38869
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20257: $auto$alumacc.cc:485:replace_alu$38872
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20263: $auto$alumacc.cc:485:replace_alu$38875
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20269: $auto$alumacc.cc:485:replace_alu$38878
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20275: $auto$alumacc.cc:485:replace_alu$38881
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20281: $auto$alumacc.cc:485:replace_alu$38884
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20293: $auto$alumacc.cc:485:replace_alu$38887
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20299: $auto$alumacc.cc:485:replace_alu$38890
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20305: $auto$alumacc.cc:485:replace_alu$38893
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20311: $auto$alumacc.cc:485:replace_alu$38896
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20317: $auto$alumacc.cc:485:replace_alu$38899
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20323: $auto$alumacc.cc:485:replace_alu$38902
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20329: $auto$alumacc.cc:485:replace_alu$38905
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20335: $auto$alumacc.cc:485:replace_alu$38908
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20341: $auto$alumacc.cc:485:replace_alu$38911
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20347: $auto$alumacc.cc:485:replace_alu$38914
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20353: $auto$alumacc.cc:485:replace_alu$38917
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20359: $auto$alumacc.cc:485:replace_alu$38920
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20365: $auto$alumacc.cc:485:replace_alu$38923
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20371: $auto$alumacc.cc:485:replace_alu$38926
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20377: $auto$alumacc.cc:485:replace_alu$38929
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20383: $auto$alumacc.cc:485:replace_alu$38932
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20389: $auto$alumacc.cc:485:replace_alu$38935
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20395: $auto$alumacc.cc:485:replace_alu$38938
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20401: $auto$alumacc.cc:485:replace_alu$38941
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20407: $auto$alumacc.cc:485:replace_alu$38944
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20413: $auto$alumacc.cc:485:replace_alu$38947
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20419: $auto$alumacc.cc:485:replace_alu$38950
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20425: $auto$alumacc.cc:485:replace_alu$38953
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20431: $auto$alumacc.cc:485:replace_alu$38956
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20437: $auto$alumacc.cc:485:replace_alu$38959
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20443: $auto$alumacc.cc:485:replace_alu$38962
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20449: $auto$alumacc.cc:485:replace_alu$38965
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20455: $auto$alumacc.cc:485:replace_alu$38968
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20461: $auto$alumacc.cc:485:replace_alu$38971
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20467: $auto$alumacc.cc:485:replace_alu$38974
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20473: $auto$alumacc.cc:485:replace_alu$38977
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20479: $auto$alumacc.cc:485:replace_alu$38980
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20485: $auto$alumacc.cc:485:replace_alu$38983
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20491: $auto$alumacc.cc:485:replace_alu$38986
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20497: $auto$alumacc.cc:485:replace_alu$38989
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20503: $auto$alumacc.cc:485:replace_alu$38992
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20509: $auto$alumacc.cc:485:replace_alu$38995
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20515: $auto$alumacc.cc:485:replace_alu$38998
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20521: $auto$alumacc.cc:485:replace_alu$39001
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20527: $auto$alumacc.cc:485:replace_alu$39004
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20533: $auto$alumacc.cc:485:replace_alu$39007
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20539: $auto$alumacc.cc:485:replace_alu$39010
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20545: $auto$alumacc.cc:485:replace_alu$39013
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20551: $auto$alumacc.cc:485:replace_alu$39016
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20557: $auto$alumacc.cc:485:replace_alu$39019
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20563: $auto$alumacc.cc:485:replace_alu$39022
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20569: $auto$alumacc.cc:485:replace_alu$39025
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20575: $auto$alumacc.cc:485:replace_alu$39028
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20581: $auto$alumacc.cc:485:replace_alu$39031
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20587: $auto$alumacc.cc:485:replace_alu$39034
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20593: $auto$alumacc.cc:485:replace_alu$39037
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20599: $auto$alumacc.cc:485:replace_alu$39040
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20605: $auto$alumacc.cc:485:replace_alu$39043
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20611: $auto$alumacc.cc:485:replace_alu$39046
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20617: $auto$alumacc.cc:485:replace_alu$39049
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20623: $auto$alumacc.cc:485:replace_alu$39052
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20629: $auto$alumacc.cc:485:replace_alu$39055
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20635: $auto$alumacc.cc:485:replace_alu$39058
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20641: $auto$alumacc.cc:485:replace_alu$39061
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20647: $auto$alumacc.cc:485:replace_alu$39064
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20653: $auto$alumacc.cc:485:replace_alu$39067
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20659: $auto$alumacc.cc:485:replace_alu$39070
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20665: $auto$alumacc.cc:485:replace_alu$39073
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20671: $auto$alumacc.cc:485:replace_alu$39076
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20677: $auto$alumacc.cc:485:replace_alu$39079
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20683: $auto$alumacc.cc:485:replace_alu$39082
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20689: $auto$alumacc.cc:485:replace_alu$39085
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20695: $auto$alumacc.cc:485:replace_alu$39088
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20701: $auto$alumacc.cc:485:replace_alu$39091
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20707: $auto$alumacc.cc:485:replace_alu$39094
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20713: $auto$alumacc.cc:485:replace_alu$39097
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20719: $auto$alumacc.cc:485:replace_alu$39100
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20725: $auto$alumacc.cc:485:replace_alu$39103
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20731: $auto$alumacc.cc:485:replace_alu$39106
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20737: $auto$alumacc.cc:485:replace_alu$39109
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20749: $auto$alumacc.cc:485:replace_alu$39112
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20755: $auto$alumacc.cc:485:replace_alu$39115
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20761: $auto$alumacc.cc:485:replace_alu$39118
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20767: $auto$alumacc.cc:485:replace_alu$39121
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20773: $auto$alumacc.cc:485:replace_alu$39124
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20779: $auto$alumacc.cc:485:replace_alu$39127
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20785: $auto$alumacc.cc:485:replace_alu$39130
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20791: $auto$alumacc.cc:485:replace_alu$39133
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20797: $auto$alumacc.cc:485:replace_alu$39136
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20803: $auto$alumacc.cc:485:replace_alu$39139
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20809: $auto$alumacc.cc:485:replace_alu$39142
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20815: $auto$alumacc.cc:485:replace_alu$39145
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20821: $auto$alumacc.cc:485:replace_alu$39148
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20827: $auto$alumacc.cc:485:replace_alu$39151
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20833: $auto$alumacc.cc:485:replace_alu$39154
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20839: $auto$alumacc.cc:485:replace_alu$39157
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20845: $auto$alumacc.cc:485:replace_alu$39160
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20851: $auto$alumacc.cc:485:replace_alu$39163
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20857: $auto$alumacc.cc:485:replace_alu$39166
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20863: $auto$alumacc.cc:485:replace_alu$39169
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20869: $auto$alumacc.cc:485:replace_alu$39172
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20875: $auto$alumacc.cc:485:replace_alu$39175
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20881: $auto$alumacc.cc:485:replace_alu$39178
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20887: $auto$alumacc.cc:485:replace_alu$39181
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20893: $auto$alumacc.cc:485:replace_alu$39184
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20899: $auto$alumacc.cc:485:replace_alu$39187
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20905: $auto$alumacc.cc:485:replace_alu$39190
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20911: $auto$alumacc.cc:485:replace_alu$39193
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20917: $auto$alumacc.cc:485:replace_alu$39196
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20923: $auto$alumacc.cc:485:replace_alu$39199
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20929: $auto$alumacc.cc:485:replace_alu$39202
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20935: $auto$alumacc.cc:485:replace_alu$39205
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20941: $auto$alumacc.cc:485:replace_alu$39208
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20947: $auto$alumacc.cc:485:replace_alu$39211
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20953: $auto$alumacc.cc:485:replace_alu$39214
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20959: $auto$alumacc.cc:485:replace_alu$39217
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20965: $auto$alumacc.cc:485:replace_alu$39220
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20971: $auto$alumacc.cc:485:replace_alu$39223
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20977: $auto$alumacc.cc:485:replace_alu$39226
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20983: $auto$alumacc.cc:485:replace_alu$39229
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20989: $auto$alumacc.cc:485:replace_alu$39232
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$20995: $auto$alumacc.cc:485:replace_alu$39235
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21001: $auto$alumacc.cc:485:replace_alu$39238
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21007: $auto$alumacc.cc:485:replace_alu$39241
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21013: $auto$alumacc.cc:485:replace_alu$39244
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21019: $auto$alumacc.cc:485:replace_alu$39247
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21025: $auto$alumacc.cc:485:replace_alu$39250
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21031: $auto$alumacc.cc:485:replace_alu$39253
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21037: $auto$alumacc.cc:485:replace_alu$39256
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21043: $auto$alumacc.cc:485:replace_alu$39259
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21049: $auto$alumacc.cc:485:replace_alu$39262
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21055: $auto$alumacc.cc:485:replace_alu$39265
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21061: $auto$alumacc.cc:485:replace_alu$39268
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21067: $auto$alumacc.cc:485:replace_alu$39271
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21073: $auto$alumacc.cc:485:replace_alu$39274
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21079: $auto$alumacc.cc:485:replace_alu$39277
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21085: $auto$alumacc.cc:485:replace_alu$39280
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21091: $auto$alumacc.cc:485:replace_alu$39283
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21097: $auto$alumacc.cc:485:replace_alu$39286
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21103: $auto$alumacc.cc:485:replace_alu$39289
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21109: $auto$alumacc.cc:485:replace_alu$39292
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21115: $auto$alumacc.cc:485:replace_alu$39295
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21121: $auto$alumacc.cc:485:replace_alu$39298
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21127: $auto$alumacc.cc:485:replace_alu$39301
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21133: $auto$alumacc.cc:485:replace_alu$39304
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21139: $auto$alumacc.cc:485:replace_alu$39307
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21145: $auto$alumacc.cc:485:replace_alu$39310
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21151: $auto$alumacc.cc:485:replace_alu$39313
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21157: $auto$alumacc.cc:485:replace_alu$39316
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21163: $auto$alumacc.cc:485:replace_alu$39319
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21169: $auto$alumacc.cc:485:replace_alu$39322
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21175: $auto$alumacc.cc:485:replace_alu$39325
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21181: $auto$alumacc.cc:485:replace_alu$39328
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21187: $auto$alumacc.cc:485:replace_alu$39331
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21193: $auto$alumacc.cc:485:replace_alu$39334
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21205: $auto$alumacc.cc:485:replace_alu$39337
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21211: $auto$alumacc.cc:485:replace_alu$39340
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21217: $auto$alumacc.cc:485:replace_alu$39343
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21223: $auto$alumacc.cc:485:replace_alu$39346
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21229: $auto$alumacc.cc:485:replace_alu$39349
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21235: $auto$alumacc.cc:485:replace_alu$39352
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21241: $auto$alumacc.cc:485:replace_alu$39355
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21247: $auto$alumacc.cc:485:replace_alu$39358
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21253: $auto$alumacc.cc:485:replace_alu$39361
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21259: $auto$alumacc.cc:485:replace_alu$39364
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21265: $auto$alumacc.cc:485:replace_alu$39367
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21271: $auto$alumacc.cc:485:replace_alu$39370
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21277: $auto$alumacc.cc:485:replace_alu$39373
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21283: $auto$alumacc.cc:485:replace_alu$39376
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21289: $auto$alumacc.cc:485:replace_alu$39379
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21295: $auto$alumacc.cc:485:replace_alu$39382
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21301: $auto$alumacc.cc:485:replace_alu$39385
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21307: $auto$alumacc.cc:485:replace_alu$39388
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21313: $auto$alumacc.cc:485:replace_alu$39391
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21319: $auto$alumacc.cc:485:replace_alu$39394
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21325: $auto$alumacc.cc:485:replace_alu$39397
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21331: $auto$alumacc.cc:485:replace_alu$39400
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21337: $auto$alumacc.cc:485:replace_alu$39403
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21343: $auto$alumacc.cc:485:replace_alu$39406
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21349: $auto$alumacc.cc:485:replace_alu$39409
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21355: $auto$alumacc.cc:485:replace_alu$39412
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21361: $auto$alumacc.cc:485:replace_alu$39415
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21367: $auto$alumacc.cc:485:replace_alu$39418
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21373: $auto$alumacc.cc:485:replace_alu$39421
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21379: $auto$alumacc.cc:485:replace_alu$39424
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21385: $auto$alumacc.cc:485:replace_alu$39427
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21391: $auto$alumacc.cc:485:replace_alu$39430
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21397: $auto$alumacc.cc:485:replace_alu$39433
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21403: $auto$alumacc.cc:485:replace_alu$39436
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21409: $auto$alumacc.cc:485:replace_alu$39439
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21415: $auto$alumacc.cc:485:replace_alu$39442
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21421: $auto$alumacc.cc:485:replace_alu$39445
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21427: $auto$alumacc.cc:485:replace_alu$39448
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21433: $auto$alumacc.cc:485:replace_alu$39451
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21439: $auto$alumacc.cc:485:replace_alu$39454
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21445: $auto$alumacc.cc:485:replace_alu$39457
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21451: $auto$alumacc.cc:485:replace_alu$39460
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21457: $auto$alumacc.cc:485:replace_alu$39463
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21463: $auto$alumacc.cc:485:replace_alu$39466
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21469: $auto$alumacc.cc:485:replace_alu$39469
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21475: $auto$alumacc.cc:485:replace_alu$39472
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21481: $auto$alumacc.cc:485:replace_alu$39475
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21487: $auto$alumacc.cc:485:replace_alu$39478
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21493: $auto$alumacc.cc:485:replace_alu$39481
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21499: $auto$alumacc.cc:485:replace_alu$39484
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21505: $auto$alumacc.cc:485:replace_alu$39487
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21511: $auto$alumacc.cc:485:replace_alu$39490
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21517: $auto$alumacc.cc:485:replace_alu$39493
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21523: $auto$alumacc.cc:485:replace_alu$39496
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21529: $auto$alumacc.cc:485:replace_alu$39499
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21535: $auto$alumacc.cc:485:replace_alu$39502
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21541: $auto$alumacc.cc:485:replace_alu$39505
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21547: $auto$alumacc.cc:485:replace_alu$39508
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21553: $auto$alumacc.cc:485:replace_alu$39511
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21559: $auto$alumacc.cc:485:replace_alu$39514
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21565: $auto$alumacc.cc:485:replace_alu$39517
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21571: $auto$alumacc.cc:485:replace_alu$39520
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21577: $auto$alumacc.cc:485:replace_alu$39523
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21583: $auto$alumacc.cc:485:replace_alu$39526
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21589: $auto$alumacc.cc:485:replace_alu$39529
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21595: $auto$alumacc.cc:485:replace_alu$39532
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21601: $auto$alumacc.cc:485:replace_alu$39535
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21607: $auto$alumacc.cc:485:replace_alu$39538
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21613: $auto$alumacc.cc:485:replace_alu$39541
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21619: $auto$alumacc.cc:485:replace_alu$39544
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21625: $auto$alumacc.cc:485:replace_alu$39547
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21631: $auto$alumacc.cc:485:replace_alu$39550
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21637: $auto$alumacc.cc:485:replace_alu$39553
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21643: $auto$alumacc.cc:485:replace_alu$39556
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21649: $auto$alumacc.cc:485:replace_alu$39559
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21661: $auto$alumacc.cc:485:replace_alu$39562
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21667: $auto$alumacc.cc:485:replace_alu$39565
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21673: $auto$alumacc.cc:485:replace_alu$39568
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21679: $auto$alumacc.cc:485:replace_alu$39571
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21685: $auto$alumacc.cc:485:replace_alu$39574
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21691: $auto$alumacc.cc:485:replace_alu$39577
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21697: $auto$alumacc.cc:485:replace_alu$39580
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21703: $auto$alumacc.cc:485:replace_alu$39583
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21709: $auto$alumacc.cc:485:replace_alu$39586
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21715: $auto$alumacc.cc:485:replace_alu$39589
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21721: $auto$alumacc.cc:485:replace_alu$39592
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21727: $auto$alumacc.cc:485:replace_alu$39595
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21733: $auto$alumacc.cc:485:replace_alu$39598
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21739: $auto$alumacc.cc:485:replace_alu$39601
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21745: $auto$alumacc.cc:485:replace_alu$39604
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21751: $auto$alumacc.cc:485:replace_alu$39607
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21757: $auto$alumacc.cc:485:replace_alu$39610
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21763: $auto$alumacc.cc:485:replace_alu$39613
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21769: $auto$alumacc.cc:485:replace_alu$39616
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21775: $auto$alumacc.cc:485:replace_alu$39619
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21781: $auto$alumacc.cc:485:replace_alu$39622
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21787: $auto$alumacc.cc:485:replace_alu$39625
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21793: $auto$alumacc.cc:485:replace_alu$39628
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21799: $auto$alumacc.cc:485:replace_alu$39631
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21805: $auto$alumacc.cc:485:replace_alu$39634
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21811: $auto$alumacc.cc:485:replace_alu$39637
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21817: $auto$alumacc.cc:485:replace_alu$39640
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21823: $auto$alumacc.cc:485:replace_alu$39643
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21829: $auto$alumacc.cc:485:replace_alu$39646
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21835: $auto$alumacc.cc:485:replace_alu$39649
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21841: $auto$alumacc.cc:485:replace_alu$39652
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21847: $auto$alumacc.cc:485:replace_alu$39655
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21853: $auto$alumacc.cc:485:replace_alu$39658
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21859: $auto$alumacc.cc:485:replace_alu$39661
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21865: $auto$alumacc.cc:485:replace_alu$39664
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21871: $auto$alumacc.cc:485:replace_alu$39667
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21877: $auto$alumacc.cc:485:replace_alu$39670
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21883: $auto$alumacc.cc:485:replace_alu$39673
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21889: $auto$alumacc.cc:485:replace_alu$39676
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21895: $auto$alumacc.cc:485:replace_alu$39679
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21901: $auto$alumacc.cc:485:replace_alu$39682
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21907: $auto$alumacc.cc:485:replace_alu$39685
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21913: $auto$alumacc.cc:485:replace_alu$39688
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21919: $auto$alumacc.cc:485:replace_alu$39691
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21925: $auto$alumacc.cc:485:replace_alu$39694
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21931: $auto$alumacc.cc:485:replace_alu$39697
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21937: $auto$alumacc.cc:485:replace_alu$39700
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21943: $auto$alumacc.cc:485:replace_alu$39703
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21949: $auto$alumacc.cc:485:replace_alu$39706
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21955: $auto$alumacc.cc:485:replace_alu$39709
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21961: $auto$alumacc.cc:485:replace_alu$39712
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21967: $auto$alumacc.cc:485:replace_alu$39715
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21973: $auto$alumacc.cc:485:replace_alu$39718
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21979: $auto$alumacc.cc:485:replace_alu$39721
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21985: $auto$alumacc.cc:485:replace_alu$39724
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21991: $auto$alumacc.cc:485:replace_alu$39727
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$21997: $auto$alumacc.cc:485:replace_alu$39730
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22003: $auto$alumacc.cc:485:replace_alu$39733
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22009: $auto$alumacc.cc:485:replace_alu$39736
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22015: $auto$alumacc.cc:485:replace_alu$39739
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22021: $auto$alumacc.cc:485:replace_alu$39742
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22027: $auto$alumacc.cc:485:replace_alu$39745
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22033: $auto$alumacc.cc:485:replace_alu$39748
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22039: $auto$alumacc.cc:485:replace_alu$39751
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22045: $auto$alumacc.cc:485:replace_alu$39754
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22051: $auto$alumacc.cc:485:replace_alu$39757
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22057: $auto$alumacc.cc:485:replace_alu$39760
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22063: $auto$alumacc.cc:485:replace_alu$39763
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22069: $auto$alumacc.cc:485:replace_alu$39766
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22075: $auto$alumacc.cc:485:replace_alu$39769
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22081: $auto$alumacc.cc:485:replace_alu$39772
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22087: $auto$alumacc.cc:485:replace_alu$39775
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22093: $auto$alumacc.cc:485:replace_alu$39778
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22099: $auto$alumacc.cc:485:replace_alu$39781
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:45$22105: $auto$alumacc.cc:485:replace_alu$39784
  created 2416 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58:
  creating $macc model for $add$../source/detect_preamble/preamble_detector.v:141$249 ($add).
  creating $alu model for $macc $add$../source/detect_preamble/preamble_detector.v:141$249.
  creating $alu model for $ge$../source/detect_preamble/preamble_detector.v:46$198 ($ge): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$207 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$208 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$209 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$210 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$211 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$212 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$213 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$214 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$215 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$216 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$217 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$218 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$219 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$220 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$221 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:82$222 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:96$228 ($gt): new $alu
  creating $alu model for $le$../source/detect_preamble/preamble_detector.v:47$199 ($le): new $alu
  creating $alu cell for $le$../source/detect_preamble/preamble_detector.v:47$199: $auto$alumacc.cc:485:replace_alu$39806
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:96$228: $auto$alumacc.cc:485:replace_alu$39819
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$222: $auto$alumacc.cc:485:replace_alu$39824
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$221: $auto$alumacc.cc:485:replace_alu$39835
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$220: $auto$alumacc.cc:485:replace_alu$39846
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$219: $auto$alumacc.cc:485:replace_alu$39857
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$218: $auto$alumacc.cc:485:replace_alu$39868
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$217: $auto$alumacc.cc:485:replace_alu$39879
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$216: $auto$alumacc.cc:485:replace_alu$39890
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$215: $auto$alumacc.cc:485:replace_alu$39901
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$214: $auto$alumacc.cc:485:replace_alu$39912
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$213: $auto$alumacc.cc:485:replace_alu$39923
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$212: $auto$alumacc.cc:485:replace_alu$39934
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$211: $auto$alumacc.cc:485:replace_alu$39945
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$210: $auto$alumacc.cc:485:replace_alu$39956
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$209: $auto$alumacc.cc:485:replace_alu$39967
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$208: $auto$alumacc.cc:485:replace_alu$39978
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:82$207: $auto$alumacc.cc:485:replace_alu$39989
  creating $alu cell for $ge$../source/detect_preamble/preamble_detector.v:46$198: $auto$alumacc.cc:485:replace_alu$39994
  creating $alu cell for $add$../source/detect_preamble/preamble_detector.v:141$249: $auto$alumacc.cc:485:replace_alu$40003
  created 20 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sampler\N=3:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\strb_gen\N=3:
  creating $macc model for $add$../source/clk/strb_gen.v:22$22114 ($add).
  creating $alu model for $macc $add$../source/clk/strb_gen.v:22$22114.
  creating $alu cell for $add$../source/clk/strb_gen.v:22$22114: $auto$alumacc.cc:485:replace_alu$40006
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1:
  creating $macc model for $add$../source/fifo/sync_fifo.v:34$304 ($add).
  creating $macc model for $add$../source/fifo/sync_fifo.v:47$313 ($add).
  creating $macc model for $add$../source/fifo/sync_fifo.v:49$316 ($add).
  creating $alu model for $macc $add$../source/fifo/sync_fifo.v:49$316.
  creating $alu model for $macc $add$../source/fifo/sync_fifo.v:47$313.
  creating $alu model for $macc $add$../source/fifo/sync_fifo.v:34$304.
  creating $alu model for $ge$../source/fifo/sync_fifo.v:35$306 ($ge): new $alu
  creating $alu cell for $ge$../source/fifo/sync_fifo.v:35$306: $auto$alumacc.cc:485:replace_alu$40010
  creating $alu cell for $add$../source/fifo/sync_fifo.v:34$304: $auto$alumacc.cc:485:replace_alu$40023
  creating $alu cell for $add$../source/fifo/sync_fifo.v:47$313: $auto$alumacc.cc:485:replace_alu$40026
  creating $alu cell for $add$../source/fifo/sync_fifo.v:49$316: $auto$alumacc.cc:485:replace_alu$40029
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module crc16:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module crc5:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pll:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

3.16. Executing OPT pass (performing simple optimizations).

3.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
<suppressed ~31 debug messages>
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 1 cells.

3.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1304 debug messages>

3.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 16 unused cells and 1262 unused wires.
<suppressed ~20 debug messages>

3.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.16.9. Rerunning OPT passes. (Maybe there is more to do..)

3.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1304 debug messages>

3.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.16.16. Finished OPT passes. (There is nothing left to do.)

3.17. Executing FSM pass (extract and optimize FSM).

3.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.bit_symbol as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.max_bank as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

3.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY pass.

3.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11015' in module `$paramod\bits_correlator\LENGTH=10\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_bits/bits_correlator.v:49$11010' in module `$paramod\bits_correlator\LENGTH=10\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_bits/bits_detector.v:134$117' in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$14810' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$15266' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$15722' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$16178' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$16634' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$17090' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$17546' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18002' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18458' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18914' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$19370' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$19826' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$20282' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$20738' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$21194' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$21650' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$14812' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$15268' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$15724' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$16180' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$16636' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$17092' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$17548' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18004' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18460' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18916' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$19372' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$19828' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$20284' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$20740' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$21196' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$21652' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16': no (compatible) $dff found.
Checking cell `$memwr$\ram$../source/ram/sdp_1clk_bram.v:0$22136' in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1': merged $dff to cell.
Checking cell `$memrd$\ram$../source/ram/sdp_1clk_bram.v:25$22135' in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1': merged data $dff to cell.

3.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 4 unused cells and 5 unused wires.
<suppressed ~5 debug messages>

3.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\correlator_coeffs' in module `$paramod\bits_correlator\LENGTH=10\BANKS=16':
  $meminit$\correlator_coeffs$../source/detect_bits/bits_correlator.v:0$11140 ($meminit)
  $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11015 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_lengths' in module `$paramod\bits_correlator\LENGTH=10\BANKS=16':
  $meminit$\correlator_lengths$../source/detect_bits/bits_correlator.v:0$11141 ($meminit)
  $memrd$\correlator_lengths$../source/detect_bits/bits_correlator.v:49$11010 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_lengths' in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1':
  $meminit$\correlator_lengths$../source/detect_bits/bits_detector.v:0$124 ($meminit)
  $memrd$\correlator_lengths$../source/detect_bits/bits_detector.v:134$117 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_coeffs' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16':
  $meminit$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:0$22108 ($meminit)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$14810 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$15266 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$15722 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$16178 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$16634 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$17090 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$17546 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18002 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18458 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$18914 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$19370 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$19826 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$20282 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$20738 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$21194 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:44$21650 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_lengths' in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16':
  $meminit$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:0$22109 ($meminit)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$14812 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$15268 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$15724 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$16180 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$16636 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$17092 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$17548 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18004 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18460 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$18916 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$19372 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$19828 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$20284 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$20740 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$21196 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:44$21652 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\ram' in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1':
  $memwr$\ram$../source/ram/sdp_1clk_bram.v:0$22136 ($memwr)
  $memrd$\ram$../source/ram/sdp_1clk_bram.v:25$22135 ($memrd)

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing $paramod\bits_correlator\LENGTH=10\BANKS=16.correlator_coeffs:
  Properties: ports=1 bits=160 rports=1 wports=0 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\bits_correlator\LENGTH=10\BANKS=16.correlator_lengths:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=4 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=12 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=12 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=12 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=4 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=4 bwaste=4032 waste=4032 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=4 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.correlator_lengths:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=4 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=12 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=12 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=12 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=4 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=4 bwaste=4032 waste=4032 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=4 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\preamble_correlator\LENGTH=76\BANKS=16.correlator_coeffs:
  Properties: ports=16 bits=1216 rports=16 wports=0 dbits=76 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=4 bwaste=3904 waste=3904 efficiency=5
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=4 bwaste=4032 waste=4032 efficiency=2
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\preamble_correlator\LENGTH=76\BANKS=16.correlator_lengths:
  Properties: ports=16 bits=112 rports=16 wports=0 dbits=7 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=9 bwaste=3984 waste=3984 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=1 bwaste=3984 waste=3984 efficiency=2
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=1 bwaste=4048 waste=4048 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=1 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=1 bwaste=4048 waste=4048 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=1 bwaste=4080 waste=4080 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=1 bwaste=4048 waste=4048 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=1 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.ram:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=1 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=15 bwaste=3840 waste=3840 efficiency=6
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=15 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=15 bwaste=3840 waste=3840 efficiency=6
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=7 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=3 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=7 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=3 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=7 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=3 bwaste=3072 waste=3072 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=2, acells=2
    Efficiency for rule 4.2: efficiency=25, cells=4, acells=4
    Efficiency for rule 4.1: efficiency=12, cells=8, acells=8
    Efficiency for rule 1.1: efficiency=6, cells=16, acells=16
    Selected rule 4.3 with efficiency 50.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: ram.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: ram.0.1.0

3.22. Executing TECHMAP pass (map to technology primitives).

3.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

3.22.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~70 debug messages>

3.23. Executing ICE40_BRAMINIT pass.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
<suppressed ~1 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~16 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
<suppressed ~1 debug messages>
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
<suppressed ~26 debug messages>
Optimizing module $paramod\strb_gen\N=3.
<suppressed ~1 debug messages>
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
<suppressed ~2736 debug messages>
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 912 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 98 unused cells and 1081 unused wires.
<suppressed ~102 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \correlator_coeffs in module $paramod\bits_correlator\LENGTH=10\BANKS=16:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_lengths in module $paramod\bits_correlator\LENGTH=10\BANKS=16:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_lengths in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1:
  created 16 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_coeffs in module $paramod\preamble_correlator\LENGTH=76\BANKS=16:
  created 16 $dff cells and 0 static cells of width 76.
  read interface: 0 $dff and 240 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_lengths in module $paramod\preamble_correlator\LENGTH=76\BANKS=16:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 240 $mux cells.
  write interface: 0 write mux blocks.

3.26. Executing OPT pass (performing simple optimizations).

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~480 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1292 debug messages>

3.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$26296:
      Old ports: A={ 3'000 $1\s4_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:53$11035_Y }, Y=$2\s4_correlation[3:0]
      New ports: A={ 1'0 $1\s4_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:53$11035_Y, Y=$2\s4_correlation[3:0] [1:0]
      New connections: $2\s4_correlation[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$26299:
      Old ports: A={ 3'000 $1\s3_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:52$11033_Y }, Y=$2\s3_correlation[3:0]
      New ports: A={ 1'0 $1\s3_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:52$11033_Y, Y=$2\s3_correlation[3:0] [1:0]
      New connections: $2\s3_correlation[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$26305:
      Old ports: A={ 3'000 $1\s2_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:51$11030_Y }, Y=$2\s2_correlation[3:0]
      New ports: A={ 1'0 $1\s2_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:51$11030_Y, Y=$2\s2_correlation[3:0] [1:0]
      New connections: $2\s2_correlation[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$26311:
      Old ports: A={ 3'000 $1\s1_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:50$11027_Y }, Y=$2\s1_correlation[3:0]
      New ports: A={ 1'0 $1\s1_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:50$11027_Y, Y=$2\s1_correlation[3:0] [1:0]
      New connections: $2\s1_correlation[3:0] [3:2] = 2'00
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
    Consolidated identical input bits for $mux cell $procmux$26539:
      Old ports: A=2'11, B=2'01, Y=$2\max_sample[1:0]
      New ports: A=1'1, B=1'0, Y=$2\max_sample[1:0] [1]
      New connections: $2\max_sample[1:0] [0] = 1'1
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$22718:
      Old ports: A={ 6'000000 $1141\corr_dat[111:105] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$21661_Y }, Y=$1142\corr_dat[111:105]
      New ports: A={ 1'0 $1141\corr_dat[111:105] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$21661_Y, Y=$1142\corr_dat[111:105] [1:0]
      New connections: $1142\corr_dat[111:105] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$22946:
      Old ports: A={ 6'000000 $1065\corr_dat[104:98] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$21205_Y }, Y=$1066\corr_dat[104:98]
      New ports: A={ 1'0 $1065\corr_dat[104:98] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$21205_Y, Y=$1066\corr_dat[104:98] [1:0]
      New connections: $1066\corr_dat[104:98] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$23174:
      Old ports: A={ 6'000000 $989\corr_dat[97:91] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$20749_Y }, Y=$990\corr_dat[97:91]
      New ports: A={ 1'0 $989\corr_dat[97:91] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$20749_Y, Y=$990\corr_dat[97:91] [1:0]
      New connections: $990\corr_dat[97:91] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$23402:
      Old ports: A={ 6'000000 $913\corr_dat[90:84] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$20293_Y }, Y=$914\corr_dat[90:84]
      New ports: A={ 1'0 $913\corr_dat[90:84] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$20293_Y, Y=$914\corr_dat[90:84] [1:0]
      New connections: $914\corr_dat[90:84] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$23630:
      Old ports: A={ 6'000000 $837\corr_dat[83:77] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$19837_Y }, Y=$838\corr_dat[83:77]
      New ports: A={ 1'0 $837\corr_dat[83:77] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$19837_Y, Y=$838\corr_dat[83:77] [1:0]
      New connections: $838\corr_dat[83:77] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$23858:
      Old ports: A={ 6'000000 $761\corr_dat[76:70] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$19381_Y }, Y=$762\corr_dat[76:70]
      New ports: A={ 1'0 $761\corr_dat[76:70] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$19381_Y, Y=$762\corr_dat[76:70] [1:0]
      New connections: $762\corr_dat[76:70] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$24086:
      Old ports: A={ 6'000000 $685\corr_dat[69:63] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$18925_Y }, Y=$686\corr_dat[69:63]
      New ports: A={ 1'0 $685\corr_dat[69:63] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$18925_Y, Y=$686\corr_dat[69:63] [1:0]
      New connections: $686\corr_dat[69:63] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$24314:
      Old ports: A={ 6'000000 $609\corr_dat[62:56] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$18469_Y }, Y=$610\corr_dat[62:56]
      New ports: A={ 1'0 $609\corr_dat[62:56] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$18469_Y, Y=$610\corr_dat[62:56] [1:0]
      New connections: $610\corr_dat[62:56] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$24542:
      Old ports: A={ 6'000000 $533\corr_dat[55:49] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$18013_Y }, Y=$534\corr_dat[55:49]
      New ports: A={ 1'0 $533\corr_dat[55:49] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$18013_Y, Y=$534\corr_dat[55:49] [1:0]
      New connections: $534\corr_dat[55:49] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$24770:
      Old ports: A={ 6'000000 $457\corr_dat[48:42] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$17557_Y }, Y=$458\corr_dat[48:42]
      New ports: A={ 1'0 $457\corr_dat[48:42] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17557_Y, Y=$458\corr_dat[48:42] [1:0]
      New connections: $458\corr_dat[48:42] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$24998:
      Old ports: A={ 6'000000 $381\corr_dat[41:35] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$17101_Y }, Y=$382\corr_dat[41:35]
      New ports: A={ 1'0 $381\corr_dat[41:35] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17101_Y, Y=$382\corr_dat[41:35] [1:0]
      New connections: $382\corr_dat[41:35] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$25226:
      Old ports: A={ 6'000000 $305\corr_dat[34:28] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$16645_Y }, Y=$306\corr_dat[34:28]
      New ports: A={ 1'0 $305\corr_dat[34:28] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$16645_Y, Y=$306\corr_dat[34:28] [1:0]
      New connections: $306\corr_dat[34:28] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$25454:
      Old ports: A={ 6'000000 $229\corr_dat[27:21] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$16189_Y }, Y=$230\corr_dat[27:21]
      New ports: A={ 1'0 $229\corr_dat[27:21] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$16189_Y, Y=$230\corr_dat[27:21] [1:0]
      New connections: $230\corr_dat[27:21] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$25682:
      Old ports: A={ 6'000000 $153\corr_dat[20:14] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$15733_Y }, Y=$154\corr_dat[20:14]
      New ports: A={ 1'0 $153\corr_dat[20:14] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$15733_Y, Y=$154\corr_dat[20:14] [1:0]
      New connections: $154\corr_dat[20:14] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$25910:
      Old ports: A={ 6'000000 $77\corr_dat[13:7] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$15277_Y }, Y=$78\corr_dat[13:7]
      New ports: A={ 1'0 $77\corr_dat[13:7] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$15277_Y, Y=$78\corr_dat[13:7] [1:0]
      New connections: $78\corr_dat[13:7] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$26138:
      Old ports: A={ 6'000000 $1\corr_dat[6:0] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:45$14821_Y }, Y=$2\corr_dat[6:0]
      New ports: A={ 1'0 $1\corr_dat[6:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$14821_Y, Y=$2\corr_dat[6:0] [1:0]
      New connections: $2\corr_dat[6:0] [6:2] = 5'00000
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
    Consolidated identical input bits for $mux cell $ternary$../source/detect_preamble/preamble_detector.v:144$250:
      Old ports: A=2'10, B=2'00, Y=$ternary$../source/detect_preamble/preamble_detector.v:144$250_Y
      New ports: A=1'1, B=1'0, Y=$ternary$../source/detect_preamble/preamble_detector.v:144$250_Y [1]
      New connections: $ternary$../source/detect_preamble/preamble_detector.v:144$250_Y [0] = 1'0
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 22 changes.

3.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\correlator_lengths[15]$42197 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[14]$42195 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[13]$42193 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[12]$42191 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[11]$42189 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[10]$42187 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[9]$42185 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[8]$42183 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[7]$42181 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[6]$42179 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[5]$42177 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[4]$42175 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[3]$42173 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[2]$42171 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[1]$42169 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[0]$42167 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[15]$42120 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[14]$42118 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[13]$42116 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[12]$42114 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[11]$42112 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[10]$42110 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[9]$42108 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[8]$42106 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[7]$42104 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[6]$42102 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[5]$42100 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[4]$42098 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[3]$42096 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[2]$42094 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[1]$42092 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_coeffs[0]$42090 ($dff) from module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Removing $memory\correlator_lengths[15]$42274 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[14]$42272 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[13]$42270 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[12]$42268 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[11]$42266 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[10]$42264 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[9]$42262 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[8]$42260 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[7]$42258 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[6]$42256 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[5]$42254 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[4]$42252 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[3]$42250 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[2]$42248 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[1]$42246 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[0]$42244 ($dff) from module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Removing $memory\correlator_lengths[10]$43093 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[15]$43103 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[12]$43097 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[8]$43089 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[1]$43075 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[2]$43077 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[6]$43085 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[13]$43099 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[11]$43095 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[14]$43101 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[3]$43079 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[7]$43087 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[5]$43083 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[4]$43081 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[15]$42351 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[14]$42349 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[13]$42347 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[12]$42345 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[11]$42343 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[10]$42341 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[9]$42339 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[8]$42337 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[7]$42335 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[6]$42333 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[5]$42331 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[4]$42329 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[3]$42327 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[2]$42325 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[1]$42323 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_coeffs[0]$42321 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[0]$43073 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Removing $memory\correlator_lengths[9]$43091 ($dff) from module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Replaced 80 DFF cells.

3.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1120 unused wires.
<suppressed ~3 debug messages>

3.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
<suppressed ~36 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
<suppressed ~10 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~19369 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.9. Rerunning OPT passes. (Maybe there is more to do..)

3.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~200 debug messages>

3.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][3][0]$42143:
      Old ports: A=10'0000111000, B=10'0011110000, Y=$memory\correlator_coeffs$rdmux[0][2][0]$a$42132
      New ports: A=2'01, B=2'10, Y={ $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [6] $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [3] }
      New connections: { $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [9:7] $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [5:4] $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [2:0] } = { 2'00 $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [6] 5'11000 }
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][3][1]$42146:
      Old ports: A=10'1111100000, B=10'0111100000, Y=$memory\correlator_coeffs$rdmux[0][2][0]$b$42133
      New ports: A=1'1, B=1'0, Y=$memory\correlator_coeffs$rdmux[0][2][0]$b$42133 [9]
      New connections: $memory\correlator_coeffs$rdmux[0][2][0]$b$42133 [8:0] = 9'111100000
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][0]$42220:
      Old ports: A=4'0110, B=4'1000, Y=$memory\correlator_lengths$rdmux[0][2][0]$a$42209
      New ports: A=2'01, B=2'10, Y={ $memory\correlator_lengths$rdmux[0][2][0]$a$42209 [3] $memory\correlator_lengths$rdmux[0][2][0]$a$42209 [1] }
      New connections: { $memory\correlator_lengths$rdmux[0][2][0]$a$42209 [2] $memory\correlator_lengths$rdmux[0][2][0]$a$42209 [0] } = { $memory\correlator_lengths$rdmux[0][2][0]$a$42209 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][1]$42223:
      Old ports: A=4'1010, B=4'1001, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$42210
      New ports: A=2'10, B=2'01, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$42210 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][2][0]$b$42210 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $procmux$26278:
      Old ports: A={ 2'00 $2\s4_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:53$11048_Y, Y=$3\s4_correlation[3:0]
      New ports: A={ 1'0 $2\s4_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:53$11048_Y [2:0], Y=$3\s4_correlation[3:0] [2:0]
      New connections: $3\s4_correlation[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $procmux$26281:
      Old ports: A={ 2'00 $2\s3_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:52$11046_Y, Y=$3\s3_correlation[3:0]
      New ports: A={ 1'0 $2\s3_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:52$11046_Y [2:0], Y=$3\s3_correlation[3:0] [2:0]
      New connections: $3\s3_correlation[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $procmux$26287:
      Old ports: A={ 2'00 $2\s2_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:51$11043_Y, Y=$3\s2_correlation[3:0]
      New ports: A={ 1'0 $2\s2_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:51$11043_Y [2:0], Y=$3\s2_correlation[3:0] [2:0]
      New connections: $3\s2_correlation[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $procmux$26293:
      Old ports: A={ 2'00 $2\s1_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:50$11040_Y, Y=$3\s1_correlation[3:0]
      New ports: A={ 1'0 $2\s1_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:50$11040_Y [2:0], Y=$3\s1_correlation[3:0] [2:0]
      New connections: $3\s1_correlation[3:0] [3] = 1'0
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][2][0]$42131:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][2][0]$a$42132, B=$memory\correlator_coeffs$rdmux[0][2][0]$b$42133, Y=$memory\correlator_coeffs$rdmux[0][1][0]$a$42126
      New ports: A={ 2'00 $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [6] 1'1 $memory\correlator_coeffs$rdmux[0][2][0]$a$42132 [3] }, B={ $memory\correlator_coeffs$rdmux[0][2][0]$b$42133 [9] 4'1100 }, Y={ $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [9:8] $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [6] $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [4:3] }
      New connections: { $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [7] $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [5] $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [2:0] } = { $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [6] 4'1000 }
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][1][0]$42125:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][1][0]$a$42126, B=10'xxxxxxxxxx, Y=$memory\correlator_coeffs$rdmux[0][0][0]$a$42123
      New ports: A={ $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [9:8] $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [6] 1'1 $memory\correlator_coeffs$rdmux[0][1][0]$a$42126 [4:3] 1'0 }, B=7'xxxxxxx, Y={ $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [9:8] $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [6:3] $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [0] }
      New connections: { $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [7] $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [2:1] } = { $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [6] $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [0] $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [0] }
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][0][0]$42122:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][0][0]$a$42123, B=10'xxxxxxxxxx, Y=$auto$wreduce.cc:460:run$26807
      New ports: A={ $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [9:8] $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [6:3] $memory\correlator_coeffs$rdmux[0][0][0]$a$42123 [0] }, B=7'xxxxxxx, Y={ $auto$wreduce.cc:460:run$26807 [9:8] $auto$wreduce.cc:460:run$26807 [6:3] $auto$wreduce.cc:460:run$26807 [0] }
      New connections: { $auto$wreduce.cc:460:run$26807 [7] $auto$wreduce.cc:460:run$26807 [2:1] } = { $auto$wreduce.cc:460:run$26807 [6] $auto$wreduce.cc:460:run$26807 [0] $auto$wreduce.cc:460:run$26807 [0] }
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][0]$42297:
      Old ports: A=4'0110, B=4'1000, Y=$memory\correlator_lengths$rdmux[0][2][0]$a$42286
      New ports: A=2'01, B=2'10, Y={ $memory\correlator_lengths$rdmux[0][2][0]$a$42286 [3] $memory\correlator_lengths$rdmux[0][2][0]$a$42286 [1] }
      New connections: { $memory\correlator_lengths$rdmux[0][2][0]$a$42286 [2] $memory\correlator_lengths$rdmux[0][2][0]$a$42286 [0] } = { $memory\correlator_lengths$rdmux[0][2][0]$a$42286 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][1]$42300:
      Old ports: A=4'1010, B=4'1001, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$42287
      New ports: A=2'10, B=2'01, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$42287 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][2][0]$b$42287 [3:2] = 2'10
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$22526:
      Old ports: A=$1205\corr_dat[111:105], B=$add$../source/detect_preamble/preamble_correlator.v:45$22045_Y, Y=$1206\corr_dat[111:105]
      New ports: A=1'0, B=1'1, Y=$1206\corr_dat[111:105] [0]
      New connections: $1206\corr_dat[111:105] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$22754:
      Old ports: A=$1129\corr_dat[104:98], B=$add$../source/detect_preamble/preamble_correlator.v:45$21589_Y, Y=$1130\corr_dat[104:98]
      New ports: A=1'0, B=1'1, Y=$1130\corr_dat[104:98] [0]
      New connections: $1130\corr_dat[104:98] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$22982:
      Old ports: A=$1053\corr_dat[97:91], B=$add$../source/detect_preamble/preamble_correlator.v:45$21133_Y, Y=$1054\corr_dat[97:91]
      New ports: A=1'0, B=1'1, Y=$1054\corr_dat[97:91] [0]
      New connections: $1054\corr_dat[97:91] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$23210:
      Old ports: A=$977\corr_dat[90:84], B=$add$../source/detect_preamble/preamble_correlator.v:45$20677_Y, Y=$978\corr_dat[90:84]
      New ports: A=1'0, B=1'1, Y=$978\corr_dat[90:84] [0]
      New connections: $978\corr_dat[90:84] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$23438:
      Old ports: A=$901\corr_dat[83:77], B=$add$../source/detect_preamble/preamble_correlator.v:45$20221_Y, Y=$902\corr_dat[83:77]
      New ports: A=1'0, B=1'1, Y=$902\corr_dat[83:77] [0]
      New connections: $902\corr_dat[83:77] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$23666:
      Old ports: A=$825\corr_dat[76:70], B=$add$../source/detect_preamble/preamble_correlator.v:45$19765_Y, Y=$826\corr_dat[76:70]
      New ports: A=1'0, B=1'1, Y=$826\corr_dat[76:70] [0]
      New connections: $826\corr_dat[76:70] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$23894:
      Old ports: A=$749\corr_dat[69:63], B=$add$../source/detect_preamble/preamble_correlator.v:45$19309_Y, Y=$750\corr_dat[69:63]
      New ports: A=1'0, B=1'1, Y=$750\corr_dat[69:63] [0]
      New connections: $750\corr_dat[69:63] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$24122:
      Old ports: A=$673\corr_dat[62:56], B=$add$../source/detect_preamble/preamble_correlator.v:45$18853_Y, Y=$674\corr_dat[62:56]
      New ports: A=1'0, B=1'1, Y=$674\corr_dat[62:56] [0]
      New connections: $674\corr_dat[62:56] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$24350:
      Old ports: A=$597\corr_dat[55:49], B=$add$../source/detect_preamble/preamble_correlator.v:45$18397_Y, Y=$598\corr_dat[55:49]
      New ports: A=1'0, B=1'1, Y=$598\corr_dat[55:49] [0]
      New connections: $598\corr_dat[55:49] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$24578:
      Old ports: A=$521\corr_dat[48:42], B=$add$../source/detect_preamble/preamble_correlator.v:45$17941_Y, Y=$522\corr_dat[48:42]
      New ports: A=1'0, B=1'1, Y=$522\corr_dat[48:42] [0]
      New connections: $522\corr_dat[48:42] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$24806:
      Old ports: A=$445\corr_dat[41:35], B=$add$../source/detect_preamble/preamble_correlator.v:45$17485_Y, Y=$446\corr_dat[41:35]
      New ports: A=1'0, B=1'1, Y=$446\corr_dat[41:35] [0]
      New connections: $446\corr_dat[41:35] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$25034:
      Old ports: A=$369\corr_dat[34:28], B=$add$../source/detect_preamble/preamble_correlator.v:45$17029_Y, Y=$370\corr_dat[34:28]
      New ports: A=1'0, B=1'1, Y=$370\corr_dat[34:28] [0]
      New connections: $370\corr_dat[34:28] [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$25451:
      Old ports: A={ 5'00000 $230\corr_dat[27:21] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$16195_Y, Y=$231\corr_dat[27:21]
      New ports: A={ 1'0 $230\corr_dat[27:21] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$16195_Y [2:0], Y=$231\corr_dat[27:21] [2:0]
      New connections: $231\corr_dat[27:21] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$25679:
      Old ports: A={ 5'00000 $154\corr_dat[20:14] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$15739_Y, Y=$155\corr_dat[20:14]
      New ports: A={ 1'0 $154\corr_dat[20:14] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$15739_Y [2:0], Y=$155\corr_dat[20:14] [2:0]
      New connections: $155\corr_dat[20:14] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$25907:
      Old ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15283_Y, B={ 5'00000 $78\corr_dat[13:7] [1:0] }, Y=$79\corr_dat[13:7]
      New ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15283_Y [2:0], B={ 1'0 $78\corr_dat[13:7] [1:0] }, Y=$79\corr_dat[13:7] [2:0]
      New connections: $79\corr_dat[13:7] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$26135:
      Old ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$14827_Y, B={ 5'00000 $2\corr_dat[6:0] [1:0] }, Y=$3\corr_dat[6:0]
      New ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$14827_Y [2:0], B={ 1'0 $2\corr_dat[6:0] [1:0] }, Y=$3\corr_dat[6:0] [2:0]
      New connections: $3\corr_dat[6:0] [6:3] = 4'0000
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 29 changes.

3.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
<suppressed ~7223 debug messages>
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 1698 cells.

3.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 82 unused cells and 18023 unused wires.
<suppressed ~85 debug messages>

3.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~36 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.16. Rerunning OPT passes. (Maybe there is more to do..)

3.26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

3.26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$23888:
      Old ports: A={ 6'000000 $1054\corr_dat[97:91] [0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17035_Y, Y=$1056\corr_dat[97:91]
      New ports: A={ 1'0 $1054\corr_dat[97:91] [0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17035_Y [1:0], Y=$1056\corr_dat[97:91] [1:0]
      New connections: $1056\corr_dat[97:91] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$25448:
      Old ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15745_Y, B={ 4'0000 $155\corr_dat[20:14] [2:0] }, Y=$156\corr_dat[20:14]
      New ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15745_Y [3:0], B={ 1'0 $155\corr_dat[20:14] [2:0] }, Y=$156\corr_dat[20:14] [3:0]
      New connections: $156\corr_dat[20:14] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $procmux$25904:
      Old ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$14833_Y, B={ 4'0000 $3\corr_dat[6:0] [2:0] }, Y=$4\corr_dat[6:0]
      New ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$14833_Y [3:0], B={ 1'0 $3\corr_dat[6:0] [2:0] }, Y=$4\corr_dat[6:0] [3:0]
      New connections: $4\corr_dat[6:0] [6:4] = 3'000
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 3 changes.

3.26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

3.26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~27 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.23. Rerunning OPT passes. (Maybe there is more to do..)

3.26.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

3.26.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$23882:
      Old ports: A={ 5'00000 $1056\corr_dat[97:91] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17047_Y, Y=$1058\corr_dat[97:91]
      New ports: A={ 1'0 $1056\corr_dat[97:91] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17047_Y [2:0], Y=$1058\corr_dat[97:91] [2:0]
      New connections: $1058\corr_dat[97:91] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$25445:
      Old ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15751_Y, B={ 3'000 $156\corr_dat[20:14] [3:0] }, Y=$157\corr_dat[20:14]
      New ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15751_Y [4:0], B={ 1'0 $156\corr_dat[20:14] [3:0] }, Y=$157\corr_dat[20:14] [4:0]
      New connections: $157\corr_dat[20:14] [6:5] = 2'00
    Consolidated identical input bits for $mux cell $procmux$25901:
      Old ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$14839_Y, B={ 3'000 $4\corr_dat[6:0] [3:0] }, Y=$5\corr_dat[6:0]
      New ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$14839_Y [4:0], B={ 1'0 $4\corr_dat[6:0] [3:0] }, Y=$5\corr_dat[6:0] [4:0]
      New connections: $5\corr_dat[6:0] [6:5] = 2'00
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 3 changes.

3.26.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.27. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.26.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~18 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.30. Rerunning OPT passes. (Maybe there is more to do..)

3.26.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

3.26.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$22736:
      Old ports: A={ 4'0000 $1058\corr_dat[97:91] [2:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17059_Y, Y=$1060\corr_dat[97:91]
      New ports: A={ 1'0 $1058\corr_dat[97:91] [2:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17059_Y [3:0], Y=$1060\corr_dat[97:91] [3:0]
      New connections: $1060\corr_dat[97:91] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $procmux$25442:
      Old ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15757_Y, B={ 2'00 $157\corr_dat[20:14] [4:0] }, Y=$158\corr_dat[20:14]
      New ports: A=$add$../source/detect_preamble/preamble_correlator.v:45$15757_Y [5:0], B={ 1'0 $157\corr_dat[20:14] [4:0] }, Y=$158\corr_dat[20:14] [5:0]
      New connections: $158\corr_dat[20:14] [6] = 1'0
    Consolidated identical input bits for $mux cell $procmux$25898:
      Old ports: A={ 2'00 $5\corr_dat[6:0] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$14845_Y, Y=$6\corr_dat[6:0]
      New ports: A={ 1'0 $5\corr_dat[6:0] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$14845_Y [5:0], Y=$6\corr_dat[6:0] [5:0]
      New connections: $6\corr_dat[6:0] [6] = 1'0
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 3 changes.

3.26.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.34. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

3.26.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~7 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.37. Rerunning OPT passes. (Maybe there is more to do..)

3.26.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

3.26.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$24782:
      Old ports: A={ 3'000 $1060\corr_dat[97:91] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17071_Y, Y=$1062\corr_dat[97:91]
      New ports: A={ 1'0 $1060\corr_dat[97:91] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17071_Y [4:0], Y=$1062\corr_dat[97:91] [4:0]
      New connections: $1062\corr_dat[97:91] [6:5] = 2'00
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 1 changes.

3.26.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.41. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.26.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~4 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.44. Rerunning OPT passes. (Maybe there is more to do..)

3.26.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

3.26.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
    Consolidated identical input bits for $mux cell $procmux$24548:
      Old ports: A={ 2'00 $1062\corr_dat[97:91] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17083_Y, Y=\corr_dat [48:42]
      New ports: A={ 1'0 $1062\corr_dat[97:91] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:45$17083_Y [5:0], Y=\corr_dat [47:42]
      New connections: \corr_dat [48] = 1'0
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 1 changes.

3.26.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.48. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.26.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.51. Rerunning OPT passes. (Maybe there is more to do..)

3.26.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=10\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~122 debug messages>

3.26.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Optimizing cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Optimizing cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Optimizing cells in module $paramod\sampler\N=3.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=3.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.26.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.55. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.26.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.26.58. Finished OPT passes. (There is nothing left to do.)

3.27. Executing ICE40_WRAPCARRY pass (wrap carries).

3.28. Executing TECHMAP pass (map to technology primitives).

3.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

3.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$ef1aa92226643317e629554b6565fe5e43a15bf1\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using template $paramod$64e48c333fef8ecf271a27bf8c937d56824cfa7a\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:970aaa4a3455213c815850b1348a60c58da9060d$paramod$8bcd735691f11301d4befedc91e35ec945f39c45\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=13\Y_WIDTH=13 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=13\Y_WIDTH=13 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
No more expansions possible.
<suppressed ~1861 debug messages>

3.29. Executing OPT pass (performing simple optimizations).

3.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
<suppressed ~403 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
<suppressed ~220 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~532 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
<suppressed ~233 debug messages>
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
<suppressed ~15 debug messages>
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
<suppressed ~76 debug messages>
Optimizing module crc16.
<suppressed ~16 debug messages>
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
<suppressed ~69 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
<suppressed ~147 debug messages>
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
<suppressed ~60 debug messages>
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
<suppressed ~51 debug messages>
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
<suppressed ~42 debug messages>
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 125 cells.

3.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 517 unused cells and 2125 unused wires.
<suppressed ~524 debug messages>

3.29.5. Finished fast OPT passes.

3.30. Executing ICE40_OPT pass (performing simple optimizations).

3.30.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28075.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28102.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28129.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28156.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43825.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43829.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43833.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43837.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28303.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28306.slice[0].carry: CO=\bit_period [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28309.slice[0].carry: CO=\bit_period [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28309.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$28309.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28312.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$28312.AA [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36205.slice[0].carry: CO=$7\corr_dat[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36208.slice[0].carry: CO=$8\corr_dat[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36211.slice[0].carry: CO=$9\corr_dat[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36427.slice[0].carry: CO=$6\corr_dat[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36427.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36433.slice[0].carry: CO=$84\corr_dat[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36436.slice[0].carry: CO=$85\corr_dat[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36652.slice[0].carry: CO=$158\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36652.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36655.slice[0].carry: CO=$159\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36658.slice[0].carry: CO=$160\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36661.slice[0].carry: CO=$161\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36883.slice[0].carry: CO=$236\corr_dat[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36886.slice[0].carry: CO=$237\corr_dat[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$46927.slice[0].carry: CO=$154\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$46927.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55581.slice[0].carry: CO=$3\corr_dat[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55581.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55589.slice[0].carry: CO=$155\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55589.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55607.slice[0].carry: CO=$4\corr_dat[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55607.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55613.slice[0].carry: CO=$156\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55613.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55627.slice[0].carry: CO=$5\corr_dat[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55627.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55631.slice[0].carry: CO=$157\corr_dat[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55631.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$auto$alumacc.cc:485:replace_alu$39806.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$39806.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$auto$alumacc.cc:485:replace_alu$39989.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$39989.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.$auto$alumacc.cc:485:replace_alu$39994.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$39806.BB [0]

3.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
<suppressed ~26 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
<suppressed ~10 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~35 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
<suppressed ~42 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 15 cells.

3.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 41 unused wires.
<suppressed ~5 debug messages>

3.30.6. Rerunning OPT passes. (Removed registers in this run.)

3.30.7. Running ICE40 specific optimizations.

3.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.30.12. Finished OPT passes. (There is nothing left to do.)

3.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module $paramod\bits_correlator\LENGTH=10\BANKS=16:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58033 to $_DFFE_PP_ for $0\shift_register[9:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58034 to $_DFFE_PP_ for $0\shift_register[9:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58035 to $_DFFE_PP_ for $0\shift_register[9:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58036 to $_DFFE_PP_ for $0\shift_register[9:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58037 to $_DFFE_PP_ for $0\shift_register[9:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58038 to $_DFFE_PP_ for $0\shift_register[9:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58039 to $_DFFE_PP_ for $0\shift_register[9:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58040 to $_DFFE_PP_ for $0\shift_register[9:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58041 to $_DFFE_PP_ for $0\shift_register[9:0] [8] -> \shift_register [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$58042 to $_DFFE_PP_ for $0\shift_register[9:0] [9] -> \shift_register [9].
Transforming FF to FF+Enable cells in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55959 to $_DFFE_PP_ for $0\erly_corr[15:0] [0] -> \erly_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55960 to $_DFFE_PP_ for $0\erly_corr[15:0] [1] -> \erly_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55961 to $_DFFE_PP_ for $0\erly_corr[15:0] [2] -> \erly_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55962 to $_DFFE_PP_ for $0\erly_corr[15:0] [3] -> \erly_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55963 to $_DFFE_PP_ for $0\erly_corr[15:0] [4] -> \erly_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55964 to $_DFFE_PP_ for $0\erly_corr[15:0] [5] -> \erly_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55965 to $_DFFE_PP_ for $0\erly_corr[15:0] [6] -> \erly_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55966 to $_DFFE_PP_ for $0\erly_corr[15:0] [7] -> \erly_corr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55967 to $_DFFE_PP_ for $0\erly_corr[15:0] [8] -> \erly_corr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55968 to $_DFFE_PP_ for $0\erly_corr[15:0] [9] -> \erly_corr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55969 to $_DFFE_PP_ for $0\erly_corr[15:0] [10] -> \erly_corr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55970 to $_DFFE_PP_ for $0\erly_corr[15:0] [11] -> \erly_corr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55971 to $_DFFE_PP_ for $0\erly_corr[15:0] [12] -> \erly_corr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55972 to $_DFFE_PP_ for $0\erly_corr[15:0] [13] -> \erly_corr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55973 to $_DFFE_PP_ for $0\erly_corr[15:0] [14] -> \erly_corr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55974 to $_DFFE_PP_ for $0\erly_corr[15:0] [15] -> \erly_corr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55975 to $_DFFE_PP_ for $0\late_corr[15:0] [0] -> \late_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55976 to $_DFFE_PP_ for $0\late_corr[15:0] [1] -> \late_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55977 to $_DFFE_PP_ for $0\late_corr[15:0] [2] -> \late_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55978 to $_DFFE_PP_ for $0\late_corr[15:0] [3] -> \late_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55979 to $_DFFE_PP_ for $0\late_corr[15:0] [4] -> \late_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55980 to $_DFFE_PP_ for $0\late_corr[15:0] [5] -> \late_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55981 to $_DFFE_PP_ for $0\late_corr[15:0] [6] -> \late_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55982 to $_DFFE_PP_ for $0\late_corr[15:0] [7] -> \late_corr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55983 to $_DFFE_PP_ for $0\late_corr[15:0] [8] -> \late_corr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55984 to $_DFFE_PP_ for $0\late_corr[15:0] [9] -> \late_corr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55985 to $_DFFE_PP_ for $0\late_corr[15:0] [10] -> \late_corr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55986 to $_DFFE_PP_ for $0\late_corr[15:0] [11] -> \late_corr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55987 to $_DFFE_PP_ for $0\late_corr[15:0] [12] -> \late_corr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55988 to $_DFFE_PP_ for $0\late_corr[15:0] [13] -> \late_corr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55989 to $_DFFE_PP_ for $0\late_corr[15:0] [14] -> \late_corr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55990 to $_DFFE_PP_ for $0\late_corr[15:0] [15] -> \late_corr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55991 to $_DFFE_PP_ for $0\ontime_corr[15:0] [0] -> \ontime_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55992 to $_DFFE_PP_ for $0\ontime_corr[15:0] [1] -> \ontime_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55993 to $_DFFE_PP_ for $0\ontime_corr[15:0] [2] -> \ontime_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55994 to $_DFFE_PP_ for $0\ontime_corr[15:0] [3] -> \ontime_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55995 to $_DFFE_PP_ for $0\ontime_corr[15:0] [4] -> \ontime_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55996 to $_DFFE_PP_ for $0\ontime_corr[15:0] [5] -> \ontime_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55997 to $_DFFE_PP_ for $0\ontime_corr[15:0] [6] -> \ontime_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55998 to $_DFFE_PP_ for $0\ontime_corr[15:0] [7] -> \ontime_corr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55999 to $_DFFE_PP_ for $0\ontime_corr[15:0] [8] -> \ontime_corr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56000 to $_DFFE_PP_ for $0\ontime_corr[15:0] [9] -> \ontime_corr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56001 to $_DFFE_PP_ for $0\ontime_corr[15:0] [10] -> \ontime_corr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56002 to $_DFFE_PP_ for $0\ontime_corr[15:0] [11] -> \ontime_corr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56003 to $_DFFE_PP_ for $0\ontime_corr[15:0] [12] -> \ontime_corr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56004 to $_DFFE_PP_ for $0\ontime_corr[15:0] [13] -> \ontime_corr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56005 to $_DFFE_PP_ for $0\ontime_corr[15:0] [14] -> \ontime_corr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56006 to $_DFFE_PP_ for $0\ontime_corr[15:0] [15] -> \ontime_corr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56007 to $_DFFE_PP_ for $0\bit_period[5:0] [0] -> \bit_period [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56008 to $_DFFE_PP_ for $0\bit_period[5:0] [1] -> \bit_period [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56009 to $_DFFE_PP_ for $0\bit_period[5:0] [2] -> \bit_period [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56010 to $_DFFE_PP_ for $0\bit_period[5:0] [3] -> \bit_period [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56011 to $_DFFE_PP_ for $0\bit_period[5:0] [4] -> \bit_period [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56012 to $_DFFE_PP_ for $0\bit_period[5:0] [5] -> \bit_period [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56013 to $_DFFE_PP_ for $0\bit_symbol[1:0] [0] -> \bit_symbol [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56014 to $_DFFE_PP_ for $0\bit_symbol[1:0] [1] -> \bit_symbol [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56018 to $_DFFE_PP_ for $0\count[5:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56019 to $_DFFE_PP_ for $0\count[5:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56020 to $_DFFE_PP_ for $0\count[5:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56021 to $_DFFE_PP_ for $0\count[5:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56022 to $_DFFE_PP_ for $0\count[5:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56023 to $_DFFE_PP_ for $0\count[5:0] [5] -> \count [5].
Transforming FF to FF+Enable cells in module $paramod\preamble_correlator\LENGTH=76\BANKS=16:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59006 to $_DFFE_PP_ for $0\shift_register[75:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59007 to $_DFFE_PP_ for $0\shift_register[75:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59008 to $_DFFE_PP_ for $0\shift_register[75:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59009 to $_DFFE_PP_ for $0\shift_register[75:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59010 to $_DFFE_PP_ for $0\shift_register[75:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59011 to $_DFFE_PP_ for $0\shift_register[75:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59012 to $_DFFE_PP_ for $0\shift_register[75:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59013 to $_DFFE_PP_ for $0\shift_register[75:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59014 to $_DFFE_PP_ for $0\shift_register[75:0] [8] -> \shift_register [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59015 to $_DFFE_PP_ for $0\shift_register[75:0] [9] -> \shift_register [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59016 to $_DFFE_PP_ for $0\shift_register[75:0] [10] -> \shift_register [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59017 to $_DFFE_PP_ for $0\shift_register[75:0] [11] -> \shift_register [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59018 to $_DFFE_PP_ for $0\shift_register[75:0] [12] -> \shift_register [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59019 to $_DFFE_PP_ for $0\shift_register[75:0] [13] -> \shift_register [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59020 to $_DFFE_PP_ for $0\shift_register[75:0] [14] -> \shift_register [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59021 to $_DFFE_PP_ for $0\shift_register[75:0] [15] -> \shift_register [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59022 to $_DFFE_PP_ for $0\shift_register[75:0] [16] -> \shift_register [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59023 to $_DFFE_PP_ for $0\shift_register[75:0] [17] -> \shift_register [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59024 to $_DFFE_PP_ for $0\shift_register[75:0] [18] -> \shift_register [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59025 to $_DFFE_PP_ for $0\shift_register[75:0] [19] -> \shift_register [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59026 to $_DFFE_PP_ for $0\shift_register[75:0] [20] -> \shift_register [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59027 to $_DFFE_PP_ for $0\shift_register[75:0] [21] -> \shift_register [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59028 to $_DFFE_PP_ for $0\shift_register[75:0] [22] -> \shift_register [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59029 to $_DFFE_PP_ for $0\shift_register[75:0] [23] -> \shift_register [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59030 to $_DFFE_PP_ for $0\shift_register[75:0] [24] -> \shift_register [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59031 to $_DFFE_PP_ for $0\shift_register[75:0] [25] -> \shift_register [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59032 to $_DFFE_PP_ for $0\shift_register[75:0] [26] -> \shift_register [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59033 to $_DFFE_PP_ for $0\shift_register[75:0] [27] -> \shift_register [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59034 to $_DFFE_PP_ for $0\shift_register[75:0] [28] -> \shift_register [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59035 to $_DFFE_PP_ for $0\shift_register[75:0] [29] -> \shift_register [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59036 to $_DFFE_PP_ for $0\shift_register[75:0] [30] -> \shift_register [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59037 to $_DFFE_PP_ for $0\shift_register[75:0] [31] -> \shift_register [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59038 to $_DFFE_PP_ for $0\shift_register[75:0] [32] -> \shift_register [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59039 to $_DFFE_PP_ for $0\shift_register[75:0] [33] -> \shift_register [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59040 to $_DFFE_PP_ for $0\shift_register[75:0] [34] -> \shift_register [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59041 to $_DFFE_PP_ for $0\shift_register[75:0] [35] -> \shift_register [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59042 to $_DFFE_PP_ for $0\shift_register[75:0] [36] -> \shift_register [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59043 to $_DFFE_PP_ for $0\shift_register[75:0] [37] -> \shift_register [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$59044 to $_DFFE_PP_ for $0\shift_register[75:0] [38] -> \shift_register [38].
Transforming FF to FF+Enable cells in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56733 to $_DFFE_PP_ for $0\max_corr[6:0] [0] -> \max_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56734 to $_DFFE_PP_ for $0\max_corr[6:0] [1] -> \max_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56735 to $_DFFE_PP_ for $0\max_corr[6:0] [2] -> \max_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56736 to $_DFFE_PP_ for $0\max_corr[6:0] [3] -> \max_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56737 to $_DFFE_PP_ for $0\max_corr[6:0] [4] -> \max_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56738 to $_DFFE_PP_ for $0\max_corr[6:0] [5] -> \max_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56739 to $_DFFE_PP_ for $0\max_corr[6:0] [6] -> \max_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56740 to $_DFFE_PP_ for $0\max_bank[3:0] [0] -> \max_bank [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56741 to $_DFFE_PP_ for $0\max_bank[3:0] [1] -> \max_bank [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56742 to $_DFFE_PP_ for $0\max_bank[3:0] [2] -> \max_bank [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56743 to $_DFFE_PP_ for $0\max_bank[3:0] [3] -> \max_bank [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56744 to $_DFFE_PP_ for $0\offset[11:0] [0] -> \offset [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56745 to $_DFFE_PP_ for $0\offset[11:0] [1] -> \offset [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56746 to $_DFFE_PP_ for $0\offset[11:0] [2] -> \offset [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56747 to $_DFFE_PP_ for $0\offset[11:0] [3] -> \offset [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56748 to $_DFFE_PP_ for $0\offset[11:0] [4] -> \offset [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56749 to $_DFFE_PP_ for $0\offset[11:0] [5] -> \offset [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56750 to $_DFFE_PP_ for $0\offset[11:0] [6] -> \offset [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56751 to $_DFFE_PP_ for $0\offset[11:0] [7] -> \offset [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56752 to $_DFFE_PP_ for $0\offset[11:0] [8] -> \offset [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56753 to $_DFFE_PP_ for $0\offset[11:0] [9] -> \offset [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56754 to $_DFFE_PP_ for $0\offset[11:0] [10] -> \offset [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$56755 to $_DFFE_PP_ for $0\offset[11:0] [11] -> \offset [11].
Transforming FF to FF+Enable cells in module $paramod\sampler\N=3:
Transforming FF to FF+Enable cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1:
Transforming FF to FF+Enable cells in module $paramod\strb_gen\N=3:
Transforming FF to FF+Enable cells in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1:
Transforming FF to FF+Enable cells in module crc16:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55735 to $_DFFE_PP_ for $0\crc[15:0] [0] -> \crc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55736 to $_DFFE_PP_ for $0\crc[15:0] [1] -> \crc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55737 to $_DFFE_PP_ for $0\crc[15:0] [2] -> \crc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55738 to $_DFFE_PP_ for $0\crc[15:0] [3] -> \crc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55739 to $_DFFE_PP_ for $0\crc[15:0] [4] -> \crc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55740 to $_DFFE_PP_ for $0\crc[15:0] [5] -> \crc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55741 to $_DFFE_PP_ for $0\crc[15:0] [6] -> \crc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55742 to $_DFFE_PP_ for $0\crc[15:0] [7] -> \crc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55743 to $_DFFE_PP_ for $0\crc[15:0] [8] -> \crc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55744 to $_DFFE_PP_ for $0\crc[15:0] [9] -> \crc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55745 to $_DFFE_PP_ for $0\crc[15:0] [10] -> \crc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55746 to $_DFFE_PP_ for $0\crc[15:0] [11] -> \crc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55747 to $_DFFE_PP_ for $0\crc[15:0] [12] -> \crc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55748 to $_DFFE_PP_ for $0\crc[15:0] [13] -> \crc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55749 to $_DFFE_PP_ for $0\crc[15:0] [14] -> \crc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55750 to $_DFFE_PP_ for $0\crc[15:0] [15] -> \crc [15].
Transforming FF to FF+Enable cells in module crc5:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55793 to $_DFFE_PP_ for $0\crc[4:0] [0] -> \crc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55794 to $_DFFE_PP_ for $0\crc[4:0] [1] -> \crc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55795 to $_DFFE_PP_ for $0\crc[4:0] [2] -> \crc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55796 to $_DFFE_PP_ for $0\crc[4:0] [3] -> \crc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$55797 to $_DFFE_PP_ for $0\crc[4:0] [4] -> \crc [4].
Transforming FF to FF+Enable cells in module pll:
Transforming FF to FF+Enable cells in module top:

3.32. Executing TECHMAP pass (map to technology primitives).

3.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.32.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~220 debug messages>

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
<suppressed ~30 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
<suppressed ~210 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~117 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
<suppressed ~92 debug messages>
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
<suppressed ~48 debug messages>
Optimizing module crc5.
<suppressed ~15 debug messages>
Optimizing module pll.
Optimizing module top.

3.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28075.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28102.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28129.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$alumacc.cc:485:replace_alu$28156.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43825.slice[2].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43829.slice[2].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43833.slice[2].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=10\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$43837.slice[2].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28303.slice[0].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28306.slice[0].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28309.slice[0].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28309.slice[6].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$28312.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36205.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36208.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36211.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36427.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36427.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36433.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36436.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36652.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36652.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36655.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36658.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36661.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36883.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$alumacc.cc:485:replace_alu$36886.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$46927.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$46927.slice[2].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55581.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55581.slice[3].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55589.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55589.slice[3].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55607.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55607.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55613.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55613.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55627.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55627.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55631.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=76\BANKS=16.$auto$opt_expr.cc:1607:replace_const_cells$55631.slice[5].carry ($lut).

3.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in $paramod\bits_correlator\LENGTH=10\BANKS=16.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58034 (SB_DFFE): \shift_register [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58035 (SB_DFFE): \shift_register [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58033 (SB_DFFE): \shift_register [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58036 (SB_DFFE): \shift_register [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58037 (SB_DFFE): \shift_register [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58038 (SB_DFFE): \shift_register [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58039 (SB_DFFE): \shift_register [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58040 (SB_DFFE): \shift_register [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58041 (SB_DFFE): \shift_register [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$58042 (SB_DFFE): \shift_register [9] = 0
Handling FF init values in $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56018 (SB_DFFE): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56010 (SB_DFFE): \bit_period [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56011 (SB_DFFE): \bit_period [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56008 (SB_DFFE): \bit_period [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56009 (SB_DFFE): \bit_period [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56012 (SB_DFFE): \bit_period [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56014 (SB_DFFE): \bit_symbol [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56007 (SB_DFFE): \bit_period [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56019 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56013 (SB_DFFE): \bit_symbol [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56015 (SB_DFF): \update_bit_period = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56016 (SB_DFF): \update_bit_symbol = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56017 (SB_DFF): \valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56020 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56021 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56022 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56023 (SB_DFFE): \count [5] = 0
Handling FF init values in $paramod\preamble_correlator\LENGTH=76\BANKS=16.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59044 (SB_DFFE): \shift_register [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59014 (SB_DFFE): \shift_register [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59007 (SB_DFFE): \shift_register [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59008 (SB_DFFE): \shift_register [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59009 (SB_DFFE): \shift_register [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59010 (SB_DFFE): \shift_register [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59011 (SB_DFFE): \shift_register [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59012 (SB_DFFE): \shift_register [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59013 (SB_DFFE): \shift_register [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59015 (SB_DFFE): \shift_register [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59016 (SB_DFFE): \shift_register [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59017 (SB_DFFE): \shift_register [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59018 (SB_DFFE): \shift_register [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59019 (SB_DFFE): \shift_register [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59020 (SB_DFFE): \shift_register [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59021 (SB_DFFE): \shift_register [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59022 (SB_DFFE): \shift_register [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59023 (SB_DFFE): \shift_register [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59024 (SB_DFFE): \shift_register [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59025 (SB_DFFE): \shift_register [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59026 (SB_DFFE): \shift_register [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59027 (SB_DFFE): \shift_register [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59028 (SB_DFFE): \shift_register [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59029 (SB_DFFE): \shift_register [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59030 (SB_DFFE): \shift_register [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59031 (SB_DFFE): \shift_register [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59032 (SB_DFFE): \shift_register [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59033 (SB_DFFE): \shift_register [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59034 (SB_DFFE): \shift_register [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59035 (SB_DFFE): \shift_register [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59036 (SB_DFFE): \shift_register [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59037 (SB_DFFE): \shift_register [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59038 (SB_DFFE): \shift_register [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59039 (SB_DFFE): \shift_register [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59040 (SB_DFFE): \shift_register [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59041 (SB_DFFE): \shift_register [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59042 (SB_DFFE): \shift_register [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59043 (SB_DFFE): \shift_register [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$59006 (SB_DFFE): \shift_register [0] = 0
Handling FF init values in $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56734 (SB_DFFE): \max_corr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56735 (SB_DFFE): \max_corr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56736 (SB_DFFE): \max_corr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56737 (SB_DFFE): \max_corr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56738 (SB_DFFE): \max_corr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56739 (SB_DFFE): \max_corr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56733 (SB_DFFE): \max_corr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56745 (SB_DFFE): \offset [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56749 (SB_DFFE): \offset [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56748 (SB_DFFE): \offset [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56746 (SB_DFFE): \offset [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56750 (SB_DFFE): \offset [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56751 (SB_DFFE): \offset [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56752 (SB_DFFE): \offset [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56753 (SB_DFFE): \offset [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56754 (SB_DFFE): \offset [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56755 (SB_DFFE): \offset [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56757 (SB_DFF): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56744 (SB_DFFE): \offset [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56759 (SB_DFF): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56756 (SB_DFF): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56760 (SB_DFF): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56761 (SB_DFF): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56762 (SB_DFF): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56763 (SB_DFF): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56764 (SB_DFF): \count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56765 (SB_DFF): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56766 (SB_DFF): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56767 (SB_DFF): \count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56768 (SB_DFF): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56769 (SB_DFF): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56747 (SB_DFFE): \offset [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$56758 (SB_DFF): \count [0] = 0
Handling FF init values in $paramod\sampler\N=3.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57696 (SB_DFF): \ff2 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57697 (SB_DFF): \ff1 = 0
Handling FF init values in $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Handling FF init values in $paramod\strb_gen\N=3.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$60101 (SB_DFF): \counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$60100 (SB_DFF): \counter [0] = 0
Handling FF init values in $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57804 (SB_DFF): \rd_wrap = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57773 (SB_DFF): \wr_ptr_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57766 (SB_DFF): \wr_ptr_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57767 (SB_DFF): \wr_ptr_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57768 (SB_DFF): \wr_ptr_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57769 (SB_DFF): \wr_ptr_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57770 (SB_DFF): \wr_ptr_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57771 (SB_DFF): \wr_ptr_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57772 (SB_DFF): \wr_ptr_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57774 (SB_DFF): \wr_ptr_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57775 (SB_DFF): \wr_ptr_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57776 (SB_DFF): \wr_ptr_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57802 (SB_DFF): \rd_ptr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57778 (SB_DFF): \wr_wrap_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57777 (SB_DFF): \wr_ptr_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57780 (SB_DFF): \wr_ptr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57781 (SB_DFF): \wr_ptr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57782 (SB_DFF): \wr_ptr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57783 (SB_DFF): \wr_ptr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57784 (SB_DFF): \wr_ptr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57785 (SB_DFF): \wr_ptr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57786 (SB_DFF): \wr_ptr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57787 (SB_DFF): \wr_ptr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57788 (SB_DFF): \wr_ptr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57789 (SB_DFF): \wr_ptr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57779 (SB_DFF): \wr_ptr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57790 (SB_DFF): \wr_ptr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57792 (SB_DFF): \rd_ptr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57793 (SB_DFF): \rd_ptr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57794 (SB_DFF): \rd_ptr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57795 (SB_DFF): \rd_ptr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57796 (SB_DFF): \rd_ptr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57797 (SB_DFF): \rd_ptr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57798 (SB_DFF): \rd_ptr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57799 (SB_DFF): \rd_ptr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57800 (SB_DFF): \rd_ptr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57801 (SB_DFF): \rd_ptr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57791 (SB_DFF): \rd_ptr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$57803 (SB_DFF): \wr_wrap = 0
Handling FF init values in crc16.
Handling FF init values in crc5.
Handling FF init values in pll.
Handling FF init values in top.

3.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\bits_correlator\LENGTH=10\BANKS=16.
  Merging $auto$simplemap.cc:277:simplemap_mux$58064 (A=\in_vld, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58043 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$58045 (A=\shift_register [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58046 (A=\shift_register [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58044 (A=\in_dat, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58047 (A=\shift_register [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58048 (A=\shift_register [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58049 (A=\shift_register [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58050 (A=\shift_register [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58051 (A=\shift_register [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58052 (A=\shift_register [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$58053 (A=\shift_register [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$58042 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
  Merging $auto$simplemap.cc:277:simplemap_mux$56155 (A=\corr_dat [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56156 (A=\corr_dat [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56157 (A=\corr_dat [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56158 (A=\corr_dat [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56159 (A=\corr_dat [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56160 (A=\corr_dat [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56161 (A=\corr_dat [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56162 (A=\corr_dat [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56163 (A=\corr_dat [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56164 (A=\corr_dat [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56165 (A=\corr_dat [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56166 (A=\corr_dat [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56167 (A=\corr_dat [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56168 (A=\corr_dat [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56169 (A=\corr_dat [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56123 (A=\corr_dat [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56154 (A=\corr_dat [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56124 (A=\corr_dat [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56125 (A=\corr_dat [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56126 (A=\corr_dat [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56127 (A=\corr_dat [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56128 (A=\corr_dat [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56129 (A=\corr_dat [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56130 (A=\corr_dat [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56131 (A=\corr_dat [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56132 (A=\corr_dat [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56133 (A=\corr_dat [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56134 (A=\corr_dat [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56135 (A=\corr_dat [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56136 (A=\corr_dat [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56137 (A=\corr_dat [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56094 (A=\corr_dat [4], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56122 (A=\corr_dat [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56032 (A=$auto$wreduce.cc:460:run$26821 [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56092 (A=\corr_dat [2], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56095 (A=\corr_dat [5], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56096 (A=\corr_dat [6], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56097 (A=\corr_dat [7], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56098 (A=\corr_dat [8], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56099 (A=\corr_dat [9], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56100 (A=\corr_dat [10], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56101 (A=\corr_dat [11], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56102 (A=\corr_dat [12], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56103 (A=\corr_dat [13], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56104 (A=\corr_dat [14], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56052 (A=$procmux$26520.Y_B [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56093 (A=\corr_dat [3], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56090 (A=\corr_dat [0], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56091 (A=\corr_dat [1], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56053 (A=$procmux$26520.Y_B [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56045 (A=\max_symbol [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56033 (A=$auto$wreduce.cc:460:run$26821 [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56044 (A=\max_symbol [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56188 (A=\late_strobe, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$56187 (A=\ontime_strobe, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56016 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$56186 (A=\update_bit_symbol, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56017 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$56034 (A=$auto$wreduce.cc:460:run$26821 [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56035 (A=$auto$wreduce.cc:460:run$26821 [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56036 (A=$auto$wreduce.cc:460:run$26821 [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56037 (A=$auto$wreduce.cc:460:run$26821 [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56105 (A=\corr_dat [15], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56006 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\preamble_correlator\LENGTH=76\BANKS=16.
  Merging $auto$simplemap.cc:277:simplemap_mux$59132 (A=\shift_register [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59102 (A=\shift_register [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59095 (A=\shift_register [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59096 (A=\shift_register [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59097 (A=\shift_register [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59098 (A=\shift_register [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59099 (A=\shift_register [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59100 (A=\shift_register [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59246 (A=\in_vld, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59082 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$59101 (A=\shift_register [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59103 (A=\shift_register [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59104 (A=\shift_register [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59105 (A=\shift_register [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59106 (A=\shift_register [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59107 (A=\shift_register [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59108 (A=\shift_register [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59109 (A=\shift_register [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59110 (A=\shift_register [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59111 (A=\shift_register [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59112 (A=\shift_register [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59113 (A=\shift_register [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59114 (A=\shift_register [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59115 (A=\shift_register [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59116 (A=\shift_register [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59117 (A=\shift_register [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59118 (A=\shift_register [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59119 (A=\shift_register [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59120 (A=\shift_register [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59121 (A=\shift_register [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59122 (A=\shift_register [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59123 (A=\shift_register [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59124 (A=\shift_register [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59125 (A=\shift_register [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59126 (A=\shift_register [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59127 (A=\shift_register [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59128 (A=\shift_register [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59129 (A=\shift_register [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59130 (A=\shift_register [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59131 (A=\shift_register [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$59094 (A=\in_dat, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$59006 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
  Merging $auto$simplemap.cc:277:simplemap_mux$57001 (A=$procmux$26379_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57002 (A=$procmux$26379_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57003 (A=$procmux$26379_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57004 (A=$procmux$26379_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57005 (A=$procmux$26379_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57006 (A=$procmux$26379_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56989 (A=$procmux$26387_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57000 (A=$procmux$26379_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56990 (A=$procmux$26387_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56991 (A=$procmux$26387_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56953 (A=$procmux$26395_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56988 (A=$procmux$26387_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56957 (A=$procmux$26395_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57053 (A=\pop, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56770 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$56956 (A=$procmux$26395_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56954 (A=$procmux$26395_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56958 (A=$procmux$26395_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56959 (A=$procmux$26395_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56960 (A=$procmux$26395_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56961 (A=$procmux$26395_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56962 (A=$procmux$26395_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$56963 (A=$procmux$26395_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57040 (A=\next_state [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56757 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$56952 (A=$procmux$26395_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57042 (A=\next_count [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56759 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57039 (A=\next_state [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56756 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57043 (A=\next_count [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56760 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57044 (A=\next_count [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56761 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57045 (A=\next_count [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56762 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57046 (A=\next_count [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56763 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57047 (A=\next_count [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56764 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57048 (A=\next_count [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56765 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57049 (A=\next_count [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56766 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57050 (A=\next_count [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56767 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57051 (A=\next_count [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56768 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57052 (A=\next_count [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56769 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$56955 (A=$procmux$26395_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$57041 (A=\next_count [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$56758 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sampler\N=3.
  Merging $auto$simplemap.cc:277:simplemap_mux$57699 (A=\ff1, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57696 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57698 (A=\rx_in, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57697 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\strb_gen\N=3.
  Merging $auto$simplemap.cc:277:simplemap_mux$60088 (A=$procmux$22490_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$60101 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$60091 (A=$eq$../source/clk/strb_gen.v:17$22113_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$60102 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$60087 (A=$procmux$22490_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$60100 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
  Merging $auto$simplemap.cc:277:simplemap_mux$57817 (A=$procmux$26346_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57804 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57851 (A=\wr_ptr [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57773 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57844 (A=\wr_ptr [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57766 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57845 (A=\wr_ptr [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57767 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57846 (A=\wr_ptr [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57768 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57847 (A=\wr_ptr [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57769 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57848 (A=\wr_ptr [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57770 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57849 (A=\wr_ptr [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57771 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57850 (A=\wr_ptr [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57772 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57852 (A=\wr_ptr [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57774 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57853 (A=\wr_ptr [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57775 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57854 (A=\wr_ptr [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57776 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57816 (A=$procmux$26346_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57802 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57856 (A=\wr_wrap, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57778 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57855 (A=\wr_ptr [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57777 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57832 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57780 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57833 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57781 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57834 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57782 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57835 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57783 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57836 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57784 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57837 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57785 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57838 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57786 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57839 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57787 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57840 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57788 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57841 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57789 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57831 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57779 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57842 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57790 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57806 (A=$procmux$26346_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57792 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57807 (A=$procmux$26346_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57793 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57808 (A=$procmux$26346_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57794 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57809 (A=$procmux$26346_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57795 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57810 (A=$procmux$26346_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57796 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57811 (A=$procmux$26346_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57797 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57812 (A=$procmux$26346_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57798 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57813 (A=$procmux$26346_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57799 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57814 (A=$procmux$26346_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57800 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57815 (A=$procmux$26346_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57801 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57805 (A=$procmux$26346_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57791 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$57843 (A=$add$../source/fifo/sync_fifo.v:49$316_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$57803 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in crc16.
  Merging $auto$simplemap.cc:277:simplemap_mux$55752 (A=\crc [0], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55753 (A=\crc [1], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55754 (A=\crc [2], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55755 (A=\crc [3], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55756 (A=$xor$../source/crc/crc16.v:37$9_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55757 (A=\crc [5], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55758 (A=\crc [6], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55759 (A=\crc [7], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55760 (A=\crc [8], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55761 (A=\crc [9], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55762 (A=\crc [10], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55763 (A=$xor$../source/crc/crc16.v:30$8_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55764 (A=\crc [12], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55765 (A=\crc [13], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55766 (A=\crc [14], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55751 (A=\inv, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55735 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in crc5.
  Merging $auto$simplemap.cc:277:simplemap_mux$55799 (A=\crc [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55800 (A=\crc [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55801 (A=$xor$../source/crc/crc5.v:26$4_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55802 (A=\crc [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$55798 (A=\inv, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$55793 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in pll.
Merging set/reset $_MUX_ cells into SB_FFs in top.

3.37. Executing ICE40_OPT pass (performing simple optimizations).

3.37.1. Running ICE40 specific optimizations.

3.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
<suppressed ~150 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
<suppressed ~95 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
<suppressed ~406 debug messages>
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
<suppressed ~18 debug messages>
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
<suppressed ~1 debug messages>
Optimizing module $paramod\strb_gen\N=3.
<suppressed ~2 debug messages>
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
<suppressed ~16 debug messages>
Optimizing module crc5.
<suppressed ~2 debug messages>
Optimizing module pll.
Optimizing module top.

3.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
<suppressed ~27 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
<suppressed ~282 debug messages>
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
<suppressed ~114 debug messages>
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
<suppressed ~201 debug messages>
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
<suppressed ~45 debug messages>
Finding identical cells in module `\crc5'.
<suppressed ~12 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 227 cells.

3.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 199 unused cells and 1562 unused wires.
<suppressed ~209 debug messages>

3.37.6. Rerunning OPT passes. (Removed registers in this run.)

3.37.7. Running ICE40 specific optimizations.

3.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
<suppressed ~23 debug messages>
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.12. Rerunning OPT passes. (Removed registers in this run.)

3.37.13. Running ICE40 specific optimizations.

3.37.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\bits_correlator\LENGTH=10\BANKS=16.
Optimizing module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=76\BANKS=16.
Optimizing module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58.
Optimizing module $paramod\sampler\N=3.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=3.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module pll.
Optimizing module top.

3.37.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\bits_correlator\LENGTH=10\BANKS=16'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=76\BANKS=16'.
Finding identical cells in module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58'.
Finding identical cells in module `$paramod\sampler\N=3'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=3'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.16. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=10\BANKS=16..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
Finding unused cells or wires in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
Finding unused cells or wires in module $paramod\sampler\N=3..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=3..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.18. Finished OPT passes. (There is nothing left to do.)

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.38.2. Continuing TECHMAP pass.

3.38.3. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping \$_DLATCH_P_.$ternary$/usr/local/bin/../share/yosys/ice40/latches_map.v:10$62942 ($mux).

3.38.4. Executing OPT pass (performing simple optimizations).

3.38.4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

3.38.4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

3.38.4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \$_DLATCH_P_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.38.4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \$_DLATCH_P_.
Performed a total of 0 changes.

3.38.4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

3.38.4.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.38.4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCH_P_..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.38.4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

3.38.4.9. Rerunning OPT passes. (Maybe there is more to do..)

3.38.4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \$_DLATCH_P_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.38.4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \$_DLATCH_P_.
Performed a total of 0 changes.

3.38.4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

3.38.4.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.38.4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCH_P_..

3.38.4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

3.38.4.16. Finished OPT passes. (There is nothing left to do.)
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~14 debug messages>

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `$paramod\bits_correlator\LENGTH=10\BANKS=16' to `<abc-temp-dir>/input.blif'..
Extracted 180 gates and 320 wires to a netlist network with 138 inputs and 149 outputs.

3.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     144.
ABC: Participating nodes from both networks       =     315.
ABC: Participating nodes from the first network   =     150. (  81.97 % of nodes)
ABC: Participating nodes from the second network  =     165. (  90.16 % of nodes)
ABC: Node pairs (any polarity)                    =     150. (  81.97 % of names can be moved)
ABC: Node pairs (same polarity)                   =     150. (  81.97 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      182
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:      138
ABC RESULTS:          output signals:      149
Removing temp directory.

3.39.2. Extracting gate netlist of module `$paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1' to `<abc-temp-dir>/input.blif'..
Extracted 284 gates and 404 wires to a netlist network with 119 inputs and 53 outputs.

3.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      77.
ABC: Participating nodes from both networks       =     169.
ABC: Participating nodes from the first network   =      80. (  60.61 % of nodes)
ABC: Participating nodes from the second network  =      89. (  67.42 % of nodes)
ABC: Node pairs (any polarity)                    =      80. (  60.61 % of names can be moved)
ABC: Node pairs (same polarity)                   =      69. (  52.27 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      131
ABC RESULTS:        internal signals:      232
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       53
Removing temp directory.

3.39.3. Extracting gate netlist of module `$paramod\preamble_correlator\LENGTH=76\BANKS=16' to `<abc-temp-dir>/input.blif'..
Extracted 196 gates and 336 wires to a netlist network with 139 inputs and 138 outputs.

3.39.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     134.
ABC: Participating nodes from both networks       =     315.
ABC: Participating nodes from the first network   =     147. (  85.96 % of nodes)
ABC: Participating nodes from the second network  =     168. (  98.25 % of nodes)
ABC: Node pairs (any polarity)                    =     147. (  85.96 % of names can be moved)
ABC: Node pairs (same polarity)                   =     138. (  80.70 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.3.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      170
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:      139
ABC RESULTS:          output signals:      138
Removing temp directory.

3.39.4. Extracting gate netlist of module `$paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$63431: \next_state [0] -> \next_state [0]
                                               \next_state [0] -> $auto$rtlil.cc:2060:NotGate$60270
                                               \next_state [0] -> $auto$simplemap.cc:256:simplemap_eqne$56716
                                               \next_state [0] -> $auto$simplemap.cc:168:logic_reduce$56726
Breaking loop using new signal $abcloop$63432: \next_state [1] -> \next_state [1]
                                               \next_state [1] -> $auto$rtlil.cc:2060:NotGate$60276
                                               \next_state [1] -> $auto$simplemap.cc:256:simplemap_eqne$56673
                                               \next_state [1] -> $auto$simplemap.cc:168:logic_reduce$56726
Breaking loop using new signal $abcloop$63433: \next_count [0] -> \next_count [0]
Breaking loop using new signal $abcloop$63434: \next_count [1] -> \next_count [1]
Breaking loop using new signal $abcloop$63435: \next_count [2] -> \next_count [2]
Breaking loop using new signal $abcloop$63436: \next_count [3] -> \next_count [3]
Breaking loop using new signal $abcloop$63437: \next_count [4] -> \next_count [4]
Breaking loop using new signal $abcloop$63438: \next_count [5] -> \next_count [5]
Breaking loop using new signal $abcloop$63439: \next_count [6] -> \next_count [6]
Breaking loop using new signal $abcloop$63440: \next_count [7] -> \next_count [7]
Breaking loop using new signal $abcloop$63441: \next_count [8] -> \next_count [8]
Breaking loop using new signal $abcloop$63442: \next_count [9] -> \next_count [9]
Breaking loop using new signal $abcloop$63443: \next_count [10] -> \next_count [10]
Breaking loop using new signal $abcloop$63444: \next_count [11] -> \next_count [11]
Extracted 614 gates and 792 wires to a netlist network with 176 inputs and 162 outputs.

3.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     246.
ABC: Participating nodes from both networks       =     610.
ABC: Participating nodes from the first network   =     245. (  83.62 % of nodes)
ABC: Participating nodes from the second network  =     365. ( 124.57 % of nodes)
ABC: Node pairs (any polarity)                    =     245. (  83.62 % of names can be moved)
ABC: Node pairs (same polarity)                   =     204. (  69.62 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      292
ABC RESULTS:        internal signals:      454
ABC RESULTS:           input signals:      176
ABC RESULTS:          output signals:      162
Removing temp directory.

3.39.5. Extracting gate netlist of module `$paramod\sampler\N=3' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.6. Extracting gate netlist of module `$paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

3.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       5.
ABC: Participating nodes from both networks       =       9.
ABC: Participating nodes from the first network   =       4. (  80.00 % of nodes)
ABC: Participating nodes from the second network  =       5. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =       4. (  80.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  80.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.39.7. Extracting gate netlist of module `$paramod\strb_gen\N=3' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 3 outputs.

3.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       7.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       4. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.39.8. Extracting gate netlist of module `$paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1' to `<abc-temp-dir>/input.blif'..
Extracted 89 gates and 145 wires to a netlist network with 56 inputs and 30 outputs.

3.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      36.
ABC: Participating nodes from both networks       =      74.
ABC: Participating nodes from the first network   =      35. (  70.00 % of nodes)
ABC: Participating nodes from the second network  =      39. (  78.00 % of nodes)
ABC: Node pairs (any polarity)                    =      35. (  70.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =      35. (  70.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       49
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       30
Removing temp directory.

3.39.9. Extracting gate netlist of module `\crc16' to `<abc-temp-dir>/input.blif'..
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 5 outputs.

3.39.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       7.
ABC: Participating nodes from both networks       =      12.
ABC: Participating nodes from the first network   =       6. (  60.00 % of nodes)
ABC: Participating nodes from the second network  =       6. (  60.00 % of nodes)
ABC: Node pairs (any polarity)                    =       6. (  60.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  40.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.9.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        9
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:        5
Removing temp directory.

3.39.10. Extracting gate netlist of module `\crc5' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.39.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       5.
ABC: Participating nodes from both networks       =       9.
ABC: Participating nodes from the first network   =       4. (  66.67 % of nodes)
ABC: Participating nodes from the second network  =       5. (  83.33 % of nodes)
ABC: Node pairs (any polarity)                    =       4. (  66.67 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  66.67 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.10.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        5
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.39.11. Extracting gate netlist of module `\pll' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.12. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.40. Executing ICE40_WRAPCARRY pass (wrap carries).

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 219 unused cells and 1353 unused wires.

3.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      237
  1-LUT               13
  2-LUT              157
  3-LUT                3
  4-LUT               64

Eliminating LUTs.
Number of LUTs:      237
  1-LUT               13
  2-LUT              157
  3-LUT                3
  4-LUT               64

Combining LUTs.
Number of LUTs:      193
  1-LUT               13
  2-LUT               93
  3-LUT               23
  4-LUT               64
Discovering LUTs.
Number of LUTs:      177
  1-LUT               18
  2-LUT               74
  3-LUT                5
  4-LUT               80

Eliminating LUTs.
Number of LUTs:      177
  1-LUT               18
  2-LUT               74
  3-LUT                5
  4-LUT               80

Combining LUTs.
Number of LUTs:      172
  1-LUT               18
  2-LUT               64
  3-LUT               10
  4-LUT               80
Discovering LUTs.
Number of LUTs:      255
  1-LUT                7
  2-LUT              131
  3-LUT               78
  4-LUT               39

Eliminating LUTs.
Number of LUTs:      255
  1-LUT                7
  2-LUT              131
  3-LUT               78
  4-LUT               39

Combining LUTs.
Number of LUTs:      197
  1-LUT                7
  2-LUT               67
  3-LUT               84
  4-LUT               39
Discovering LUTs.
Number of LUTs:      304
  1-LUT                7
  2-LUT               45
  3-LUT              129
  4-LUT              123

Eliminating LUTs.
Number of LUTs:      304
  1-LUT                7
  2-LUT               45
  3-LUT              129
  4-LUT              123

Combining LUTs.
Number of LUTs:      304
  1-LUT                7
  2-LUT               45
  3-LUT              129
  4-LUT              123
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                2
  3-LUT                1

Eliminating LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                2
  3-LUT                1

Combining LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                2
  3-LUT                1
Discovering LUTs.
Number of LUTs:        3
  2-LUT                3

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                3

Combining LUTs.
Number of LUTs:        3
  2-LUT                3
Discovering LUTs.
Number of LUTs:       88
  1-LUT               12
  2-LUT               33
  3-LUT               28
  4-LUT               15

Eliminating LUTs.
Number of LUTs:       88
  1-LUT               12
  2-LUT               33
  3-LUT               28
  4-LUT               15

Combining LUTs.
Number of LUTs:       75
  1-LUT               12
  2-LUT               20
  3-LUT               15
  4-LUT               28
Discovering LUTs.
Number of LUTs:        9
  2-LUT                4
  4-LUT                5

Eliminating LUTs.
Number of LUTs:        9
  2-LUT                4
  4-LUT                5

Combining LUTs.
Number of LUTs:        9
  2-LUT                4
  4-LUT                5
Discovering LUTs.
Number of LUTs:        5
  2-LUT                3
  3-LUT                2

Eliminating LUTs.
Number of LUTs:        5
  2-LUT                3
  3-LUT                2

Combining LUTs.
Number of LUTs:        5
  2-LUT                3
  3-LUT                2
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0

Eliminated 0 LUTs.
Combined 120 LUTs.
<suppressed ~6359 debug messages>

3.43. Executing TECHMAP pass (map to technology primitives).

3.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110010101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000110000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110010100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001101011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101110111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010101011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
No more expansions possible.
<suppressed ~2145 debug messages>
Removed 0 unused cells and 2036 unused wires.

3.44. Executing AUTONAME pass.
Renamed 1789 objects in module $paramod\bits_correlator\LENGTH=10\BANKS=16 (37 iterations).
Renamed 2923 objects in module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1 (31 iterations).
Renamed 2606 objects in module $paramod\preamble_correlator\LENGTH=76\BANKS=16 (37 iterations).
Renamed 8599 objects in module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58 (42 iterations).
Renamed 2 objects in module $paramod\sampler\N=3 (2 iterations).
Renamed 24 objects in module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1 (4 iterations).
Renamed 15 objects in module $paramod\strb_gen\N=3 (4 iterations).
Renamed 961 objects in module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1 (15 iterations).
Renamed 49 objects in module crc16 (5 iterations).
Renamed 19 objects in module crc5 (4 iterations).
<suppressed ~2460 debug messages>

3.45. Executing HIERARCHY pass (managing design hierarchy).

3.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=10\BANKS=16
Used module:     \pll
Used module:     $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58
Used module:         $paramod\preamble_correlator\LENGTH=76\BANKS=16
Used module:         $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:     $paramod\sampler\N=3
Used module:         $paramod\strb_gen\N=3

3.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=10\BANKS=16
Used module:     \pll
Used module:     $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58
Used module:         $paramod\preamble_correlator\LENGTH=76\BANKS=16
Used module:         $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1
Used module:     $paramod\sampler\N=3
Used module:         $paramod\strb_gen\N=3
Removing unused module `\crc16'.
Removing unused module `\crc5'.
Removed 2 unused modules.

3.46. Printing statistics.

=== $paramod\preamble_correlator\LENGTH=76\BANKS=16 ===

   Number of wires:                152
   Number of wire bits:           1918
   Number of public wires:         152
   Number of public wire bits:    1918
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                316
     SB_CARRY                       79
     SB_DFFESR                      39
     SB_DFFSR                        1
     SB_LUT4                       197

=== $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58 ===

   Number of wires:                351
   Number of wire bits:            665
   Number of public wires:         351
   Number of public wire bits:     665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                485
     $paramod\preamble_correlator\LENGTH=76\BANKS=16      1
     $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1      1
     SB_CARRY                      141
     SB_DFFESR                      23
     SB_DFFSR                       15
     SB_LUT4                       304

=== $paramod\sampler\N=3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod\strb_gen\N=3           1
     SB_DFFSR                        2

=== $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1 ===

   Number of wires:                 16
   Number of wire bits:             70
   Number of public wires:          16
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     SB_DFF                          1
     SB_LUT4                         4
     SB_RAM40_4K                     2

=== $paramod\strb_gen\N=3 ===

   Number of wires:                  7
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     SB_DFFSR                        3
     SB_LUT4                         3

=== $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1 ===

   Number of wires:                 72
   Number of wire bits:            186
   Number of public wires:          72
   Number of public wire bits:     186
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1      1
     SB_CARRY                       48
     SB_DFFSR                       39
     SB_LUT4                        75

=== $paramod\bits_correlator\LENGTH=10\BANKS=16 ===

   Number of wires:                189
   Number of wire bits:            637
   Number of public wires:         189
   Number of public wire bits:     637
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                296
     SB_CARRY                       92
     SB_DFFESR                      10
     SB_DFFSR                        1
     SB_LUT4                       193

=== $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1 ===

   Number of wires:                225
   Number of wire bits:            428
   Number of public wires:         225
   Number of public wire bits:     428
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                317
     $paramod\bits_correlator\LENGTH=10\BANKS=16      1
     SB_CARRY                       79
     SB_DFFE                         4
     SB_DFFESR                      42
     SB_DFFESS                      16
     SB_DFFSR                        3
     SB_LUT4                       172

=== pll ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_PLL40_CORE                   1

=== top ===

   Number of wires:                 21
   Number of wire bits:             24
   Number of public wires:          21
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1      1
     $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58      1
     $paramod\sampler\N=3            1
     pll                             1

=== design hierarchy ===

   top                               1
     $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1      1
       $paramod\bits_correlator\LENGTH=10\BANKS=16      1
     $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58      1
       $paramod\preamble_correlator\LENGTH=76\BANKS=16      1
       $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1      1
         $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1      1
     $paramod\sampler\N=3            1
       $paramod\strb_gen\N=3         1
     pll                             1

   Number of wires:               1044
   Number of wire bits:           3947
   Number of public wires:        1044
   Number of public wire bits:    3947
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1589
     SB_CARRY                      439
     SB_DFF                          1
     SB_DFFE                         4
     SB_DFFESR                     114
     SB_DFFESS                      16
     SB_DFFSR                       64
     SB_LUT4                       948
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     2

3.47. Executing CHECK pass (checking for obvious problems).
checking module $paramod\preamble_correlator\LENGTH=76\BANKS=16..
checking module $paramod\preamble_detector\LENGTH=76\BANKS=16\HI_THRESHOLD=70\LO_THRESHOLD=58..
checking module $paramod\sampler\N=3..
checking module $paramod\sdp_1clk_bram\ADDR_WIDTH=12\DATA_WIDTH=1..
checking module $paramod\strb_gen\N=3..
checking module $paramod\sync_fifo\ADDR_WIDTH=12\DATA_WIDTH=1..
checking module $paramod\bits_correlator\LENGTH=10\BANKS=16..
checking module $paramod\bits_detector\LENGTH=10\BANKS=16\EL_GATES=1..
checking module pll..
checking module top..
found and reported 0 problems.

4. Executing BLIF backend.

5. Executing JSON backend.

Warnings: 10 unique messages, 18 total
End of script. Logfile hash: 044e0d0699, CPU: user 8.50s system 0.28s, MEM: 185.50 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 22% 30x opt_clean (1 sec), 18% 31x opt_expr (1 sec), ...
