Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
| Date         : Tue Mar 17 16:48:23 2015
| Host         : Latitude-E5530 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   715 |
| Minimum Number of register sites lost to control set restrictions |  2178 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4486 |         1197 |
| No           | No                    | Yes                    |             646 |          188 |
| No           | Yes                   | No                     |            2111 |          752 |
| Yes          | No                    | No                     |            3360 |          902 |
| Yes          | No                    | Yes                    |             477 |          147 |
| Yes          | Yes                   | No                     |            3014 |          932 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                         Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg                                                                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/wr_rst_asreg_d1                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/peripheral_reset[0]                                                                                                                                                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                                        | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/rst_d2                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                        |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                      |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_stg1_wr_rd_cnt[2]_i_1                                                                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/wr_rst_asreg_d1                                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/TFT_CTRL_I/tft_rst                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_burst_type_reg0                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg                                                                                                       |                1 |              1 |
|  design_1_i/pmod_input2_0/inst/clk50  |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                                        | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                                          | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/b_push                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                                          | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_tempmon_state[10]_i_1                                                                                                                                                                                                        | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                        | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                      |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                      |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                        | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                                          | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                      |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/rd_rst_asreg_d1                                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/TFT_CTRL_I/tft_rst                                                                                                                                                                                      |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                                                                      |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                                          | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                        |                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/fifo_generator_0/U0/rd_rst_asreg_d1                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/peripheral_reset[0]                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                        |                                                                                                                                                                                                                                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                                          | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                                        | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                                          | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/wr_rst_asreg_d1                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                                        | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/wr_rst_asreg_d1                                                        | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/rd_rst_asreg_d1                                                        | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              1 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/rd_rst_asreg_d1                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RST_FULL_FF                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_256_319_16_16_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_256_319_15_15_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_192_255_16_16_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_192_255_15_15_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_128_191_16_16_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_128_191_15_15_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_0_63_16_16_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_0_63_15_15_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                |                                                                                                                                                                                                                                                           | design_1_i/fifo_generator_0/U0/rst_d2                                                                                                                                                                                           |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_320_383_15_15_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                        | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                              |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                |                                                                                                                                                                                                                                                           | design_1_i/fifo_generator_0/U0/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RST_FULL_FF                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/fifo_generator_0/U0/RD_RST                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RST_FULL_FF                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RST_FULL_FF                                                    |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_2                                                                                                                                                                                                | design_1_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_1                                                                                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_64_127_16_16_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RST_FULL_FF                                                    |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                   |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_64_127_15_15_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RST_FULL_FF                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_448_511_16_16_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RST_FULL_FF                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                 |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                               |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_448_511_15_15_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3                                                                               |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_384_447_16_16_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_384_447_15_15_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RST_FULL_FF                                                    |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                   |                1 |              2 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                   |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_320_383_16_16_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RST_FULL_FF                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3                                                                               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                           |                1 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                          |                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                          |                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                      | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                      | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              3 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/r_push                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                                                        | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                               |                1 |              3 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/load_stage2                                                                                                                                         |                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                         |                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                      | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/fifo_generator_0/U0/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                     |                1 |              3 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                               |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/RD_RST                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                            |                1 |              3 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                               |                2 |              3 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                  |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                                                        | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                       |                1 |              3 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_448_511_12_14_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_448_511_3_5_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_448_511_6_8_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_448_511_9_11_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/rst_mig_7series_0_81M/lpf_int                                                                                                                                                                                        |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_64_127_0_2_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_64_127_12_14_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_64_127_3_5_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_64_127_6_8_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                    | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_fp_cnt0                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                          |                3 |              4 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/tft_rst                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_cmd_pipe_plus.mc_data_offset[5]_i_1                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_x/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[2]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_x/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[3]                          |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_y/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[3]                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_y/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/first_q[2]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/bus_struct_reset[0]                                                                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inverted_reset                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0                                                                                  |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/pmod_input2_0/OV7670_XCLK | design_1_i/pmod_input2_0/inst/IIC/mI2C_GO2_out                                                                                                                                                                                                            | design_1_i/pmod_input2_0/inst/o                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_rdc2pcc_cmd_ready                                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_fp_cnt0                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_calib_data_offset_0[5]_i_1                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            |                                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                                                                                                                                                                  |                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                   | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out2   | design_1_i/mig_7series_0/n_0_FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                       |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    | design_1_i/mdm_1/U0/n_0_TDI_Shifter[3]_i_1                                                                                                                                                                                                                | design_1_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_bp_cnt1                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/WB_Halted                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/n_0_EX_ALU_Op[0]_i_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_2                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_cal2_state_r[3]_i_1                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                    |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_cnt_read[3]_i_1                                                                                                                                                                                                              | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4                                                                                                                     |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                                                                                                        | design_1_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                                                                                              |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_sync_cntr[3]_i_2                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                   |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_128_191_9_11_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                            | design_1_i/mig_7series_0/n_0_detect_rd_cnt[3]_i_1                                                                                                                                                                               |                2 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                             | design_1_i/mig_7series_0/n_0_num_refresh[3]_i_1                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                              | design_1_i/mig_7series_0/n_0_oclk_wr_cnt[3]_i_1                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/wr_accepted                                                                                                                                                            | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |                1 |              4 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/wr_data_en                                                                                                                                                                      | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                |                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/peripheral_reset[0]                                                                                                                                                                               |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_0_63_0_2_i_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_0_63_12_14_i_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_0_63_3_5_i_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_0_63_6_8_i_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_0_63_9_11_i_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_128_191_0_2_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_128_191_12_14_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_128_191_3_5_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_128_191_6_8_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_64_127_9_11_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_192_255_0_2_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_192_255_12_14_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_192_255_3_5_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_192_255_6_8_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_192_255_9_11_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_256_319_0_2_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_256_319_12_14_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_256_319_3_5_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_256_319_6_8_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_256_319_9_11_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_320_383_0_2_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_320_383_12_14_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_320_383_3_5_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_320_383_6_8_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_320_383_9_11_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_384_447_0_2_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_384_447_12_14_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_384_447_3_5_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_384_447_6_8_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_384_447_9_11_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              4 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_RAM_reg_448_511_0_2_i_1                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RD_RST                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]             |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]             |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                                        |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                                                                      | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_maint_controller.maint_wip_r_lcl_i_1                                                                                                                                                               |                4 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_entry_cnt[4]_i_1                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                 |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_entry_cnt[4]_i_1__0                                                                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2   |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__5                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_129_out                                                                                                                                             |                                                                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_my_empty[4]_i_1__0                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                 |                3 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_12_out                                                                                                                                              |                                                                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_51_out                                                                                                                                              |                                                                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_90_out                                                                                                                                              |                                                                                                                                                                                                                                 |                5 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sel                                                                                                                                                              | design_1_i/mig_7series_0/n_0_maint_prescaler.maint_prescaler_r[4]_i_1                                                                                                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                                        |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]             |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__4                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                       |                3 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_cmd_ns[1]                                                                                                                                                     | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                    |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                       |                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_not_empty_wait_cnt[4]_i_1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_FIFO_Reset                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/rd_accepted                                                                                                                                                            | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                3 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | design_1_i/mig_7series_0/n_0_RD_PRI_REG.rd_wait_limit[4]_i_1                                                                                                                                                                    |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | design_1_i/mig_7series_0/n_0_RD_PRI_REG.wr_wait_limit[4]_i_1                                                                                                                                                                    |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__3                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                    | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_bp_cnt0                                                                                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__2                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__1                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__0                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                           |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                       |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]              |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                                        |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/clk_ce_pos                                                                                                                                                                                                             | design_1_i/axi_tft_0/U0/TFT_CTRL_I/vsync_rst                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RD_RST                                       |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/s_axi_awready[0]                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/lpf_int                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                                    |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                                        |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                                 |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                  | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RD_RST                                       |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt[4]_i_1                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/eof_pulse                                                                                                                                                                                                              | design_1_i/axi_tft_0/U0/n_0_trans_cnt[0]_i_1                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                       |                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                         |                1 |              5 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_init_state_r[5]_i_1                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                                    |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                                                                | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_2                                                                                                                                                                                                | design_1_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_1                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                                                                | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/clear                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_cmd_depth[5]_i_1                                                                                                                                                                                | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                           |                                                                                                                                                                                                                                 |                4 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_cnt_read[5]_i_1                                                                                                                                                                                                              | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_cmd_depth[5]_i_1                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_cnt_read[5]_i_1__0                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4                                                                                                                     |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_dec_cnt[5]_i_1                                                                                                                                                                                                               | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                    |                4 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_stable_pass_cnt[5]_i_1                                                                                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                2 |              6 |
|  design_1_i/pmod_input2_0/OV7670_XCLK | design_1_i/pmod_input2_0/n_0_SD_COUNTER[5]_i_1                                                                                                                                                                                                            | design_1_i/pmod_input2_0/inst/o                                                                                                                                                                                                 |                4 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_init_dec_cnt[5]_i_1                                                                                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_cmd_depth[5]_i_1                                                                                                                                                                                | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                         | design_1_i/mig_7series_0/n_0_delay_cnt_r[5]_i_1                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in24_out                                                                              | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                    |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                         | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                    |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0                                                                                                                         | design_1_i/mig_7series_0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                                                                               |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                      | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1                                                                                                                     |                3 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                    | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_BP_SYNC/n_0_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1                                                                                                                               |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                            |                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | design_1_i/rst_mig_7series_0_81M/clear                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/n_0_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                                  |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    | design_1_i/mdm_1/U0/n_0_count[0]__0_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_INTR_SYNC/n_0_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/GET_LINE_SYNC/n_0_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.scndry_out_i_1                                                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/rst_d2                                                                                                                        |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_DI                                                                                                                                  |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_inc_cnt[5]_i_1                                                                                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                                           |                2 |              6 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                      | design_1_i/mig_7series_0/n_0_po_delay_cnt_r[5]_i_1                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                4 |              7 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_cnt_cmd_r[6]_i_1                                                                                                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_y/U0/i_synth/n_0_i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]                       |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_p_cnt0                                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_x/U0/i_synth/n_0_i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_del/opt_has_pipe.i_pipe[3].pipe_reg[3][0]                       |                5 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_y/U0/i_synth/n_0_opt_has_pipe.first_q[15]_i_1                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_x/U0/i_synth/n_0_opt_has_pipe.first_q[15]_i_1                                                                                                                              |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1__0                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |                2 |              7 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4                                                                                                                     |                5 |              7 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_RD_PRI_REG.wr_starve_cnt[6]_i_2                                                                                                                                                                                              | design_1_i/mig_7series_0/n_0_RD_PRI_REG.wr_starve_cnt[6]_i_1                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_232_out                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_198_out                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_168_out                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_137_out                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                            | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                               |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q[63]_i_1                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_uartlite_0/U0/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/s_axi_arready[0]                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/s_axi_arready[1]                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/s_axi_awready[1]                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                                                                                                                        |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_sig_xfer_end_strb_reg[7]_i_2                                                                                                                                                                                                  | design_1_i/axi_tft_0/U0/n_0_sig_xfer_end_strb_reg[7]_i_1                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                                                      | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_3_out                                                                                   |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_14_out                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]              |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_14_out                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]             |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_14_out                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]             |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                    |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_wr_ptr[3]_i_1                                                                                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                 |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_wr_ptr[3]_i_1__0                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                 |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_wr_ptr[3]_i_1__1                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                 |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_wr_ptr[3]_i_1__2                                                                                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                   |                4 |              8 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads02_out                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_14_out                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]             |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_int_addr[3]_i_1                                                                                                                                                                                                              | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_int_addr[3]_i_1__0                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_my_empty[4]_i_1                                                                                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_14_out                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                                                                         |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                                             | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                6 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                          |                2 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/mdm_1/U0/n_0_command[0]_i_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                      | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1__0                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                  |                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                                                                               |                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                 |                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                                                                         |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                    | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                          |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                                                                         |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/SRL16_En                                                                                                                                                  |                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    | design_1_i/mdm_1/U0/n_0_tdi_shifter[0]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                      | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                                                        | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1__0                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                  |                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                      | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_new_cmd                                                                                                        | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_pushed_commands[7]_i_1__0                                                                                                                                             |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                 |                2 |              8 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                    | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                                                                                                                                                        |                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                  |                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_2_in                                                                                                    | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[8]_i_1                                             |                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                 |                3 |              9 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_10_in                                                                                                                 | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                2 |              9 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_2_in                                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[8]_i_1                                             |                                                                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                 |                5 |              9 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |                2 |              9 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                 |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i    |                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                 |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/n_0_current_y[8]_i_1                                                                                                                                                                                                        | design_1_i/position_locator_0/n_0_current_pixel[16]_i_1                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_2_in                                                                                                    | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                3 |              9 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[8]_i_1                                             |                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i    |                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                 | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/trans_cnt_tc_pulse                                                                                                                                                                                                     | design_1_i/axi_tft_0/U0/TFT_CTRL_I/trans_cnt1                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                    | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_l_cnt0                                                                                                                                                                            |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i    |                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                             | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RD_RST                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/en_16x_Baud                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                              | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RST                                          |                2 |             10 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_tempmon_state[10]_i_1                                                                                                                                                                                                        | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                    |                5 |             10 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                          |                9 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                             | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RD_RST                                       |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RST                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                             | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                               | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                         |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RST                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RST                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                             | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/inst/AvgFilter/enable_increment                                                                                                                                                                                             | design_1_i/position_locator_0/n_0_current_x[9]_i_1                                                                                                                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                              | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RST                                                          |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RST                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                              | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RST                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                         |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                             | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data1                                                                                                                                                                    |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                7 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                              | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RST                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                             | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/RD_RST                                       |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                8 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RST                                                            |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                               | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/RD_RST                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_pix_cnt0                                                                                                                                                                          |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_BP_SYNC/scndry_out                                                                                                                                                                                                   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/master_rst                                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out2   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/sample_timer_en                                                                                                                                                                                   | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_TFT_base_addr[0]_i_1                                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data1                                                                                                                                                                    |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/n_0_BRAM_TFT_addr[0]_i_2                                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/BRAM_TFT_addr0                                                                                                                                                                |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_sig_btt_cntr[11]_i_1                                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                4 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                 |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/RST                                                                                                                           |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/pop_mi_data                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                8 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_3_out                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]             |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2   | design_1_i/mig_7series_0/n_0_FSM_onehot_xadc_supplied_temperature.tempmon_state[0]_i_1                                                                                                                                                                    | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                       |                2 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_3_out                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]              |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_3_out                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]             |                4 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                     | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                                   |                3 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/sr_valid_r2                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                                   |                3 |             12 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                 |                4 |             12 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                 |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/pop_mi_data                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                4 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1                                                                                                                                                                               |                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_2_in                                                                                                              | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RED0                                                                                                                                                                          |                2 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                    | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                       |                3 |             12 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                 |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_2_in                                                                                                              | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/p_2_in                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/pop_mi_data                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2   |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                       |                5 |             13 |
| ~design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/tft_rst                                                                                                                                                                                      |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/mn_request_set                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/master_rst                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/s_axi_awready                                                                                                                                                                                            |                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out2   |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sys_rst_act_hi                                                                                                                                    |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/s_axi_arready                                                                                                                                                                                            |                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |                7 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/s_axi_awready                                                                                                                                                                                            |                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/s_axi_awready                                                                                                                                                                                            |                                                                                                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/s_axi_arready                                                                                                                                                                                            |                                                                                                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/s_axi_arready                                                                                                                                                                                            |                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                 |                3 |             15 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                    |                7 |             15 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1                                   |                7 |             16 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                                                                             | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                              |                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                                                       |                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                                                       |                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                4 |             16 |
|  design_1_i/pmod_input2_0/OV7670_XCLK | design_1_i/pmod_input2_0/n_0_LUT_INDEX_rep[7]_i_1                                                                                                                                                                                                         | design_1_i/pmod_input2_0/inst/o                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                                                       |                                                                                                                                                                                                                                 |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                              |                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                                                       |                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_TFT_iic_reg_data[0]_i_1                                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data1                                                                                                                                                                    |                7 |             16 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_we                                                                                                                                                 |                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                                                       |                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                              |                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Write_Imm_Reg                                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                                                       |                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |                8 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/FIFO_read                                                                                                                                                                                                                   | design_1_i/position_locator_0/n_0_current_pixel[16]_i_1                                                                                                                                                                         |                8 |             17 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |                9 |             17 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/pmod_input2_0/inst/p_0_in1_in                                                                                                                                                                                                                  |                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                                                                                                        | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i[0]                                                                                                                                                    |               12 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                                                                                                                                 | design_1_i/fifo_generator_0/U0/RD_RST                                                                                                                                                                                           |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/tft_rst                                                                                                                                                                                      |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]             |                4 |             20 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]              |                3 |             20 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]             |                4 |             20 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]              |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]             |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]             |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_wdc2pcc_cmd_ready                                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]              |                6 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]              |                3 |             20 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]             |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/reset                                                                                                                             |                8 |             20 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/RD_RST                                                                                                                        |                5 |             20 |
|  OV7670_PCLK_IBUF_BUFG                |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |               11 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |               11 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_x/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/op_state[3]                               |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_y/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/op_state[3]                               |                6 |             22 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                   | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |               13 |             23 |
|  design_1_i/pmod_input2_0/inst/clk50  |                                                                                                                                                                                                                                                           | design_1_i/pmod_input2_0/inst/clear                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i[0]                                                                              |                4 |             24 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                                             | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4                                                                                                                     |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |               10 |             24 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                                    |               19 |             24 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                                          | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4                                                                                                                     |                8 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |               10 |             24 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                                         |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_awready                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |               12 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/s_axi_arready                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_queue_id[0]_i_1                                                                                                                                                       |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[25]_i_1                                                            |                                                                                                                                                                                                                                 |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                    |                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                    |                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                    |                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                                             |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[25]_i_1                                                            |                                                                                                                                                                                                                                 |                4 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                         |                                                                                                                                                                                                                                 |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[25]_i_1                                                            |                                                                                                                                                                                                                                 |                5 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                8 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |               13 |             26 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                                    |               11 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[25]_i_1                                                              |                                                                                                                                                                                                                                 |                7 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[25]_i_1                                                              |                                                                                                                                                                                                                                 |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/n_0_goreg_dm.dout_i[25]_i_1                                                              |                                                                                                                                                                                                                                 |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                      |                                                                                                                                                                                                                                 |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                      |                                                                                                                                                                                                                                 |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                      |                                                                                                                                                                                                                                 |                5 |             26 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_133_out                                                                                                                                             |                                                                                                                                                                                                                                 |                9 |             26 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_16_out                                                                                                                                              |                                                                                                                                                                                                                                 |               10 |             26 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_55_out                                                                                                                                              |                                                                                                                                                                                                                                 |               10 |             26 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_94_out                                                                                                                                              |                                                                                                                                                                                                                                 |               10 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out3   | design_1_i/axi_tft_0/U0/n_0_gc1.count_d1[8]_i_1                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/RD_RST                                                                                                                                                                                       |                4 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                5 |             27 |
|  OV7670_PCLK_IBUF_BUFG                | design_1_i/fifo_generator_0/U0/n_0_gic0.gc0.count_d2[8]_i_1                                                                                                                                                                                               | design_1_i/fifo_generator_0/U0/RST                                                                                                                                                                                              |                7 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                           |                                                                                                                                                                                                                                 |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0                                                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |                9 |             29 |
|  design_1_i/pmod_input2_0/OV7670_XCLK |                                                                                                                                                                                                                                                           | design_1_i/pmod_input2_0/inst/o                                                                                                                                                                                                 |               11 |             29 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2                                                                                                                     |               15 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/inst/AvgFilter/x_out0                                                                                                                                                                                                       | design_1_i/position_locator_0/n_0_current_pixel[16]_i_1                                                                                                                                                                         |               10 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/n_0_inst/AvgFilter/FSM_onehot_current_state_reg[5]                                                                                                                                                                          | design_1_i/position_locator_0/n_0_axi_awready_i_1                                                                                                                                                                               |                5 |             31 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    |                                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/n_0_Config_Reg[30]_i_1                                                                                                                                                                                      |                5 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/R                                                                                                                                        |               15 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/IF_PC_Write                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_4_out                                                                                                               | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_4_out                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_2_out                                                                                                               | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                   |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_2_out                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/n_0_mem_pc_i[0]_i_1                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/inst/position_locator_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                        | design_1_i/position_locator_0/n_0_axi_awready_i_1                                                                                                                                                                               |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/s_axi_rvalid                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/inst/AvgFilter/enable_output                                                                                                                                                                                                | design_1_i/position_locator_0/n_0_current_pixel[16]_i_1                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                                                            |               15 |             32 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                        |                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                              |                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_4_out                                                                                                               | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result0                                                                                                                           |               12 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                         |                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/p_2_out                                                                                                               | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_WORD_LANE[0].S_AXI_RDATA_II[31]_i_1                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                 |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                                                   |                                                                                                                                                                                                                                 |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                                                   |                                                                                                                                                                                                                                 |                7 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                 |                5 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                                                   |                                                                                                                                                                                                                                 |                5 |             33 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                      |                                                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                                                 |                6 |             33 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                                    |               17 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1__1                                                                                                                                                                          |                                                                                                                                                                                                                                 |               10 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1__0                                                                                                                                                                          |                                                                                                                                                                                                                                 |                7 |             34 |
|  OV7670_PCLK_IBUF_BUFG                |                                                                                                                                                                                                                                                           | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/wr_rst_i[0]                                                                                                                                                    |                8 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i[1]                                                                                                                                                    |                8 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/wr_rst_i[0]                                                                              |                8 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                 |               10 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                                                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/RST                                                                                                                                                                                          |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out3   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i[1]                                                                              |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/n_0_sig_cmd_type_req_i_2                                                                                                                                                                                                          | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstrd_req0                                                                                                                                               |               10 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                 |               13 |             36 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                                       |               12 |             37 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/M_AXI_AREADY_I                                                                                                        |                                                                                                                                                                                                                                 |               10 |             37 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/M_AXI_AREADY_I                                                                                                          |                                                                                                                                                                                                                                 |               13 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/TFT_CTRL_I/master_rst                                                                                                                                                                                   |               11 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                |                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                              |                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                |                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_y/U0/i_synth/n_0_i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q[15]_i_1               |               16 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                              |                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                                    |               14 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                |                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_x/U0/i_synth/n_0_i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_residue_reg/opt_has_pipe.first_q[15]_i_1               |               13 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                              |                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                                    |               15 |             44 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_storage_data1[62]_i_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                 |                8 |             45 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/n_0_storage_data1[62]_i_1__0                                                                                                                                                                                                     |                                                                                                                                                                                                                                 |               11 |             45 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |               10 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                        | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                  |                8 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_0_in                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |               12 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_xfer_reg16_out                                                                                                                                                        | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg0                                                                                                                                   |                9 |             49 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1                                                                                                                                   |               24 |             49 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                                    |               15 |             50 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                                    |               13 |             50 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                    |               16 |             53 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |               16 |             54 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |               14 |             54 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |               15 |             54 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                              |               20 |             57 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                 |               13 |             61 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[61]_i_1__0                                                                                                                          |                                                                                                                                                                                                                                 |               15 |             62 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[61]_i_1                                                                                                                             |                                                                                                                                                                                                                                 |               12 |             62 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                          |                                                                                                                                                                                                                                 |               13 |             62 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                         |                                                                                                                                                                                                                                 |               12 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                           |               14 |             64 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_sr_valid_r_reg                                                                                                      |                                                                                                                                                                                                                                 |               18 |             64 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                             |                                                                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                  |                                                                                                                                                                                                                                 |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/m_axi_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                 |               17 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/p_1_in                                                                                  |                                                                                                                                                                                                                                 |               12 |             65 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/m_axi_rready[3]                                                                                                                                                                                                          |                                                                                                                                                                                                                                 |               21 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                 |               14 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/m_axi_rready[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                 |               19 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                 |               15 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/m_axi_rready[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                 |               20 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                 |               14 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                 |               18 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/xbar/m_axi_rready[2]                                                                                                                                                                                                          |                                                                                                                                                                                                                                 |               19 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[67]_i_1                                                                                                                             |                                                                                                                                                                                                                                 |               16 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                          |                                                                                                                                                                                                                                 |               15 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_y/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/nd_d1                                                                                     |               13 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/inst/AvgFilter/divider_x/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/nd_d1                                                                                     |               11 |             72 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                         |                                                                                                                                                                                                                                 |               19 |             73 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/n_0_goreg_dm.dout_i[72]_i_1                                                                                                                             |                                                                                                                                                                                                                                 |               19 |             73 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/n_0_PC_Buffer_reg[3][0]_srl4_i_1                                                                                                                                                                                               |                                                                                                                                                                                                                                 |               10 |             75 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1                                                                                                                     |               28 |             84 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/position_locator_0/inst/AvgFilter/accumulated_x0                                                                                                                                                                                               | design_1_i/position_locator_0/n_0_current_pixel[16]_i_1                                                                                                                                                                         |               22 |             88 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_3_out                                                                                    |                                                                                                                                                                                                                                 |               11 |             88 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_3_out                                                                                   |                                                                                                                                                                                                                                 |               11 |             88 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                 |               11 |             88 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_EX_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |               30 |             92 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep                                                                                                                        |               31 |             96 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET                                                                                                                |               32 |             96 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0                                                                                                                     |               31 |             96 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_3_out                                                                                    |                                                                                                                                                                                                                                 |               12 |             96 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                 |               12 |             96 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                 |               12 |             96 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_8_in                                                                                                                  | design_1_i/mig_7series_0/n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3                                                                                                                     |               27 |            100 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_3_out                                                                                   |                                                                                                                                                                                                                                 |               13 |            104 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK    |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |               33 |            107 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/position_locator_0/n_0_axi_awready_i_1                                                                                                                                                                               |               37 |            109 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                 |               14 |            112 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                 |               14 |            112 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                 |               14 |            112 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_Reg_Write                                                                                                                                                                                                                |                                                                                                                                                                                                                                 |               16 |            128 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rd_data_valid                                                                                                                                                               |                                                                                                                                                                                                                                 |               34 |            129 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                           |                                                                                                                                                                                                                                 |               45 |            131 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s2                                                                                                           |                                                                                                                                                                                                                                 |               34 |            131 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |               63 |            138 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/app_wdf_rdy                                                                                                                                                                     |                                                                                                                                                                                                                                 |               45 |            144 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we                                                                                                                                                  |                                                                                                                                                                                                                                 |               22 |            176 |
|  design_1_i/mig_7series_0/ui_clk      | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                 |                                                                                                                                                                                                                                 |               24 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1   | design_1_i/microblaze_0/U0/Trace_OF_PipeRun                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                         |               59 |            200 |
|  design_1_i/mig_7series_0/ui_clk      |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |              563 |           2037 |
|  design_1_i/clk_wiz_1/inst/clk_out1   |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |              611 |           2467 |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


