# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model sequencedetector
.inputs x
.outputs a b c clock d e f g y
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$a O_EN=$true O_PAD_$out=a
.cname $iopadmap$sequencedetector.a
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=b
.cname $iopadmap$sequencedetector.b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$c O_EN=$true O_PAD_$out=c
.cname $iopadmap$sequencedetector.c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$auto$clkbufmap.cc:247:execute$2987 O_EN=$true O_PAD_$out=clock
.cname $iopadmap$sequencedetector.clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$a O_EN=$true O_PAD_$out=d
.cname $iopadmap$sequencedetector.d
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$e O_EN=$true O_PAD_$out=e
.cname $iopadmap$sequencedetector.e
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$f O_EN=$true O_PAD_$out=f
.cname $iopadmap$sequencedetector.f
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$g O_EN=$true O_PAD_$out=g
.cname $iopadmap$sequencedetector.g
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=g_dff_Q_D_LUT3_O.XA1 I_EN=$true I_PAD_$inp=x O_EN=$false
.cname $iopadmap$sequencedetector.x
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$y O_EN=$true O_PAD_$out=y
.cname $iopadmap$sequencedetector.y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=a_dff_Q_D QEN=$true QRT=$false QST=$false QZ=$iopadmap$a
.cname a_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=e_dff_Q_D_LUT2_O_I0 XA2=$false XAB=f_dff_Q_D_LUT4_O.TB1 XB1=e_dff_Q_D_LUT2_O_I0 XB2=e_dff_Q_D_LUT2_O_I0 XSL=g_dff_Q_D_LUT3_O.XA1 XZ=a_dff_Q_D
.cname a_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=f_dff_Q_D_LUT3_I0_I2 XB1=$false XB2=$false XSL=c_dff_Q_D_LUT2_O_I0 XZ=f_dff_Q_D_LUT4_O.TB1
.cname a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=c_dff_Q_D QEN=$true QRT=$false QST=$false QZ=$iopadmap$c
.cname c_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=g_dff_Q_D_LUT3_O.XA1 XB1=$false XB2=$false XSL=c_dff_Q_D_LUT2_O_I0 XZ=c_dff_Q_D
.cname c_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=y_LUT2_O_I1_LUT2_O.XAB XA2=$false XAB=y_LUT2_O.XSL XB1=$false XB2=$false XSL=y_LUT2_O_I1_LUT2_O.XSL XZ=c_dff_Q_D_LUT2_O_I0
.cname c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_D QEN=clock_dffe_Q_EN QRT=$false QST=$false QZ=$auto$clkbufmap.cc:247:execute$2987
.cname clock_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=$auto$clkbufmap.cc:247:execute$2987 FZ=clock_dffe_Q_D
.cname clock_dffe_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$true XB2=$true XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN
.cname clock_dffe_Q_EN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XA1 XB1=$false XB2=$false XSL=delay(24) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XA1 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(24)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1 XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(23)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1 XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(22)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(13)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB XB1=$false XB2=$true XSL=delay(13) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(12)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB XB1=$false XB2=$true XSL=delay(12) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=delay(11) XSL=delay(10) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(11)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(11) XA2=delay(11) XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB XB1=delay(11) XB2=delay(11) XSL=delay(10) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(10)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=$true XSL=delay(10) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(9)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(9) XA2=delay(9) XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1 XB1=delay(9) XB2=delay(9) XSL=delay(8) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(8)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay(8) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=delay(7) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(7)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=delay(7) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay(7) BB1=$false BB2=delay(9) BSL=delay(8) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB TA1=$false TA2=$false TAB=delay(7) TB1=$false TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TBS TSL=delay(8)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay(10) BB1=$false BB2=delay(12) BSL=delay(11) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB TA1=$false TA2=$false TAB=delay(10) TB1=$false TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB TSL=delay(11)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay(4) BB1=$false BB2=delay(6) BSL=delay(5) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=delay(4) TB1=$false TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1 TSL=delay(5)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(6)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(6) XA2=delay(6) XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1 XB1=delay(6) XB2=delay(6) XSL=delay(5) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(5)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay(5) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay(4) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(4)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay(4) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay(1) BB1=$false BB2=delay(3) BSL=delay(2) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1 TA1=$false TA2=$false TAB=delay(1) TB1=$false TB2=$false TBS=delay(0) TSL=delay(2)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=$true XSL=delay(22) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(21)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(3)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay(3) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay(0) XB1=$false XB2=delay(2) XSL=delay(1) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(2)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(2) XA2=delay(2) XAB=delay(0) XB1=delay(2) XB2=delay(2) XSL=delay(1) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(1)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=delay(0) XB1=$false XB2=$true XSL=delay(1) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(0) XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(0)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(21) XA2=delay(21) XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XAB XB1=delay(21) XB2=delay(21) XSL=delay(20) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(20)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XAB XB1=$false XB2=$true XSL=delay(20) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XAB XB1=$false XB2=delay(21) XSL=delay(20) XZ=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay(17) BB1=$false BB2=delay(19) BSL=delay(18) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XAB TA1=$false TA2=$false TAB=delay(17) TB1=$false TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS TSL=delay(18)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(19)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=delay(19) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS XB1=$false XB2=delay(18) XSL=delay(17) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(18)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(18) XA2=delay(18) XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS XB1=delay(18) XB2=delay(18) XSL=delay(17) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(17)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS XB1=$false XB2=$true XSL=delay(17) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(16)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay(16) BA2=delay(16) BAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB BB1=delay(16) BB2=delay(16) BSL=delay(13) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TA1=delay(16) TA2=delay(16) TAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB TB1=delay(16) TB2=delay(16) TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB TSL=delay(13)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay(14) XB1=$false XB2=$true XSL=delay(15) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB BB1=$false BB2=delay(16) BSL=delay(13) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS TA1=$false TA2=$false TAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB TB1=$false TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB TSL=delay(13)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(15)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay(15) BA2=delay(15) BAB=delay(13) BB1=delay(15) BB2=delay(15) BSL=delay(14) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL TA1=delay(15) TA2=delay(15) TAB=delay(13) TB1=delay(15) TB2=delay(15) TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB TSL=delay(14)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(14)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(14) XA2=delay(14) XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB XB1=delay(14) XB2=delay(14) XSL=delay(13) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=delay(23) XA2=delay(23) XAB=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB XB1=delay(23) XB2=delay(23) XSL=delay(22) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB BB1=$false BB2=$false BSL=delay(22) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XA1 TA1=delay(23) TA2=$false TAB=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB TB1=$false TB2=delay(23) TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3 TSL=delay(22)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0 XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2 XB1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0 XB2=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0 XSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1 XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=delay(20) XB1=$false XB2=$true XSL=delay(21) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=delay(17) BB1=$false BB2=delay(19) BSL=delay(18) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1 TA1=delay(19) TA2=$false TAB=delay(17) TB1=$false TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS TSL=delay(18)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BA2=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB BB1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BB2=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2 TA1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TA2=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB TB1=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3 TSL=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB BB1=delay(12) BB2=delay(12) BSL=delay(13) CZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3 TA1=$false TA2=delay(12) TAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB TB1=$false TB2=delay(12) TBS=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3 TSL=delay(13)
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0 XAB=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=$false XSL=delay(10) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=delay(11) XAB=delay(8) XB1=delay(11) XB2=delay(11) XSL=delay(9) XZ=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0
.cname clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=delay(26) BA2=$false BAB=delay(24) BB1=$false BB2=delay(26) BSL=delay(25) CZ=clock_dffe_Q_EN_LUT2_O_I1 TA1=delay(26) TA2=$false TAB=delay(24) TB1=delay(26) TB2=$false TBS=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XAB TSL=delay(25)
.cname clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XAB XB1=$false XB2=$true XSL=delay(24) XZ=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O
.cname clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=delay(23) XSL=delay(22) XZ=clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XAB
.cname clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=f_dff_Q_D_LUT3_I0_O(2) QEN=$true QRT=$false QST=$false QZ=y_LUT2_O.XSL
.cname currentstate_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=f_dff_Q_D_LUT3_I0_O(1) QEN=$true QRT=$false QST=$false QZ=y_LUT2_O_I1_LUT2_O.XSL
.cname currentstate_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=f_dff_Q_D_LUT3_I0_O(0) QEN=$true QRT=$false QST=$false QZ=y_LUT2_O_I1_LUT2_O.XAB
.cname currentstate_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=delay(26)
.cname delay_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=$false QEN=$true QRT=$false QST=$false QZ=delay(25)
.cname delay_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(16) QEN=$true QRT=$false QST=$false QZ=delay(16)
.cname delay_dff_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(15) QEN=$true QRT=$false QST=$false QZ=delay(15)
.cname delay_dff_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(14) QEN=$true QRT=$false QST=$false QZ=delay(14)
.cname delay_dff_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(13) QEN=$true QRT=$false QST=$false QZ=delay(13)
.cname delay_dff_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(12) QEN=$true QRT=$false QST=$false QZ=delay(12)
.cname delay_dff_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(11) QEN=$true QRT=$false QST=$false QZ=delay(11)
.cname delay_dff_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(10) QEN=$true QRT=$false QST=$false QZ=delay(10)
.cname delay_dff_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(9) QEN=$true QRT=$false QST=$false QZ=delay(9)
.cname delay_dff_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(8) QEN=$true QRT=$false QST=$false QZ=delay(8)
.cname delay_dff_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(7) QEN=$true QRT=$false QST=$false QZ=delay(7)
.cname delay_dff_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(24) QEN=$true QRT=$false QST=$false QZ=delay(24)
.cname delay_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(6) QEN=$true QRT=$false QST=$false QZ=delay(6)
.cname delay_dff_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(5) QEN=$true QRT=$false QST=$false QZ=delay(5)
.cname delay_dff_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(4) QEN=$true QRT=$false QST=$false QZ=delay(4)
.cname delay_dff_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(3) QEN=$true QRT=$false QST=$false QZ=delay(3)
.cname delay_dff_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(2) QEN=$true QRT=$false QST=$false QZ=delay(2)
.cname delay_dff_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(1) QEN=$true QRT=$false QST=$false QZ=delay(1)
.cname delay_dff_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(0) QEN=$true QRT=$false QST=$false QZ=delay(0)
.cname delay_dff_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(23) QEN=$true QRT=$false QST=$false QZ=delay(23)
.cname delay_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(22) QEN=$true QRT=$false QST=$false QZ=delay(22)
.cname delay_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(21) QEN=$true QRT=$false QST=$false QZ=delay(21)
.cname delay_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(20) QEN=$true QRT=$false QST=$false QZ=delay(20)
.cname delay_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(19) QEN=$true QRT=$false QST=$false QZ=delay(19)
.cname delay_dff_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(18) QEN=$true QRT=$false QST=$false QZ=delay(18)
.cname delay_dff_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk QD=clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(17) QEN=$true QRT=$false QST=$false QZ=delay(17)
.cname delay_dff_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:45.1-53.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=e_dff_Q_D QEN=$true QRT=$false QST=$false QZ=$iopadmap$e
.cname e_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=f_dff_Q_D_LUT3_I0_O(0) XB1=$true XB2=$true XSL=e_dff_Q_D_LUT2_O_I0 XZ=e_dff_Q_D
.cname e_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=f_dff_Q_D_LUT4_O_I2 XA2=f_dff_Q_D_LUT4_O_I2 XAB=y_LUT2_O_I1 XB1=f_dff_Q_D_LUT4_O_I2 XB2=$false XSL=g_dff_Q_D_LUT3_O.XA1 XZ=e_dff_Q_D_LUT2_O_I0
.cname e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=f_dff_Q_D_LUT3_I0.XB2 QEN=$true QRT=$false QST=$false QZ=$iopadmap$f
.cname f_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=f_dff_Q_D_LUT3_I0.XB2 XAB=f_dff_Q_D_LUT3_I0_I2 XB1=f_dff_Q_D_LUT3_I0.XB2 XB2=f_dff_Q_D_LUT3_I0.XB2 XSL=g_dff_Q_D_LUT3_O.XA1 XZ=f_dff_Q_D_LUT3_I0_O(0)
.cname f_dff_Q_D_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=y_LUT2_O_I1_LUT2_O.XSL XA2=$false XAB=y_LUT2_O.XSL XB1=$false XB2=$false XSL=y_LUT2_O_I1_LUT2_O.XAB XZ=f_dff_Q_D_LUT3_I0_I2
.cname f_dff_Q_D_LUT3_I0_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=f_dff_Q_D_LUT4_O.TB1 XB1=$false XB2=$false XSL=g_dff_Q_D_LUT3_O.XA1 XZ=f_dff_Q_D_LUT3_I0_O(1)
.cname f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=g_dff_Q_D_LUT3_O.XA1 XB1=$false XB2=$false XSL=f_dff_Q_D_LUT4_O_I2 XZ=f_dff_Q_D_LUT3_I0_O(2)
.cname f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=f_dff_Q_D_LUT4_O.TB1 BA2=$false BAB=f_dff_Q_D_LUT4_O_I2 BB1=f_dff_Q_D_LUT4_O.TB1 BB2=$false BSL=g_dff_Q_D_LUT3_O.XA1 CZ=f_dff_Q_D_LUT3_I0.XB2 TA1=f_dff_Q_D_LUT4_O.TB1 TA2=f_dff_Q_D_LUT4_O.TB1 TAB=f_dff_Q_D_LUT4_O_I2 TB1=f_dff_Q_D_LUT4_O.TB1 TB2=$false TBS=y_LUT2_O_I1 TSL=g_dff_Q_D_LUT3_O.XA1
.cname f_dff_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=y_LUT2_O_I1_LUT2_O.XSL XAB=y_LUT2_O.XSL XB1=$false XB2=$false XSL=y_LUT2_O_I1_LUT2_O.XAB XZ=f_dff_Q_D_LUT4_O_I2
.cname f_dff_Q_D_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$2987 QD=g_dff_Q_D QEN=$true QRT=$false QST=$false QZ=$iopadmap$g
.cname g_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:58.1-133.4|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=g_dff_Q_D_LUT3_O.XA1 XA2=$false XAB=y_LUT2_O_I1 XB1=$false XB2=$false XSL=y_LUT2_O.XSL XZ=g_dff_Q_D
.cname g_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt ASSP Device_ID[0]=$false Device_ID[1]=$false Device_ID[2]=$false Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$false Device_ID[6]=$false Device_ID[7]=$false Device_ID[8]=$false Device_ID[9]=$false Device_ID[10]=$false Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$false Device_ID[14]=$false Device_ID[15]=$false FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap2990\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap2990\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap2990\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap2990\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap2990\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap2990\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap2990\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=clk Sys_Clk0_Rst=$techmap2990\u_qlal4s3b_cell_macro.Sys_Clk0_Rst Sys_Clk1=$techmap2990\u_qlal4s3b_cell_macro.Sys_Clk1 Sys_Clk1_Rst=$techmap2990\u_qlal4s3b_cell_macro.Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap2990\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap2990\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap2990\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap2990\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=$false WB_RST=$techmap2990\u_qlal4s3b_cell_macro.WB_RST WBs_ACK=$false WBs_ADR[0]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[0] WBs_ADR[1]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[1] WBs_ADR[2]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[2] WBs_ADR[3]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[3] WBs_ADR[4]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[4] WBs_ADR[5]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[5] WBs_ADR[6]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[6] WBs_ADR[7]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[7] WBs_ADR[8]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[8] WBs_ADR[9]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[9] WBs_ADR[10]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[10] WBs_ADR[11]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[11] WBs_ADR[12]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[12] WBs_ADR[13]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[13] WBs_ADR[14]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[14] WBs_ADR[15]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[15] WBs_ADR[16]=$techmap2990\u_qlal4s3b_cell_macro.WBs_ADR[16] WBs_BYTE_STB[0]=$techmap2990\u_qlal4s3b_cell_macro.WBs_BYTE_STB[0] WBs_BYTE_STB[1]=$techmap2990\u_qlal4s3b_cell_macro.WBs_BYTE_STB[1] WBs_BYTE_STB[2]=$techmap2990\u_qlal4s3b_cell_macro.WBs_BYTE_STB[2] WBs_BYTE_STB[3]=$techmap2990\u_qlal4s3b_cell_macro.WBs_BYTE_STB[3] WBs_CYC=$techmap2990\u_qlal4s3b_cell_macro.WBs_CYC WBs_RD=$techmap2990\u_qlal4s3b_cell_macro.WBs_RD WBs_RD_DAT[0]=$false WBs_RD_DAT[1]=$false WBs_RD_DAT[2]=$false WBs_RD_DAT[3]=$false WBs_RD_DAT[4]=$false WBs_RD_DAT[5]=$false WBs_RD_DAT[6]=$false WBs_RD_DAT[7]=$false WBs_RD_DAT[8]=$false WBs_RD_DAT[9]=$false WBs_RD_DAT[10]=$false WBs_RD_DAT[11]=$false WBs_RD_DAT[12]=$false WBs_RD_DAT[13]=$false WBs_RD_DAT[14]=$false WBs_RD_DAT[15]=$false WBs_RD_DAT[16]=$false WBs_RD_DAT[17]=$false WBs_RD_DAT[18]=$false WBs_RD_DAT[19]=$false WBs_RD_DAT[20]=$false WBs_RD_DAT[21]=$false WBs_RD_DAT[22]=$false WBs_RD_DAT[23]=$false WBs_RD_DAT[24]=$false WBs_RD_DAT[25]=$false WBs_RD_DAT[26]=$false WBs_RD_DAT[27]=$false WBs_RD_DAT[28]=$false WBs_RD_DAT[29]=$false WBs_RD_DAT[30]=$false WBs_RD_DAT[31]=$false WBs_STB=$techmap2990\u_qlal4s3b_cell_macro.WBs_STB WBs_WE=$techmap2990\u_qlal4s3b_cell_macro.WBs_WE WBs_WR_DAT[0]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[0] WBs_WR_DAT[1]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[1] WBs_WR_DAT[2]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[2] WBs_WR_DAT[3]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[3] WBs_WR_DAT[4]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[4] WBs_WR_DAT[5]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[5] WBs_WR_DAT[6]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[6] WBs_WR_DAT[7]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[7] WBs_WR_DAT[8]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[8] WBs_WR_DAT[9]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[9] WBs_WR_DAT[10]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[10] WBs_WR_DAT[11]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[11] WBs_WR_DAT[12]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[12] WBs_WR_DAT[13]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[13] WBs_WR_DAT[14]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[14] WBs_WR_DAT[15]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[15] WBs_WR_DAT[16]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[16] WBs_WR_DAT[17]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[17] WBs_WR_DAT[18]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[18] WBs_WR_DAT[19]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[19] WBs_WR_DAT[20]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[20] WBs_WR_DAT[21]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[21] WBs_WR_DAT[22]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[22] WBs_WR_DAT[23]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[23] WBs_WR_DAT[24]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[24] WBs_WR_DAT[25]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[25] WBs_WR_DAT[26]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[26] WBs_WR_DAT[27]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[27] WBs_WR_DAT[28]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[28] WBs_WR_DAT[29]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[29] WBs_WR_DAT[30]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[30] WBs_WR_DAT[31]=$techmap2990\u_qlal4s3b_cell_macro.WBs_WR_DAT[31]
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga-examples/sequencedetector/sequencedetector.v:15.21-15.59|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=y_LUT2_O_I1 XB1=$true XB2=$false XSL=y_LUT2_O.XSL XZ=$iopadmap$y
.cname y_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=y_LUT2_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=y_LUT2_O_I1_LUT2_O.XSL XZ=y_LUT2_O_I1
.cname y_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/sk/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.names $false a_dff_Q_D_LUT3_O.I0
1 1
.names $false a_dff_Q_D_LUT3_O.I1
1 1
.names $false a_dff_Q_D_LUT3_O.I2
1 1
.names $false a_dff_Q_D_LUT3_O.O
1 1
.names e_dff_Q_D_LUT2_O_I0 a_dff_Q_D_LUT3_O.XA1
1 1
.names $false a_dff_Q_D_LUT3_O.XA2
1 1
.names f_dff_Q_D_LUT4_O.TB1 a_dff_Q_D_LUT3_O.XAB
1 1
.names e_dff_Q_D_LUT2_O_I0 a_dff_Q_D_LUT3_O.XB1
1 1
.names e_dff_Q_D_LUT2_O_I0 a_dff_Q_D_LUT3_O.XB2
1 1
.names g_dff_Q_D_LUT3_O.XA1 a_dff_Q_D_LUT3_O.XSL
1 1
.names f_dff_Q_D_LUT4_O.TB1 a_dff_Q_D_LUT3_O_I2
1 1
.names $false a_dff_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false a_dff_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false a_dff_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $true a_dff_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false a_dff_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names f_dff_Q_D_LUT3_I0_I2 a_dff_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false a_dff_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false a_dff_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names c_dff_Q_D_LUT2_O_I0 a_dff_Q_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false c_dff_Q_D_LUT2_O.I0
1 1
.names $false c_dff_Q_D_LUT2_O.I1
1 1
.names $false c_dff_Q_D_LUT2_O.O
1 1
.names $false c_dff_Q_D_LUT2_O.XA1
1 1
.names $true c_dff_Q_D_LUT2_O.XA2
1 1
.names g_dff_Q_D_LUT3_O.XA1 c_dff_Q_D_LUT2_O.XAB
1 1
.names $false c_dff_Q_D_LUT2_O.XB1
1 1
.names $false c_dff_Q_D_LUT2_O.XB2
1 1
.names c_dff_Q_D_LUT2_O_I0 c_dff_Q_D_LUT2_O.XSL
1 1
.names $false c_dff_Q_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false c_dff_Q_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false c_dff_Q_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false c_dff_Q_D_LUT2_O_I0_LUT3_O.O
1 1
.names y_LUT2_O_I1_LUT2_O.XAB c_dff_Q_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false c_dff_Q_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names y_LUT2_O.XSL c_dff_Q_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false c_dff_Q_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false c_dff_Q_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names y_LUT2_O_I1_LUT2_O.XSL c_dff_Q_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_D_LUT1_O.I0
1 1
.names $false clock_dffe_Q_D_LUT1_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O.XA1
1 1
.names $true clock_dffe_Q_EN_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O.XAB
1 1
.names $true clock_dffe_Q_EN_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.XA1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XA1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.XB2
1 1
.names delay(24) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XA1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O(25)
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1_O clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.XB2
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.XB2
1 1
.names delay(12) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names delay(10) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.O
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.XA1
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.XAB
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.XB1
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.XB2
1 1
.names delay(10) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.XB2
1 1
.names delay(10) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.O
1 1
.names delay(9) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.XA1
1 1
.names delay(9) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.XAB
1 1
.names delay(9) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.XB1
1 1
.names delay(9) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.XB2
1 1
.names delay(8) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.XB2
1 1
.names delay(8) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.XB2
1 1
.names delay(7) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15_I0_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.XB2
1 1
.names delay(7) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.BA2
1 1
.names delay(7) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.BB1
1 1
.names delay(9) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.BB2
1 1
.names delay(8) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TA2
1 1
.names delay(7) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TB2
1 1
.names delay(8) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.TSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BA2
1 1
.names delay(10) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB1
1 1
.names delay(12) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BB2
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TA2
1 1
.names delay(10) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TBS
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.TSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.BA2
1 1
.names delay(4) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.BB1
1 1
.names delay(6) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.BB2
1 1
.names delay(5) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.TA2
1 1
.names delay(4) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.TBS
1 1
.names delay(5) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.O
1 1
.names delay(6) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.XA1
1 1
.names delay(6) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.XAB
1 1
.names delay(6) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.XB1
1 1
.names delay(6) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.XB2
1 1
.names delay(5) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.XB2
1 1
.names delay(5) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.XB2
1 1
.names delay(4) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18_I0_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.XB2
1 1
.names delay(4) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.BA2
1 1
.names delay(1) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.BB1
1 1
.names delay(3) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.BB2
1 1
.names delay(2) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.TA2
1 1
.names delay(1) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.TB2
1 1
.names delay(0) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.TBS
1 1
.names delay(2) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.XB2
1 1
.names delay(22) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1_I1_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.XB2
1 1
.names delay(3) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names delay(0) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names delay(2) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names delay(1) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.O
1 1
.names delay(2) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.XA1
1 1
.names delay(2) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.XA2
1 1
.names delay(0) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.XAB
1 1
.names delay(2) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.XB1
1 1
.names delay(2) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.XB2
1 1
.names delay(1) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.XA2
1 1
.names delay(0) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.XB2
1 1
.names delay(1) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.O
1 1
.names delay(0) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.O
1 1
.names delay(21) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.XA1
1 1
.names delay(21) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.XAB
1 1
.names delay(21) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.XB1
1 1
.names delay(21) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.XB2
1 1
.names delay(20) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.XB2
1 1
.names delay(20) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XA2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XB1
1 1
.names delay(21) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XB2
1 1
.names delay(20) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2_O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.BA2
1 1
.names delay(17) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.BB1
1 1
.names delay(19) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.BB2
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.TA2
1 1
.names delay(17) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.TBS
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.XB2
1 1
.names delay(19) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names delay(17) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.O
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.XA1
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.XAB
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.XB1
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.XB2
1 1
.names delay(17) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.XB2
1 1
.names delay(17) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.BA1
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.BA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.BAB
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.BB1
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.BB2
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.O
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.TA1
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.TA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.TAB
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.TB1
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.TBS
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O.TSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.XA2
1 1
.names delay(14) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.XB2
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.BA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.BB1
1 1
.names delay(16) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.BB2
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TA2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TBS
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.TSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2_O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.XSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.BA1
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.BA2
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.BAB
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.BB1
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.BB2
1 1
.names delay(14) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.O
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.TA1
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.TA2
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.TAB
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.TB1
1 1
.names delay(15) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.TBS
1 1
.names delay(14) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.TSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.O
1 1
.names delay(14) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XA1
1 1
.names delay(14) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XA2
1 1
.names delay(14) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XB1
1 1
.names delay(14) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XB2
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9_I0_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.O
1 1
.names delay(23) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.XA1
1 1
.names delay(23) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.XAB
1 1
.names delay(23) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.XB1
1 1
.names delay(23) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.XB2
1 1
.names delay(22) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.BA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.BB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.BB2
1 1
.names delay(22) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.O
1 1
.names delay(23) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.TA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.TB1
1 1
.names delay(23) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.TBS
1 1
.names delay(22) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.XA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.XAB
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.XB1
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.XB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.XA2
1 1
.names delay(20) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.XB2
1 1
.names delay(21) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.BA2
1 1
.names delay(17) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.BB1
1 1
.names delay(19) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.BB2
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.O
1 1
.names delay(19) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TA2
1 1
.names delay(17) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TB2
1 1
.names delay(18) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O.TSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA1
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BAB
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB1
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.O
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA1
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB
1 1
.names delay(12) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1
1 1
.names delay(12) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB2
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA1
1 1
.names delay(12) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB1
1 1
.names delay(12) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS
1 1
.names delay(13) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1
1 1
.names clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0 clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB2
1 1
.names delay(10) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.XA1
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.XA2
1 1
.names delay(8) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.XAB
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB1
1 1
.names delay(11) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2
1 1
.names delay(9) clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I0_LUT3_O.XSL
1 1
.names delay(26) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.BA2
1 1
.names delay(24) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.BB1
1 1
.names delay(26) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.BB2
1 1
.names delay(25) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.O
1 1
.names delay(26) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.TA2
1 1
.names delay(24) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.TAB
1 1
.names delay(26) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.TB2
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XAB clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.TBS
1 1
.names delay(25) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.TSL
1 1
.names clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XAB clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.O
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XA2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XB1
1 1
.names $true clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XB2
1 1
.names delay(24) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT2_I1.XSL
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.I0
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.I1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.I2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.O
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XA2
1 1
.names $false clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XB1
1 1
.names delay(23) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XB2
1 1
.names delay(22) clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.XSL
1 1
.names y_LUT2_O_I1_LUT2_O.XAB currentstate(0)
1 1
.names y_LUT2_O_I1_LUT2_O.XSL currentstate(1)
1 1
.names y_LUT2_O.XSL currentstate(2)
1 1
.names $false e_dff_Q_D_LUT2_O.I0
1 1
.names $false e_dff_Q_D_LUT2_O.I1
1 1
.names $false e_dff_Q_D_LUT2_O.O
1 1
.names $true e_dff_Q_D_LUT2_O.XA1
1 1
.names $false e_dff_Q_D_LUT2_O.XA2
1 1
.names f_dff_Q_D_LUT3_I0_O(0) e_dff_Q_D_LUT2_O.XAB
1 1
.names $true e_dff_Q_D_LUT2_O.XB1
1 1
.names $true e_dff_Q_D_LUT2_O.XB2
1 1
.names e_dff_Q_D_LUT2_O_I0 e_dff_Q_D_LUT2_O.XSL
1 1
.names $false e_dff_Q_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false e_dff_Q_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false e_dff_Q_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false e_dff_Q_D_LUT2_O_I0_LUT3_O.O
1 1
.names f_dff_Q_D_LUT4_O_I2 e_dff_Q_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names f_dff_Q_D_LUT4_O_I2 e_dff_Q_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names y_LUT2_O_I1 e_dff_Q_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names f_dff_Q_D_LUT4_O_I2 e_dff_Q_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false e_dff_Q_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names g_dff_Q_D_LUT3_O.XA1 e_dff_Q_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names f_dff_Q_D_LUT3_I0.XB2 f_dff_Q_D
1 1
.names $false f_dff_Q_D_LUT3_I0.I0
1 1
.names $false f_dff_Q_D_LUT3_I0.I1
1 1
.names $false f_dff_Q_D_LUT3_I0.I2
1 1
.names $false f_dff_Q_D_LUT3_I0.O
1 1
.names $false f_dff_Q_D_LUT3_I0.XA1
1 1
.names f_dff_Q_D_LUT3_I0.XB2 f_dff_Q_D_LUT3_I0.XA2
1 1
.names f_dff_Q_D_LUT3_I0_I2 f_dff_Q_D_LUT3_I0.XAB
1 1
.names f_dff_Q_D_LUT3_I0.XB2 f_dff_Q_D_LUT3_I0.XB1
1 1
.names g_dff_Q_D_LUT3_O.XA1 f_dff_Q_D_LUT3_I0.XSL
1 1
.names $false f_dff_Q_D_LUT3_I0_I2_LUT3_O.I0
1 1
.names $false f_dff_Q_D_LUT3_I0_I2_LUT3_O.I1
1 1
.names $false f_dff_Q_D_LUT3_I0_I2_LUT3_O.I2
1 1
.names $false f_dff_Q_D_LUT3_I0_I2_LUT3_O.O
1 1
.names y_LUT2_O_I1_LUT2_O.XSL f_dff_Q_D_LUT3_I0_I2_LUT3_O.XA1
1 1
.names $false f_dff_Q_D_LUT3_I0_I2_LUT3_O.XA2
1 1
.names y_LUT2_O.XSL f_dff_Q_D_LUT3_I0_I2_LUT3_O.XAB
1 1
.names $false f_dff_Q_D_LUT3_I0_I2_LUT3_O.XB1
1 1
.names $false f_dff_Q_D_LUT3_I0_I2_LUT3_O.XB2
1 1
.names y_LUT2_O_I1_LUT2_O.XAB f_dff_Q_D_LUT3_I0_I2_LUT3_O.XSL
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O.I0
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O.I1
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O.O
1 1
.names $true f_dff_Q_D_LUT3_I0_O_LUT2_O.XA1
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O.XA2
1 1
.names f_dff_Q_D_LUT4_O.TB1 f_dff_Q_D_LUT3_I0_O_LUT2_O.XAB
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O.XB1
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O.XB2
1 1
.names g_dff_Q_D_LUT3_O.XA1 f_dff_Q_D_LUT3_I0_O_LUT2_O.XSL
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O_1.I0
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O_1.I1
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O_1.O
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O_1.XA1
1 1
.names $true f_dff_Q_D_LUT3_I0_O_LUT2_O_1.XA2
1 1
.names g_dff_Q_D_LUT3_O.XA1 f_dff_Q_D_LUT3_I0_O_LUT2_O_1.XAB
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O_1.XB1
1 1
.names $false f_dff_Q_D_LUT3_I0_O_LUT2_O_1.XB2
1 1
.names f_dff_Q_D_LUT4_O_I2 f_dff_Q_D_LUT3_I0_O_LUT2_O_1.XSL
1 1
.names f_dff_Q_D_LUT4_O.TB1 f_dff_Q_D_LUT4_O.BA1
1 1
.names $false f_dff_Q_D_LUT4_O.BA2
1 1
.names f_dff_Q_D_LUT4_O_I2 f_dff_Q_D_LUT4_O.BAB
1 1
.names f_dff_Q_D_LUT4_O.TB1 f_dff_Q_D_LUT4_O.BB1
1 1
.names $false f_dff_Q_D_LUT4_O.BB2
1 1
.names g_dff_Q_D_LUT3_O.XA1 f_dff_Q_D_LUT4_O.BSL
1 1
.names $false f_dff_Q_D_LUT4_O.I0
1 1
.names $false f_dff_Q_D_LUT4_O.I1
1 1
.names $false f_dff_Q_D_LUT4_O.I2
1 1
.names $false f_dff_Q_D_LUT4_O.I3
1 1
.names $false f_dff_Q_D_LUT4_O.O
1 1
.names f_dff_Q_D_LUT4_O.TB1 f_dff_Q_D_LUT4_O.TA1
1 1
.names f_dff_Q_D_LUT4_O.TB1 f_dff_Q_D_LUT4_O.TA2
1 1
.names f_dff_Q_D_LUT4_O_I2 f_dff_Q_D_LUT4_O.TAB
1 1
.names $false f_dff_Q_D_LUT4_O.TB2
1 1
.names y_LUT2_O_I1 f_dff_Q_D_LUT4_O.TBS
1 1
.names g_dff_Q_D_LUT3_O.XA1 f_dff_Q_D_LUT4_O.TSL
1 1
.names $false f_dff_Q_D_LUT4_O_I2_LUT3_O.I0
1 1
.names $false f_dff_Q_D_LUT4_O_I2_LUT3_O.I1
1 1
.names $false f_dff_Q_D_LUT4_O_I2_LUT3_O.I2
1 1
.names $false f_dff_Q_D_LUT4_O_I2_LUT3_O.O
1 1
.names $false f_dff_Q_D_LUT4_O_I2_LUT3_O.XA1
1 1
.names y_LUT2_O_I1_LUT2_O.XSL f_dff_Q_D_LUT4_O_I2_LUT3_O.XA2
1 1
.names y_LUT2_O.XSL f_dff_Q_D_LUT4_O_I2_LUT3_O.XAB
1 1
.names $false f_dff_Q_D_LUT4_O_I2_LUT3_O.XB1
1 1
.names $false f_dff_Q_D_LUT4_O_I2_LUT3_O.XB2
1 1
.names y_LUT2_O_I1_LUT2_O.XAB f_dff_Q_D_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false g_dff_Q_D_LUT3_O.I0
1 1
.names $false g_dff_Q_D_LUT3_O.I1
1 1
.names $false g_dff_Q_D_LUT3_O.I2
1 1
.names $false g_dff_Q_D_LUT3_O.O
1 1
.names $false g_dff_Q_D_LUT3_O.XA2
1 1
.names y_LUT2_O_I1 g_dff_Q_D_LUT3_O.XAB
1 1
.names $false g_dff_Q_D_LUT3_O.XB1
1 1
.names $false g_dff_Q_D_LUT3_O.XB2
1 1
.names y_LUT2_O.XSL g_dff_Q_D_LUT3_O.XSL
1 1
.names $false y_LUT2_O.I0
1 1
.names $false y_LUT2_O.I1
1 1
.names $false y_LUT2_O.O
1 1
.names $true y_LUT2_O.XA1
1 1
.names $true y_LUT2_O.XA2
1 1
.names y_LUT2_O_I1 y_LUT2_O.XAB
1 1
.names $true y_LUT2_O.XB1
1 1
.names $false y_LUT2_O.XB2
1 1
.names $false y_LUT2_O_I1_LUT2_O.I0
1 1
.names $false y_LUT2_O_I1_LUT2_O.I1
1 1
.names $false y_LUT2_O_I1_LUT2_O.O
1 1
.names $true y_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false y_LUT2_O_I1_LUT2_O.XA2
1 1
.names $false y_LUT2_O_I1_LUT2_O.XB1
1 1
.names $false y_LUT2_O_I1_LUT2_O.XB2
1 1
.end
