// Seed: 3311912365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input wand  id_0,
    input logic id_1
);
  tri0 id_3;
  reg id_4, id_5;
  id_6(
      1
  );
  always @(posedge 1'b0) if (id_1) id_5 <= id_1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6,
      id_3,
      id_3,
      id_6
  );
  genvar id_7;
  assign id_6 = id_6 - id_3;
endmodule
