# TODO #

- add datasheets to dir
- *verilog for filter generated from python script
- *verilog op-amp (need to figure out contstants for resistors?)
- verilog for spi/i2c
- escape and fanout of bgas
- make schematic with parts from libs ( power routing/voltage ctrl->{headstage, fpga})
