#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  8 20:36:18 2021
# Process ID: 8880
# Current directory: D:/Dokumenty/Pulpit/RLC/RLC_RTL/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2868 D:\Dokumenty\Pulpit\RLC\RLC_RTL\src\RLC.xpr
# Log file: D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/vivado.log
# Journal file: D:/Dokumenty/Pulpit/RLC/RLC_RTL/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.xpr
INFO: [Project 1-313] Project file moved from 'D:/Pulpit/RLC/src' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 696.176 ; gain = 82.691
update_compile_order -fileset sources_1
set_property top RLC_coder_rtl [current_fileset]
update_compile_order -fileset sources_1
set_property top RLC_coder_rtl_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_decoder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/start was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_correct_waste was not found in the design.
WARNING: Simulation object /RLC_decoder_rtl_TB/is_data_correct was not found in the design.
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 740.582 ; gain = 21.352
run 50 us
save_wave_config {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg}
set_property top RLC_decoder_rtl [current_fileset]
set_property top RLC_coder_rtl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top RLC_decoder_rtl_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waste' [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 757.680 ; gain = 4.715
save_wave_config {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waste' [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 774.859 ; gain = 0.000
run 50 us
add_bp {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv} 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waste' [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 120 ns : File "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 774.859 ; gain = 0.000
step
Stopped at time : 120 ns : File "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" Line 117
step
Stopped at time : 120 ns : File "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" Line 47
step
Stopped at time : 125 ns : File "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" Line 59
run all
Stopped at time : 340 ns : File "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" Line 113
step
Stopped at time : 340 ns : File "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" Line 115
step
Stopped at time : 340 ns : File "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" Line 117
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-3380] identifier 'under_size' is used before its declaration [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:24]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waste' [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 113 in file 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv' not restored because it is no longer a breakable line.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 774.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
ERROR: [VRFC 10-1412] syntax error near [ [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:115]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
ERROR: [VRFC 10-2865] module 'RLC_decoder_rtl' ignored due to previous errors [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'to_unsigned' is not declared [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waste' [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:29]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:122]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:29]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:122]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:53]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:54]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:54]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:54]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:54]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 962.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 962.258 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 962.258 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 962.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 962.258 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/start was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
open_wave_config D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 962.258 ; gain = 0.000
run 1 us
save_wave_config {D:/Dokumenty/Pulpit/RLC/RLC_RTL/src/RLC_decoder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 23:40:11 2021...
