{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 651, "design__instance__area": 5539.06, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0008398134377785027, "power__switching__total": 0.0009148332173936069, "power__leakage__total": 5.731749741499925e-09, "power__total": 0.0017546523595228791, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2536620707502965, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2535756121298086, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.36115728097047706, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.600927657976692, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.361157, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25640926219127613, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2563266060847551, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9632006576073205, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.062273743480076325, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.963201, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2530617731439041, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25297398225574896, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13278162278861608, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.982099762645412, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.132782, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25243635674086917, "clock__skew__worst_setup": 0.25238190029997115, "timing__hold__ws": 0.12861140294557719, "timing__setup__ws": -0.010175860442297322, "timing__hold__tns": 0, "timing__setup__tns": -0.010175860442297322, "timing__hold__wns": 0, "timing__setup__wns": -0.010175860442297322, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.128611, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 1, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.13 111.85", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 127, "design__die__area": 11311.4, "design__core__area": 8051.47, "design__instance__count__stdcell": 756, "design__instance__area__stdcell": 5670.44, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.704274, "design__instance__utilization__stdcell": 0.704274, "design__rows": 33, "design__rows:unithd": 33, "design__sites": 6435, "design__sites:unithd": 6435, "design__instance__count__class:buffer": 2, "design__instance__area__class:buffer": 7.5072, "design__instance__count__class:inverter": 18, "design__instance__area__class:inverter": 67.5648, "design__instance__count__class:sequential_cell": 43, "design__instance__area__class:sequential_cell": 929.642, "design__instance__count__class:multi_input_combinational_cell": 403, "design__instance__area__class:multi_input_combinational_cell": 3409.52, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 125, "design__io__hpwl": 4302537, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 14349.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 177, "design__instance__area__class:timing_repair_buffer": 979.69, "design__instance__count__class:clock_buffer": 7, "design__instance__area__class:clock_buffer": 140.134, "design__instance__count__class:clock_inverter": 1, "design__instance__area__class:clock_inverter": 5.0048, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 35, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 730, "route__net__special": 2, "route__drc_errors__iter:0": 324, "route__wirelength__iter:0": 16316, "route__drc_errors__iter:1": 252, "route__wirelength__iter:1": 16174, "route__drc_errors__iter:2": 202, "route__wirelength__iter:2": 16205, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 16146, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 16144, "route__drc_errors": 0, "route__wirelength": 16144, "route__vias": 4959, "route__vias__singlecut": 4959, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 137.47, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.252966710294732, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25291322529900806, "timing__hold__ws__corner:min_tt_025C_1v80": 0.35717435575698947, "timing__setup__ws__corner:min_tt_025C_1v80": 3.6435140380488984, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.357174, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25543498594846187, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25538419324364875, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9518752722128155, "timing__setup__ws__corner:min_ss_100C_1v60": 0.14292833987569276, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.951875, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25243635674086917, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25238190029997115, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12861140294557719, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.010444645444161, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.128611, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25471495078547723, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2545659588513588, "timing__hold__ws__corner:max_tt_025C_1v80": 0.36481857456463435, "timing__setup__ws__corner:max_tt_025C_1v80": 3.55622474867048, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.364819, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25733291226273564, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2571910257561757, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9755971862062779, "timing__setup__ws__corner:max_ss_100C_1v60": -0.010175860442297322, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.010175860442297322, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.010175860442297322, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.975597, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25411334866699403, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2539622750646455, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1370492091936683, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.953718464530427, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.137049, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79917, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7997, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000833169, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000751593, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000282546, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000751593, "design_powergrid__voltage__worst": 0.000751593, "design_powergrid__voltage__worst__net:VPWR": 1.79917, "design_powergrid__drop__worst": 0.000833169, "design_powergrid__drop__worst__net:VPWR": 0.000833169, "design_powergrid__voltage__worst__net:VGND": 0.000751593, "design_powergrid__drop__worst__net:VGND": 0.000751593, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000304, "ir__drop__worst": 0.000833, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}