
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12u_19A | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add12u_19A.v)] [[Verilog<sub>PDK45</sub>](add12u_19A_pdk45.v)] [[C](add12u_19A.c)] |
| add12u_20A | 0.0061 | 0.012 | 50.00 | 0.017 | 0.5 |  [[Verilog](add12u_20A.v)]  [[C](add12u_20A.c)] |
| add12u_08A | 0.026 | 0.061 | 87.50 | 0.07 | 6.0 |  [[Verilog](add12u_08A.v)]  [[C](add12u_08A.c)] |
| add12u_17B | 0.073 | 0.22 | 94.92 | 0.20 | 54 |  [[Verilog](add12u_17B.v)]  [[C](add12u_17B.c)] |
| add12u_013 | 0.21 | 0.82 | 97.84 | 0.58 | 474 |  [[Verilog](add12u_013.v)]  [[C](add12u_013.c)] |
| add12u_0HR | 0.50 | 1.67 | 99.28 | 1.39 | 2518 |  [[Verilog](add12u_0HR.v)]  [[C](add12u_0HR.c)] |
| add12u_2PX | 1.62 | 4.49 | 99.81 | 4.44 | 24176 |  [[Verilog](add12u_2PX.v)]  [[C](add12u_2PX.c)] |
| add12u_04U | 3.20 | 7.71 | 99.91 | 8.54 | 92047 |  [[Verilog](add12u_04U.v)]  [[C](add12u_04U.c)] |
| add12u_2MB | 12.50 | 25.00 | 100.00 | 30.62 | 13015.54e2 |  [[Verilog](add12u_2MB.v)]  [[C](add12u_2MB.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)

             