{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655342416583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655342416584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 09:20:16 2022 " "Processing started: Thu Jun 16 09:20:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655342416584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655342416584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beep -c beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655342416584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1655342416994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/beep/sim/tb_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/beep/sim/tb_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_beep " "Found entity 1: tb_beep" {  } { { "../sim/tb_beep.v" "" { Text "E:/code/workspace_FPGA/beep/sim/tb_beep.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655342417122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655342417122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/beep/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/beep/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655342417126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655342417126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep " "Elaborating entity \"beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655342417157 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "beep.v(27) " "Verilog HDL Event Control error at beep.v(27): mixed single- and double-edge expressions are not supported" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 27 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1655342417159 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_500ms beep.v(30) " "Verilog HDL Always Construct warning at beep.v(30): variable \"cnt_500ms\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417164 "|beep"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_500ms beep.v(33) " "Verilog HDL Always Construct warning at beep.v(33): variable \"cnt_500ms\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417165 "|beep"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "beep.v(35) " "Verilog HDL Event Control error at beep.v(35): mixed single- and double-edge expressions are not supported" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 35 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1655342417186 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_cnt beep.v(38) " "Verilog HDL Always Construct warning at beep.v(38): variable \"state_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417186 "|beep"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_cnt beep.v(41) " "Verilog HDL Always Construct warning at beep.v(41): variable \"state_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417186 "|beep"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "beep.v(43) " "Verilog HDL Event Control error at beep.v(43): mixed single- and double-edge expressions are not supported" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 43 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1655342417187 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_cnt beep.v(47) " "Verilog HDL Always Construct warning at beep.v(47): variable \"state_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417187 "|beep"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "beep.v(58) " "Verilog HDL Event Control error at beep.v(58): mixed single- and double-edge expressions are not supported" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 58 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1655342417188 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "freq_cnt beep.v(61) " "Verilog HDL Always Construct warning at beep.v(61): variable \"freq_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417188 "|beep"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "freq_data beep.v(61) " "Verilog HDL Always Construct warning at beep.v(61): variable \"freq_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417188 "|beep"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_500ms beep.v(61) " "Verilog HDL Always Construct warning at beep.v(61): variable \"cnt_500ms\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417188 "|beep"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "freq_cnt beep.v(64) " "Verilog HDL Always Construct warning at beep.v(64): variable \"freq_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417189 "|beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 beep.v(66) " "Verilog HDL assignment warning at beep.v(66): truncated value with size 18 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1655342417189 "|beep"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "beep.v(68) " "Verilog HDL Event Control error at beep.v(68): mixed single- and double-edge expressions are not supported" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 68 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Quartus II" 0 -1 1655342417189 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "freq_cnt beep.v(71) " "Verilog HDL Always Construct warning at beep.v(71): variable \"freq_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417189 "|beep"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duty_data beep.v(71) " "Verilog HDL Always Construct warning at beep.v(71): variable \"duty_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/beep.v" "" { Text "E:/code/workspace_FPGA/beep/rtl/beep.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1655342417190 "|beep"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1655342417191 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655342417289 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 16 09:20:17 2022 " "Processing ended: Thu Jun 16 09:20:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655342417289 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655342417289 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655342417289 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655342417289 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 12 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655342417910 ""}
