#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557a8f2447b0 .scope module, "Testbench_reg" "Testbench_reg" 2 7;
 .timescale -9 -12;
v0x557a8f259110_0 .net "clk_in", 0 0, v0x557a8f258d70_0;  1 drivers
v0x557a8f259220_0 .net "clk_out_2f", 0 0, v0x557a8f257e00_0;  1 drivers
v0x557a8f2592e0_0 .net "clk_out_4f", 0 0, v0x557a8f2583a0_0;  1 drivers
v0x557a8f259380_0 .net "clk_out_f", 0 0, v0x557a8f258980_0;  1 drivers
S_0x557a8f244930 .scope module, "clk_2f" "Gen_relojes" 2 18, 3 1 0, S_0x557a8f2447b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x557a8f2429f0 .param/l "DIVISOR" 0 3 5, C4<00000000000000000000000000000010>;
v0x557a8f232c40_0 .net "clk_in", 0 0, v0x557a8f2583a0_0;  alias, 1 drivers
v0x557a8f257e00_0 .var "clk_out", 0 0;
v0x557a8f257ec0_0 .var "counter", 31 0;
E_0x557a8f20c930 .event posedge, v0x557a8f232c40_0;
S_0x557a8f257fe0 .scope module, "clk_4f" "Gen_relojes" 2 14, 3 1 0, S_0x557a8f2447b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x557a8f2581b0 .param/l "DIVISOR" 0 3 5, C4<00000000000000000000000000000110>;
v0x557a8f2582c0_0 .net "clk_in", 0 0, v0x557a8f258d70_0;  alias, 1 drivers
v0x557a8f2583a0_0 .var "clk_out", 0 0;
v0x557a8f258490_0 .var "counter", 31 0;
E_0x557a8f241540 .event posedge, v0x557a8f2582c0_0;
S_0x557a8f2585a0 .scope module, "clk_f" "Gen_relojes" 2 22, 3 1 0, S_0x557a8f2447b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x557a8f2587a0 .param/l "DIVISOR" 0 3 5, C4<00000000000000000000000000000010>;
v0x557a8f258890_0 .net "clk_in", 0 0, v0x557a8f257e00_0;  alias, 1 drivers
v0x557a8f258980_0 .var "clk_out", 0 0;
v0x557a8f258a20_0 .var "counter", 31 0;
E_0x557a8f233180 .event posedge, v0x557a8f257e00_0;
S_0x557a8f258b70 .scope module, "test" "tester_reg" 2 26, 4 1 0, S_0x557a8f2447b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_out_f"
    .port_info 1 /INPUT 1 "clk_out_2f"
    .port_info 2 /INPUT 1 "clk_out_4f"
    .port_info 3 /OUTPUT 1 "clk_in"
v0x557a8f258d70_0 .var "clk_in", 0 0;
v0x557a8f258e40_0 .net "clk_out_2f", 0 0, v0x557a8f257e00_0;  alias, 1 drivers
v0x557a8f258f30_0 .net "clk_out_4f", 0 0, v0x557a8f2583a0_0;  alias, 1 drivers
v0x557a8f259020_0 .net "clk_out_f", 0 0, v0x557a8f258980_0;  alias, 1 drivers
    .scope S_0x557a8f257fe0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a8f258490_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x557a8f257fe0;
T_1 ;
    %wait E_0x557a8f241540;
    %load/vec4 v0x557a8f258490_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x557a8f258490_0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x557a8f258490_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557a8f258490_0, 0;
T_1.0 ;
    %load/vec4 v0x557a8f258490_0;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x557a8f2583a0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557a8f244930;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a8f257ec0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x557a8f244930;
T_3 ;
    %wait E_0x557a8f20c930;
    %load/vec4 v0x557a8f257ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x557a8f257ec0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x557a8f257ec0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557a8f257ec0_0, 0;
T_3.0 ;
    %load/vec4 v0x557a8f257ec0_0;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x557a8f257e00_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557a8f2585a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557a8f258a20_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x557a8f2585a0;
T_5 ;
    %wait E_0x557a8f233180;
    %load/vec4 v0x557a8f258a20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x557a8f258a20_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x557a8f258a20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557a8f258a20_0, 0;
T_5.0 ;
    %load/vec4 v0x557a8f258a20_0;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x557a8f258980_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557a8f258b70;
T_6 ;
    %vpi_call 4 8 "$dumpfile", "reloj.vcd" {0 0 0};
    %vpi_call 4 9 "$dumpvars" {0 0 0};
    %pushi/vec4 40, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x557a8f241540;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 4 13 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x557a8f258b70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557a8f258d70_0, 0;
    %end;
    .thread T_7;
    .scope S_0x557a8f258b70;
T_8 ;
    %delay 2840207360, 465;
    %load/vec4 v0x557a8f258d70_0;
    %inv;
    %assign/vec4 v0x557a8f258d70_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Testbench_reg.v";
    "./Gen_relojes.v";
    "./tester_reg.v";
