// Seed: 1697050645
module module_0 (
    output supply1 id_0[-1 : -1],
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4
);
  assign id_2 = 1'b0;
  assign module_1.id_4 = 0;
  logic id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4
);
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_3,
      id_3
  );
  parameter id_6 = 1;
endmodule
module module_2 #(
    parameter id_8 = 32'd37
) (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5,
    output uwire id_6
);
  assign id_6 = -1'b0;
  wire _id_8;
  real id_9  [id_8  +  1 'b0 : 1 'b0];
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
