Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 23 16:27:39 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: c0/clk_1s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.813        0.000                      0                   53        0.205        0.000                      0                   53        4.650        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ           6.813        0.000                      0                   53        0.205        0.000                      0                   53        4.650        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        6.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.428ns (15.502%)  route 2.333ns (84.498%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.961     8.086    c0/clear
    SLICE_X1Y20          FDRE                                         r  c0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.782    14.962    c0/clk
    SLICE_X1Y20          FDRE                                         r  c0/cnt_reg[24]/C
                         clock pessimism              0.339    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.367    14.899    c0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.428ns (15.502%)  route 2.333ns (84.498%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.961     8.086    c0/clear
    SLICE_X1Y20          FDRE                                         r  c0/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.782    14.962    c0/clk
    SLICE_X1Y20          FDRE                                         r  c0/cnt_reg[25]/C
                         clock pessimism              0.339    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.367    14.899    c0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.428ns (16.104%)  route 2.230ns (83.896%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.857     7.983    c0/clear
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.783    14.963    c0/clk
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[20]/C
                         clock pessimism              0.339    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.367    14.900    c0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.428ns (16.104%)  route 2.230ns (83.896%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.857     7.983    c0/clear
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.783    14.963    c0/clk
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[21]/C
                         clock pessimism              0.339    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.367    14.900    c0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.428ns (16.104%)  route 2.230ns (83.896%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.857     7.983    c0/clear
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.783    14.963    c0/clk
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[22]/C
                         clock pessimism              0.339    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.367    14.900    c0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.428ns (16.104%)  route 2.230ns (83.896%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.857     7.983    c0/clear
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.783    14.963    c0/clk
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[23]/C
                         clock pessimism              0.339    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y19          FDRE (Setup_fdre_C_R)       -0.367    14.900    c0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.428ns (16.200%)  route 2.214ns (83.800%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.842     7.967    c0/clear
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.784    14.964    c0/clk
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[16]/C
                         clock pessimism              0.339    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.367    14.901    c0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.428ns (16.200%)  route 2.214ns (83.800%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.842     7.967    c0/clear
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.784    14.964    c0/clk
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[17]/C
                         clock pessimism              0.339    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.367    14.901    c0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.428ns (16.200%)  route 2.214ns (83.800%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.842     7.967    c0/clear
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.784    14.964    c0/clk
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[18]/C
                         clock pessimism              0.339    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.367    14.901    c0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 c0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.428ns (16.200%)  route 2.214ns (83.800%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.896     5.325    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.269     5.594 r  c0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.599     6.193    c0/cnt_reg[10]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.053     6.246 f  c0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.459     6.705    c0/cnt[0]_i_6_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.053     6.758 f  c0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.315     7.073    c0/cnt[0]_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.126 r  c0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.842     7.967    c0/clear
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.784    14.964    c0/clk
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[19]/C
                         clock pessimism              0.339    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.367    14.901    c0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  6.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.168%)  route 0.099ns (35.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.959    c0/clk
    SLICE_X1Y14          FDRE                                         r  c0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.099     2.158    c0/cnt_reg_n_0_[3]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.235 r  c0/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.235    c0/cnt_reg[0]_i_2_n_4
    SLICE_X1Y14          FDRE                                         r  c0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.952     2.437    c0/clk
    SLICE_X1Y14          FDRE                                         r  c0/cnt_reg[3]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 c0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.183ns (64.931%)  route 0.099ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.959    c0/clk
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/cnt_reg[4]/Q
                         net (fo=1, routed)           0.099     2.158    c0/cnt_reg_n_0_[4]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.241 r  c0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.241    c0/cnt_reg[4]_i_1_n_7
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.951     2.436    c0/clk
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[4]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.179ns (63.043%)  route 0.105ns (36.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.959    c0/clk
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/cnt_reg[6]/Q
                         net (fo=1, routed)           0.105     2.164    c0/cnt_reg_n_0_[6]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.243 r  c0/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.243    c0/cnt_reg[4]_i_1_n_5
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.951     2.436    c0/clk
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[6]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.179ns (63.043%)  route 0.105ns (36.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.959    c0/clk
    SLICE_X1Y14          FDRE                                         r  c0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/cnt_reg[2]/Q
                         net (fo=1, routed)           0.105     2.164    c0/cnt_reg_n_0_[2]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.243 r  c0/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.243    c0/cnt_reg[0]_i_2_n_5
    SLICE_X1Y14          FDRE                                         r  c0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.952     2.437    c0/clk
    SLICE_X1Y14          FDRE                                         r  c0/cnt_reg[2]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 c0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.958    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  c0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.109     2.167    c0/cnt_reg[11]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.244 r  c0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.244    c0/cnt_reg[8]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.950     2.435    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[11]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    c0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 c0/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.709     1.955    c0/clk
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     2.055 r  c0/cnt_reg[23]/Q
                         net (fo=2, routed)           0.109     2.164    c0/cnt_reg[23]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.241 r  c0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.241    c0/cnt_reg[20]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.947     2.432    c0/clk
    SLICE_X1Y19          FDRE                                         r  c0/cnt_reg[23]/C
                         clock pessimism             -0.477     1.955    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.071     2.026    c0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 c0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.710     1.956    c0/clk
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.100     2.056 r  c0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.110     2.166    c0/cnt_reg[19]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.243 r  c0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.243    c0/cnt_reg[16]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.948     2.433    c0/clk
    SLICE_X1Y18          FDRE                                         r  c0/cnt_reg[19]/C
                         clock pessimism             -0.477     1.956    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.071     2.027    c0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 c0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.959    c0/clk
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.110     2.169    c0/cnt_reg[7]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.246 r  c0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.246    c0/cnt_reg[4]_i_1_n_4
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.951     2.436    c0/clk
    SLICE_X1Y15          FDRE                                         r  c0/cnt_reg[7]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.071     2.030    c0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 c0/clk_1s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/clk_1s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.018%)  route 0.150ns (53.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.710     1.956    c0/clk
    SLICE_X0Y18          FDRE                                         r  c0/clk_1s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     2.056 r  c0/clk_1s_reg/Q
                         net (fo=5, routed)           0.150     2.206    c0/clk_1s
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.028     2.234 r  c0/clk_1s_i_1/O
                         net (fo=1, routed)           0.000     2.234    c0/clk_1s_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  c0/clk_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.948     2.433    c0/clk
    SLICE_X0Y18          FDRE                                         r  c0/clk_1s_reg/C
                         clock pessimism             -0.477     1.956    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.060     2.016    c0/clk_1s_reg
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 c0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.183ns (62.646%)  route 0.109ns (37.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.958    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  c0/cnt_reg[8]/Q
                         net (fo=2, routed)           0.109     2.167    c0/cnt_reg[8]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.250 r  c0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.250    c0/cnt_reg[8]_i_1_n_7
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.950     2.435    c0/clk
    SLICE_X1Y16          FDRE                                         r  c0/cnt_reg[8]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    c0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y18    c0/clk_1s_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y14    c0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y16    c0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y16    c0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y17    c0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y17    c0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y17    c0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y17    c0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y18    c0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y18    c0/clk_1s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y18    c0/clk_1s_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y14    c0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y14    c0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y17    c0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y17    c0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y18    c0/clk_1s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y18    c0/clk_1s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y14    c0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y14    c0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y16    c0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y17    c0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y17    c0/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.151ns  (logic 4.427ns (43.607%)  route 5.725ns (56.393%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=7, routed)           4.371     5.253    d0/s0/SW_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.070     5.323 r  d0/s0/a/O
                         net (fo=1, routed)           1.353     6.676    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.475    10.151 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.151    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 4.413ns (43.607%)  route 5.707ns (56.393%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=7, routed)           4.470     5.352    d0/s0/SW_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.065     5.417 r  d0/s0/d/O
                         net (fo=1, routed)           1.237     6.654    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.466    10.119 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.119    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.116ns  (logic 4.443ns (43.922%)  route 5.673ns (56.078%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=7, routed)           4.321     5.203    d0/s0/SW_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.069     5.272 r  d0/s0/f/O
                         net (fo=1, routed)           1.352     6.624    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.492    10.116 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.116    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 4.312ns (43.037%)  route 5.707ns (56.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=7, routed)           4.470     5.352    d0/s0/SW_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.053     5.405 r  d0/s0/c/O
                         net (fo=1, routed)           1.237     6.642    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    10.019 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.019    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.958ns  (logic 4.317ns (43.353%)  route 5.641ns (56.647%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=7, routed)           4.371     5.253    d0/s0/SW_IBUF[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.053     5.306 r  d0/s0/b/O
                         net (fo=1, routed)           1.270     6.576    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.382     9.958 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.958    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.308ns (43.321%)  route 5.636ns (56.679%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=7, routed)           4.325     5.207    d0/s0/SW_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.053     5.260 r  d0/s0/g/O
                         net (fo=1, routed)           1.311     6.571    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.373     9.944 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.944    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.285ns (43.539%)  route 5.557ns (56.461%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=7, routed)           4.321     5.203    d0/s0/SW_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.053     5.256 r  d0/s0/e/O
                         net (fo=1, routed)           1.236     6.492    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351     9.843 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.843    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.799ns  (logic 4.244ns (43.308%)  route 5.555ns (56.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           5.555     6.429    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.370     9.799 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.799    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.770ns  (logic 4.226ns (43.257%)  route 5.544ns (56.743%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.873     0.873 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           5.544     6.416    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.353     9.770 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.770    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.653ns  (logic 4.221ns (43.726%)  route 5.432ns (56.274%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.865     0.865 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           5.432     6.298    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.356     9.653 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.653    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i0/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/DIG_D_FF_1bit_i0/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.417%)  route 0.162ns (52.583%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i0/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i0/state_reg/Q
                         net (fo=9, routed)           0.162     0.280    c1/DIG_D_FF_1bit_i1/QA
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.028     0.308 r  c1/DIG_D_FF_1bit_i1/state_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    c1/DIG_D_FF_1bit_i0/s0
    SLICE_X2Y18          FDRE                                         r  c1/DIG_D_FF_1bit_i0/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/DIG_D_FF_1bit_i3/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.146ns (41.014%)  route 0.210ns (58.986%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i3/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 f  c1/DIG_D_FF_1bit_i3/state_reg/Q
                         net (fo=12, routed)          0.210     0.328    c1/DIG_D_FF_1bit_i3/state_reg_0
    SLICE_X2Y18          LUT1 (Prop_lut1_I0_O)        0.028     0.356 r  c1/DIG_D_FF_1bit_i3/state_i_1__2/O
                         net (fo=1, routed)           0.000     0.356    c1/DIG_D_FF_1bit_i3/d0/s0/s2
    SLICE_X2Y18          FDRE                                         r  c1/DIG_D_FF_1bit_i3/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/DIG_D_FF_1bit_i1/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.146ns (39.870%)  route 0.220ns (60.130%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i1/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i1/state_reg/Q
                         net (fo=10, routed)          0.220     0.338    c1/DIG_D_FF_1bit_i3/QB
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.028     0.366 r  c1/DIG_D_FF_1bit_i3/state_i_1/O
                         net (fo=1, routed)           0.000     0.366    c1/DIG_D_FF_1bit_i1/s1
    SLICE_X2Y18          FDRE                                         r  c1/DIG_D_FF_1bit_i1/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/DIG_D_FF_1bit_i2/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.148ns (39.738%)  route 0.224ns (60.262%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i3/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i3/state_reg/Q
                         net (fo=12, routed)          0.224     0.342    c1/DIG_D_FF_1bit_i3/state_reg_0
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.030     0.372 r  c1/DIG_D_FF_1bit_i3/state_i_1__1/O
                         net (fo=1, routed)           0.000     0.372    c1/DIG_D_FF_1bit_i2/s2
    SLICE_X2Y18          FDRE                                         r  c1/DIG_D_FF_1bit_i2/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i0/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.511ns (76.259%)  route 0.470ns (23.741%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i0/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 f  c1/DIG_D_FF_1bit_i0/state_reg/Q
                         net (fo=9, routed)           0.165     0.283    d0/s0/QA
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.028     0.311 r  d0/s0/e/O
                         net (fo=1, routed)           0.305     0.616    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.365     1.981 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.981    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i0/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.537ns (76.458%)  route 0.473ns (23.542%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i0/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i0/state_reg/Q
                         net (fo=9, routed)           0.164     0.282    d0/s0/QA
    SLICE_X0Y19          LUT5 (Prop_lut5_I1_O)        0.028     0.310 r  d0/s0/c/O
                         net (fo=1, routed)           0.309     0.619    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     2.010 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.010    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.542ns (76.326%)  route 0.478ns (23.674%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i1/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i1/state_reg/Q
                         net (fo=10, routed)          0.160     0.278    d0/s0/QB
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.028     0.306 r  d0/s0/b/O
                         net (fo=1, routed)           0.319     0.624    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.396     2.020 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.020    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i0/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.552ns (76.613%)  route 0.474ns (23.387%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i0/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i0/state_reg/Q
                         net (fo=9, routed)           0.164     0.282    d0/s0/QA
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.030     0.312 r  d0/s0/d/O
                         net (fo=1, routed)           0.310     0.622    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.404     2.026 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.026    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 1.565ns (74.987%)  route 0.522ns (25.013%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i1/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i1/state_reg/Q
                         net (fo=10, routed)          0.160     0.278    d0/s0/QB
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.033     0.311 r  d0/s0/a/O
                         net (fo=1, routed)           0.362     0.673    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.414     2.087 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.087    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/DIG_D_FF_1bit_i0/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.582ns (75.192%)  route 0.522ns (24.808%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  c1/DIG_D_FF_1bit_i0/state_reg/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  c1/DIG_D_FF_1bit_i0/state_reg/Q
                         net (fo=9, routed)           0.165     0.283    d0/s0/QA
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.033     0.316 r  d0/s0/f/O
                         net (fo=1, routed)           0.357     0.673    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.431     2.105 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.105    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------





