;; Compile Options : /TML610111 /MS /near /Icommon /Imain /Iirq /Itimer /Itbc /Ipwm /Iuart /Ii2c /SS 256 /SD /Oa /Ot /W 1 /Ff /Fa_output\_obj\ 
;; Version Number  : Ver.3.41.8
;; File Name       : main.c

	type (ML610111) 
	fastfloat
	model small, near
	$$ExtInt_ISR$main segment code 2h #0h
	$$Initialization$main segment code 2h #0h
	$$NOPx$main segment code 2h #0h
	$$PWM_B0_ON$main segment code 2h #0h
	$$PinB0_PWM$main segment code 2h #0h
	$$PortA_Digital_Inputs$main segment code 2h #0h
	$$PortA_Low$main segment code 2h #0h
	$$PortB_Low$main segment code 2h #0h
	$$PortC_Low$main segment code 2h #0h
	$$SetOSC$main segment code 2h #0h
	$$TAB_uartSetParam$main segment table 2h #0h
	$$TBC_ISR$main segment code 2h #0h
	$$TMR89_ISR$main segment code 2h #0h
	$$TMRAB_ISR$main segment code 2h #0h
	$$TMREF_ISR$main segment code 2h #0h
	$$_funcI2CFin$main segment code 2h #0h
	$$_funcUartFin$main segment code 2h #0h
	$$_intADC$main segment code 2h #0h
	$$_intI2c$main segment code 2h #0h
	$$_intUart$main segment code 2h #0h
	$$analog_comparator$main segment code 2h #0h
	$$main$main segment code 2h #0h
	$$main_clrWDT$main segment code 2h #0h
	$$main_reqNotHalt$main segment code 2h #0h
	STACKSEG 0100h
CVERSION 3.41.8
CSGLOBAL 03H 0000H "ExtInt_ISR" 08H 02H 4FH 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "TBC_ISR" 08H 02H 4BH 01H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "main_clrWDT" 08H 02H 0F5H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_funcUartFin" 08H 02H 46H 01H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "main_reqNotHalt" 08H 02H 42H 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "TMRAB_ISR" 08H 02H 4DH 01H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "NOPx" 08H 02H 3AH 01H 80H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PWM_B0_ON" 08H 02H 3BH 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "Initialization" 08H 02H 37H 01H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortA_Digital_Inputs" 08H 02H 40H 01H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "main" 08H 02H 50H 01H 80H 00H 00H 00H 01H
CSGLOBAL 03H 0000H "_intUart" 08H 02H 48H 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_intI2c" 08H 02H 49H 01H 81H 02H 00H 00H 07H
CSGLOBAL 03H 0000H "SetOSC" 08H 02H 38H 01H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortC_Low" 08H 02H 3FH 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_intADC" 08H 02H 4AH 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "TMR89_ISR" 08H 02H 4CH 01H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortB_Low" 08H 02H 3EH 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "TMREF_ISR" 08H 02H 4EH 01H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortA_Low" 08H 02H 3DH 01H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "analog_comparator" 08H 02H 3CH 01H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_funcI2CFin" 08H 02H 47H 01H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PinB0_PWM" 08H 02H 41H 01H 80H 00H 00H 00H 07H
CSTRUCTTAG 0000H 0000H 0007H 0003H 00000001H "_Notag"
CSTRUCTMEM 52H 00000001H 00000000H "state" 02H 00H 00H
CSTRUCTMEM 52H 00000002H 00000001H "state_sub" 02H 00H 00H
CSTRUCTMEM 52H 00000005H 00000003H "reserve" 02H 00H 00H
CSTRUCTTAG 0000H 0000H 0005H 000CH 00000016H "_Notag"
CSTRUCTMEM 42H 00000002H 00000000H "_Mode" 02H 00H 08H
CSTRUCTMEM 43H 00000002H 00000002H "_Handle" 02H 00H 08H
CSTRUCTMEM 42H 00000002H 00000004H "_Buf" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000006H "_Bend" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000008H "_Next" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 0000000AH "_Rend" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 0000000CH "_Rsave" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 0000000EH "_Wend" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000010H "_Back" 05H 01H 02H 00H 00H 00H
CSTRUCTMEM 42H 00000001H 00000012H "_Cbuf" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000013H "_Nback" 02H 00H 00H
CSTRUCTMEM 43H 00000002H 00000014H "_Tmpnam" 04H 03H 00H 00H 00H
CSTRUCTTAG 0000H 0000H 0004H 0001H 00000004H "_Notag"
CSTRUCTMEM 42H 00000004H 00000000H "_Off" 02H 00H 02H
CSTRUCTTAG 0000H 0000H 0003H 0006H 0000000AH "_Notag"
CSTRUCTMEM 42H 00000004H 00000000H "br" 02H 00H 02H
CSTRUCTMEM 42H 00000001H 00000004H "lg" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000005H "pt" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000006H "stp" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000007H "neg" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000008H "dir" 02H 00H 00H
CSTRUCTTAG 0000H 0000H 0002H 0002H 00000008H "_Notag"
CSTRUCTMEM 43H 00000004H 00000000H "quot" 02H 00H 02H
CSTRUCTMEM 43H 00000004H 00000004H "rem" 02H 00H 02H
CSTRUCTTAG 0000H 0000H 0001H 0002H 00000004H "_Notag"
CSTRUCTMEM 43H 00000002H 00000000H "quot" 02H 00H 01H
CSTRUCTMEM 43H 00000002H 00000002H "rem" 02H 00H 01H
CSTRUCTTAG 0000H 0000H 0000H 0008H 00000001H "_Notag"
CSTRUCTMEM 52H 00000001H 00000000H "b0" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000001H "b1" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000002H "b2" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000003H "b3" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000004H "b4" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000005H "b5" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000006H "b6" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000007H "b7" 02H 00H 00H
CUNIONTAG 0000H 0000H 0006H 0002H 00000008H "_Notag"
CUNIONMEM 42H 00000008H "_W" 05H 01H 04H 00H 00H 08H
CUNIONMEM 43H 00000008H "_D" 02H 00H 04H
CTYPEDEF 0000H 0000H 01H "_Dconst" 04H 00H 06H 06H 00H
CTYPEDEF 0000H 0000H 43H "_Ptrdifft" 02H 00H 01H
CTYPEDEF 0000H 0000H 42H "_Sizet" 02H 00H 01H
CTYPEDEF 0000H 0000H 43H "tUartSetParam" 04H 00H 05H 03H 00H
CTYPEDEF 0000H 0000H 63H "jmp_buf_f" 05H 01H 0BH 00H 00H 01H
CTYPEDEF 0000H 0000H 43H "jmp_buf_n" 05H 01H 0BH 00H 00H 01H
CTYPEDEF 0000H 0000H 43H "ptrdiff_t" 02H 00H 01H
CTYPEDEF 0000H 0000H 42H "size_t" 02H 00H 01H
CTYPEDEF 0000H 0000H 43H "cbfUart" 0AH 03H 00H 02H 2EH 00H 00H 00H 00H 00H 07H
CTYPEDEF 0000H 0000H 43H "fpos_t" 04H 00H 05H 04H 00H
CTYPEDEF 0000H 0000H 43H "STRUCT_STATE" 04H 00H 05H 07H 00H
CTYPEDEF 0000H 0000H 43H "cbfI2c" 0AH 03H 00H 02H 43H 00H 00H 00H 00H 00H 07H
CTYPEDEF 0000H 0000H 43H "sig_atomic_t" 02H 00H 01H
CTYPEDEF 0000H 0000H 43H "va_list" 04H 03H 00H 00H 00H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_nf" 08H 02H 01H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_nn" 08H 02H 00H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_ff" 08H 02H 03H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_fn" 08H 02H 02H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Sigfun" 08H 02H 2AH 01H 00H 00H 00H 00H 07H
CTYPEDEF 0000H 0000H 43H "FILE" 04H 00H 05H 05H 00H
CTYPEDEF 0000H 0000H 43H "div_t" 04H 00H 05H 01H 00H
CTYPEDEF 0000H 0000H 43H "ldiv_t" 04H 00H 05H 02H 00H
CTYPEDEF 0000H 0000H 43H "_BYTE_FIELD" 04H 00H 05H 00H 00H
CGLOBAL 00H 42H 0001H "_flgUartFin" 02H 00H 00H
CSGLOBAL 01H 000AH "_uartSetParam" 04H 00H 05H 03H 00H
CGLOBAL 00H 42H 0001H "_flgI2CFin" 02H 00H 00H
CGLOBAL 00H 42H 0001H "_reqNotHalt" 02H 00H 00H
CGLOBAL 00H 42H 0001H "_flgADCFin" 02H 00H 00H
CFILE 0001H 000007EEH "main\\ML610111.H"
CFILE 0002H 000000D8H "main\\stdlib.h"
CFILE 0003H 0000007AH "main\\yvals.h"
CFILE 0004H 0000006FH "uart\\uart.h"
CFILE 0005H 00000027H "common\\common.h"
CFILE 0006H 00000057H "irq\\irq.h"
CFILE 0007H 00000028H "main\\mcu.h"
CFILE 0008H 00000045H "i2c\\i2c.h"
CFILE 0009H 000000EEH "main\\stdio.h"
CFILE 000AH 00000046H "tbc\\tbc.h"
CFILE 000BH 000001B8H "timer\\timer.h"
CFILE 000CH 00000034H "main\\float.h"
CFILE 000DH 000000C9H "main\\string.h"
CFILE 000EH 00000023H "main\\main.h"
CFILE 000FH 00000048H "main\\ctype.h"
CFILE 0010H 00000019H "main\\errno.h"
CFILE 0011H 00000032H "main\\limits.h"
CFILE 0012H 0000004FH "main\\math.h"
CFILE 0013H 0000005BH "main\\muldivu8.h"
CFILE 0014H 0000005FH "main\\setjmp.h"
CFILE 0015H 0000002CH "main\\signal.h"
CFILE 0016H 0000001FH "main\\stdarg.h"
CFILE 0017H 0000001EH "main\\stddef.h"
CFILE 0018H 0000001FH "main\\yfuns.h"
CFILE 0000H 00000464H "main\\main.c"
					/* subscript number of jmp_buf			*/
_SP_STOCK		EQU		0		/* save sp			*/
_FP_STOCK		EQU		2		/* save fp			*/
_PSW_STOCK		EQU		4		/* save psw			*/
_PC_STOCK		EQU		6		/* save return address		*/
_DSR_STOCK		EQU		8		/* save DSR			*/
_VAL_STOCK		EQU		10		/* save val			*/
_ER4_STOCK		EQU		12		/* save ER4			*/
_ER6_STOCK		EQU		14		/* save ER6			*/
_ER8_STOCK		EQU		16		/* save ER8			*/
_ER10_STOCK		EQU		18		/* save ER10		*/
_ER12_STOCK		EQU		20		/* save ER12		*/

	rseg $$main$main
CFUNCTION 336

_main	:
CBLOCK 336 1 240

;;{
CLINEA 0000H 0001H 00F0H 0001H 0001H
CBLOCK 336 2 240
CLOCAL 4BH 0001H 0000H 0002H "char_a" 02H 00H 00H
CLOCAL 4AH 0001H 0000H 0002H "uchar" 02H 00H 00H
CLOCAL 4AH 0002H 0000H 0002H "uint" 02H 00H 01H
CLOCAL 4AH 0002H 0000H 0002H "delay" 02H 00H 01H
CLOCAL 4BH 0004H 0000H 0002H "long_a" 02H 00H 02H
CLOCAL 4BH 0004H 0000H 0002H "float_a" 02H 00H 03H
CLOCAL 4BH 0008H 0000H 0002H "double_a" 02H 00H 04H
CLOCAL 4BH 0002H 0000H 0002H "i" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "j" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "k" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "x" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "y" 02H 00H 01H

;;		Initialization();		// Init Micro...(& UART)
CLINEA 0000H 0001H 00FCH 0003H 002DH
	bl	_Initialization

;;		main_clrWDT();
CLINEA 0000H 0001H 00FDH 0003H 0010H
	bl	_main_clrWDT

;;		NOPx(10);				// Short Delay... 
CLINEA 0000H 0001H 00FEH 0003H 0021H
	mov	er0,	#10
	bl	_NOPx

;;		LED1_pin = 0;
CLINEA 0000H 0001H 0100H 0003H 000FH
	rb	0f260h.1

;;		LED2_pin = 0;
CLINEA 0000H 0001H 0101H 0003H 000FH
	rb	0f260h.3

;;		LED3_pin = 0;
CLINEA 0000H 0001H 0102H 0003H 000FH
	rb	0f258h.0

;;		LED4_pin = 0;
CLINEA 0000H 0001H 0103H 0003H 000FH
	rb	0f260h.0

;;		LED5_pin = 0;
CLINEA 0000H 0001H 0104H 0003H 000FH
	rb	0f260h.2

;;		LED6_pin = 0;
CLINEA 0000H 0001H 0105H 0003H 000FH
	rb	0f258h.5

;;		LED7_pin = 0;
CLINEA 0000H 0001H 0106H 0003H 000FH
	rb	0f258h.2

;;		LED8_pin = 0;
CLINEA 0000H 0001H 0107H 0003H 000FH
	rb	0f258h.7

;;		LED9_pin = 0;
CLINEA 0000H 0001H 0108H 0003H 000FH
	rb	0f258h.6

;;	MyTest:		
CLINEA 0000H 0001H 010BH 0002H 000AH
CLABEL 001FH "MyTest"
_$L31 :

;;		PWM_B0_ON(4000, 125);	//period, Duty Cycle variables
CLINEA 0000H 0001H 010EH 0003H 0036H
	mov	r2,	#07dh
	mov	r3,	#00h
	mov	r0,	#0a0h
	mov	r1,	#0fh
	bl	_PWM_B0_ON

;;		NOPx(1);				// Short Delay...
CLINEA 0000H 0001H 010FH 0003H 001FH
	mov	er0,	#1 
	bl	_NOPx

;;	main_clrWDT();				//Remember, you must periodically clear the timer before it rolls over
CLINEA 0000H 0001H 0111H 0002H 0059H
	bl	_main_clrWDT

;;	goto MyTest;
CLINEA 0000H 0001H 0113H 0002H 000DH
	bal	_$L31
CBLOCKEND 336 2 277

;;}//end main
CLINEA 0000H 0001H 0115H 0001H 000BH
CBLOCKEND 336 1 277
CFUNCTIONEND 336


	rseg $$main_clrWDT$main
CFUNCTION 245

_main_clrWDT	:
CBLOCK 245 1 303

;;{
CLINEA 0000H 0001H 012FH 0001H 0001H
CBLOCK 245 2 303

;;	__DI(); // Disable multi-interrupts
CLINEA 0000H 0001H 0130H 0002H 0024H
	di

;;		do {
CLINEA 0000H 0001H 0131H 0003H 0006H
_$L35 :
CBLOCK 245 3 305

;;			WDTCON = 0x5Au;
CLINEA 0000H 0001H 0132H 0004H 0012H
	mov	r0,	#05ah
	st	r0,	0f00eh
CBLOCKEND 245 3 307

;;		} while (WDP != 1);
CLINEA 0000H 0000H 0133H 0003H 0015H
	tb	0f00eh.0
	beq	_$L35

;;		WDTCON = 0xA5u;
CLINEA 0000H 0001H 0134H 0003H 0011H
	mov	r0,	#0a5h
	st	r0,	0f00eh

;;	__EI(); // Re-Enable multi-interrupts
CLINEA 0000H 0001H 0136H 0002H 0026H
	ei
CBLOCKEND 245 2 311

;;}
CLINEA 0000H 0001H 0137H 0001H 0001H
	rt
CBLOCKEND 245 1 311
CFUNCTIONEND 245


	rseg $$Initialization$main
CFUNCTION 311

_Initialization	:
CBLOCK 311 1 317

;;{
CLINEA 0000H 0001H 013DH 0001H 0001H
	push	lr
CBLOCK 311 2 317
CRET 0000H

;;			DSIO0 = 1; // 0=> Enables Synchronous Serial Port 0 (initial value).
CLINEA 0000H 0001H 0141H 0004H 0047H
	sb	0f02ah.0

;;			DUA0  = 1; // 0=> Enables the operation of UART0 (initial value).
CLINEA 0000H 0001H 0142H 0004H 0044H
	sb	0f02ah.2

;;			DUA1  = 1; // 0=> Enables Uart1 (initial value). 
CLINEA 0000H 0001H 0143H 0004H 0034H
	sb	0f02ah.3

;;			DI2C1 = 1; // 0=> Enables I2C bus Interface (Slave) (initial value).
CLINEA 0000H 0001H 0144H 0004H 0047H
	sb	0f02ah.6

;;			DI2C0 = 0; // 0=> Enables I2C bus Interface (Master) (initial value).	
CLINEA 0000H 0001H 0145H 0004H 0049H
	rb	0f02ah.7

;;		BLKCON4 = 0x00; // SA-ADC: 0=> Enables ; 0xFF=> Disables
CLINEA 0000H 0001H 0147H 0003H 003AH
	mov	r0,	#00h
	st	r0,	0f02ch

;;		BLKCON6 = 0x00; // Timers 8, 9, A, E, F : 0=> Enables ; 0xFF=> Disables
CLINEA 0000H 0001H 0148H 0003H 0049H
	st	r0,	0f02eh

;;		BLKCON7 = 0x00; // PWM (PWMC, PWMD, PWME, PWMF : 0=> Enables ; 0xFF=> Disables
CLINEA 0000H 0001H 0149H 0003H 0050H
	st	r0,	0f02fh

;;     	SetOSC(); 	//8MHz
CLINEA 0000H 0001H 014CH 0007H 0017H
	bl	_SetOSC

;;		PortA_Low();	//Initialize all 3 Ports of Q111 Port A to GPIO-Low
CLINEA 0000H 0001H 014FH 0003H 0042H
	bl	_PortA_Low

;;		PortB_Low();	//Initialize all 8 Ports of Q111 Port B to GPIO-Low
CLINEA 0000H 0001H 0150H 0003H 0042H
	bl	_PortB_Low

;;		PortC_Low();	//Initialize all 4 Ports of Q111 Port C to GPIO-Low
CLINEA 0000H 0001H 0151H 0003H 0042H
	bl	_PortC_Low

;;		PinB0_PWM();		// Set up PWM peripheral (Pin on B.0)
CLINEA 0000H 0001H 0157H 0003H 0035H
	bl	_PinB0_PWM

;;		irq_di();	// Disable Interrupts
CLINEA 0000H 0001H 0194H 0003H 0021H
	bl	_irq_di

;;		irq_init();	// Initialize Interrupts (All Off and NO Requests)
CLINEA 0000H 0001H 0195H 0003H 0040H
	bl	_irq_init

;;				IE0 = IE1 = IE2 = IE3 = IE4 = IE5 = IE6 = IE7 = 0;
CLINEA 0000H 0001H 01B0H 0005H 0036H
	mov	r0,	#00h
	st	r0,	0f017h
	st	r0,	0f016h
	st	r0,	0f015h
	st	r0,	0f014h
	st	r0,	0f013h
	st	r0,	0f012h
	st	r0,	0f011h
	st	r0,	0f010h

;;				IRQ0 = IRQ1 = IRQ2 = IRQ3 = IRQ4 = IRQ5 = IRQ6 = IRQ7 = 0;
CLINEA 0000H 0001H 01B4H 0005H 003EH
	st	r0,	0f01fh
	st	r0,	0f01eh
	st	r0,	0f01dh
	st	r0,	0f01ch
	st	r0,	0f01bh
	st	r0,	0f01ah
	st	r0,	0f019h
	st	r0,	0f018h

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_UA0INT, _intUart );
CLINEA 0000H 0001H 01B7H 0005H 003FH
	mov	r2,	#BYTE1 OFFSET __intUart
	mov	r3,	#BYTE2 OFFSET __intUart
	mov	r0,	#0fh
	bl	_irq_setHdr

;;					EUA0 = 1; 	// EUA0 is the enable flag for the UART0 interrupt (1=ENABLED)
CLINEA 0000H 0001H 01B8H 0006H 004EH
	sb	0f014h.0

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_I2CMINT, _intI2c );
CLINEA 0000H 0001H 01BCH 0005H 003FH
	mov	r2,	#BYTE1 OFFSET __intI2c
	mov	r3,	#BYTE2 OFFSET __intI2c
	mov	r0,	#0ch
	bl	_irq_setHdr

;;					EI2CM = 1; // EI2CM is the enable flag for the I2C MASTER interrupt (1=ENABLED)
CLINEA 0000H 0001H 01BDH 0006H 0054H
	sb	0f012h.7

;;					QI2CM = 0;
CLINEA 0000H 0001H 01BEH 0006H 000FH
	rb	0f01ah.7

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_SADINT, _intADC );
CLINEA 0000H 0001H 01C2H 0005H 003EH
	mov	r2,	#BYTE1 OFFSET __intADC
	mov	r3,	#BYTE2 OFFSET __intADC
	mov	r0,	#0ah
	bl	_irq_setHdr

;;					ESAD = 1; // ESAD is the enable flag for the ADC interrupt (1=ENABLED)
CLINEA 0000H 0001H 01C3H 0006H 004BH
	sb	0f012h.2

;;					QSAD = 0;
CLINEA 0000H 0001H 01C4H 0006H 000EH
	rb	0f01ah.2

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_T2HINT, TBC_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 01C8H 0005H 005EH
	mov	r2,	#BYTE1 OFFSET _TBC_ISR
	mov	r3,	#BYTE2 OFFSET _TBC_ISR
	mov	r0,	#01eh
	bl	_irq_setHdr

;;					E2H = 1;	  // Enable x Hz TBC Interrupt (1=ENABLED)
CLINEA 0000H 0001H 01C9H 0006H 0038H
	sb	0f017h.3

;;					Q2H = 1;	  // Request flag for the time base counter x Hz interrupt	
CLINEA 0000H 0001H 01CAH 0006H 0049H
	sb	0f01fh.3

;;				(void)tb_setHtbdiv( (unsigned char)TB_HTD_1_1 ); //Set the ratio of dividing frequency of the time base counter
CLINEA 0000H 0000H 0041H 0002H 000DH
	mov	r0,	#0fh
	st	r0,	0f00bh

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TM9INT, TMR89_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 01D1H 0005H 0060H
	mov	r2,	#BYTE1 OFFSET _TMR89_ISR
	mov	r3,	#BYTE2 OFFSET _TMR89_ISR
	mov	r0,	#0eh
	bl	_irq_setHdr

;;					ETM8 = 1;	  	// Enable timer 8 Interrupt (1=ENABLED
CLINEA 0000H 0001H 01D2H 0006H 0038H
	sb	0f013h.2

;;					ETM9 = 1;	  	// Enable timer 9 Interrupt (1=ENABLED)
CLINEA 0000H 0001H 01D3H 0006H 0039H
	sb	0f013h.3

;;					QTM8 = 1;		// timer 8 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 01D4H 0006H 0036H
	sb	0f01bh.2

;;					QTM9 = 1;		// timer 9 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 01D5H 0006H 0036H
	sb	0f01bh.3

;;					T8CS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 01D6H 0006H 0028H
	sb	0f8e2h.0

;;					T8CS1 = 1;
CLINEA 0000H 0001H 01D7H 0006H 000FH
	sb	0f8e2h.1

;;					T8CS2 = 1;
CLINEA 0000H 0001H 01D8H 0006H 000FH
	sb	0f8e2h.2

;;					T9CS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 01D9H 0006H 0028H
	sb	0f8e6h.0

;;					T9CS1 = 1;
CLINEA 0000H 0001H 01DAH 0006H 000FH
	sb	0f8e6h.1

;;					T9CS2 = 1; 
CLINEA 0000H 0001H 01DBH 0006H 0010H
	sb	0f8e6h.2

;;					tm_init(TM_CH_NO_89);
CLINEA 0000H 0001H 01DCH 0006H 001AH
	mov	r0,	#00h
	bl	_tm_init

;;					tm_set89Data(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0150H 0002H 0025H
	mov	r0,	#00h
	st	r0,	0f8e0h

;;					tm_set89Data(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0151H 0002H 0023H
	mov	r0,	#020h
	st	r0,	0f8e4h

;;					tm_set89Source(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0186H 0002H 0015H
	sb	0f8e2h.0

;;					tm_set89Source(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0187H 0002H 001AH
	rb	0f8e2h.1

;;					tm_start89();
CLINEA 0000H 0001H 00CAH 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e1h

;;					tm_start89();
CLINEA 0000H 0000H 00CBH 0002H 000BH
	sb	0f8e3h.0

;;					T89M16 = 1;		//1 => sets 16-bit timer mode
CLINEA 0000H 0001H 01E0H 0006H 002FH
	sb	0f8e2h.5

;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
CLINEA 0000H 0001H 01E2H 0006H 004DH
	sb	0f00bh.3

;;					HTD2 = 1;
CLINEA 0000H 0001H 01E3H 0006H 000EH
	sb	0f00bh.2

;;					HTD1 = 1;
CLINEA 0000H 0001H 01E4H 0006H 000EH
	sb	0f00bh.1

;;					HTD0 = 1; 
CLINEA 0000H 0001H 01E5H 0006H 000FH
	sb	0f00bh.0

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TMBINT, TMRAB_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 01EAH 0005H 0060H
	mov	r2,	#BYTE1 OFFSET _TMRAB_ISR
	mov	r3,	#BYTE2 OFFSET _TMRAB_ISR
	mov	r0,	#016h
	bl	_irq_setHdr

;;					ETMA = 1;	  	// Enable timer 8 Interrupt (1=ENABLED
CLINEA 0000H 0001H 01EBH 0006H 0038H
	sb	0f015h.6

;;					ETMB = 1;	  	// Enable timer 9 Interrupt (1=ENABLED)
CLINEA 0000H 0001H 01ECH 0006H 0039H
	sb	0f015h.7

;;					QTMA = 1;		// timer 8 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 01EDH 0006H 0036H
	sb	0f01dh.6

;;					QTMB = 1;		// timer 9 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 01EEH 0006H 0036H
	sb	0f01dh.7

;;					TACS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 01EFH 0006H 0028H
	sb	0f8eah.0

;;					TACS1 = 1;
CLINEA 0000H 0001H 01F0H 0006H 000FH
	sb	0f8eah.1

;;					TACS2 = 1;
CLINEA 0000H 0001H 01F1H 0006H 000FH
	sb	0f8eah.2

;;					TBCS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 01F2H 0006H 0028H
	sb	0f8eeh.0

;;					TBCS1 = 1;
CLINEA 0000H 0001H 01F3H 0006H 000FH
	sb	0f8eeh.1

;;					TBCS2 = 1; 
CLINEA 0000H 0001H 01F4H 0006H 0010H
	sb	0f8eeh.2

;;					tm_init(TM_CH_NO_AB);
CLINEA 0000H 0001H 01F5H 0006H 001AH
	mov	r0,	#01h
	bl	_tm_init

;;					tm_setABData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0157H 0002H 0025H
	mov	r0,	#00h
	st	r0,	0f8e8h

;;					tm_setABData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0158H 0002H 0023H
	mov	r0,	#020h
	st	r0,	0f8ech

;;					tm_setABSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 018DH 0002H 0015H
	sb	0f8eah.0

;;					tm_setABSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 018EH 0002H 001AH
	rb	0f8eah.1

;;					tm_startAB();
CLINEA 0000H 0001H 00D1H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e9h

;;					tm_startAB();
CLINEA 0000H 0000H 00D2H 0002H 000BH
	sb	0f8ebh.0

;;					TABM16 = 1;		//1 => sets 16-bit timer mode
CLINEA 0000H 0001H 01F9H 0006H 002FH
	sb	0f8eah.5

;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
CLINEA 0000H 0001H 01FBH 0006H 004DH
	sb	0f00bh.3

;;					HTD2 = 1;
CLINEA 0000H 0001H 01FCH 0006H 000EH
	sb	0f00bh.2

;;					HTD1 = 1;
CLINEA 0000H 0001H 01FDH 0006H 000EH
	sb	0f00bh.1

;;					HTD0 = 1; 
CLINEA 0000H 0001H 01FEH 0006H 000FH
	sb	0f00bh.0

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TMFINT, TMREF_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 0203H 0005H 0060H
	mov	r2,	#BYTE1 OFFSET _TMREF_ISR
	mov	r3,	#BYTE2 OFFSET _TMREF_ISR
	mov	r0,	#014h
	bl	_irq_setHdr

;;					ETME = 1;	  	// Enable timer E Interrupt (1=ENABLED
CLINEA 0000H 0001H 0204H 0006H 0038H
	sb	0f015h.4

;;					ETMF = 1;	  	// Enable timer F Interrupt (1=ENABLED)
CLINEA 0000H 0001H 0205H 0006H 0039H
	sb	0f015h.5

;;					QTME = 1;		// Timer E IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 0206H 0006H 0036H
	sb	0f01dh.4

;;					QTMF = 1;		// Timer F IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 0207H 0006H 0036H
	sb	0f01dh.5

;;					TECS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 0208H 0006H 0028H
	sb	0f362h.0

;;					TECS1 = 1;
CLINEA 0000H 0001H 0209H 0006H 000FH
	sb	0f362h.1

;;					TECS2 = 1;
CLINEA 0000H 0001H 020AH 0006H 000FH
	sb	0f362h.3

;;					TFCS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 020BH 0006H 0028H
	sb	0f36ah.0

;;					TFCS1 = 1;
CLINEA 0000H 0001H 020CH 0006H 000FH
	sb	0f36ah.1

;;					TFCS2 = 1;
CLINEA 0000H 0001H 020DH 0006H 000FH
	sb	0f36ah.3

;;					tm_init(TM_CH_NO_EF);
CLINEA 0000H 0001H 020EH 0006H 001AH
	mov	r0,	#02h
	bl	_tm_init

;;					tm_setEFData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 015EH 0002H 0025H
	mov	r0,	#00h
	st	r0,	0f360h

;;					tm_setEFData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 015FH 0002H 0023H
	mov	r0,	#020h
	st	r0,	0f368h

;;					tm_setEFSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0194H 0002H 0015H
	sb	0f362h.0

;;					tm_setEFSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0195H 0002H 001AH
	rb	0f362h.1

;;					tm_startEF();
CLINEA 0000H 0001H 00D8H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f361h

;;					tm_startEF();
CLINEA 0000H 0000H 00D9H 0002H 000BH
	sb	0f363h.0

;;					TEFM16 = 1;		//1 => sets 16-bit timer mode
CLINEA 0000H 0001H 0212H 0006H 002FH
	sb	0f362h.2

;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
CLINEA 0000H 0001H 0214H 0006H 004DH
	sb	0f00bh.3

;;					HTD2 = 1;
CLINEA 0000H 0001H 0215H 0006H 000EH
	sb	0f00bh.2

;;					HTD1 = 1;
CLINEA 0000H 0001H 0216H 0006H 000EH
	sb	0f00bh.1

;;					HTD0 = 1; 
CLINEA 0000H 0001H 0217H 0006H 000FH
	sb	0f00bh.0

;;					PB3DIR = 1;
CLINEA 0000H 0001H 021BH 0006H 0010H
	sb	0f259h.3

;;					PB3C1 = 0;
CLINEA 0000H 0001H 021CH 0006H 000FH
	rb	0f25bh.3

;;					PB3C0 = 0;
CLINEA 0000H 0001H 021DH 0006H 000FH
	rb	0f25ah.3

;;					PB3MD1 = 0;
CLINEA 0000H 0001H 021EH 0006H 0010H
	rb	0f25dh.3

;;					PB3MD0 = 0;
CLINEA 0000H 0001H 021FH 0006H 0010H
	rb	0f25ch.3

;;					PB3E1 = 1;
CLINEA 0000H 0001H 0220H 0006H 000FH
	sb	0f025h.7

;;					PB3E0 = 0;		//PBnE0-1 are used to choose the Rising-Edge Mode for this interrupt
CLINEA 0000H 0001H 0221H 0006H 0055H
	rb	0f024h.7

;;					PB3SM = 0;
CLINEA 0000H 0001H 0222H 0006H 000FH
	rb	0f026h.7

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_PB3INT, ExtInt_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 0225H 0005H 0061H
	mov	r2,	#BYTE1 OFFSET _ExtInt_ISR
	mov	r3,	#BYTE2 OFFSET _ExtInt_ISR
	mov	r0,	#08h
	bl	_irq_setHdr

;;					EPB3 = 0;	//1=> Enables Interrupt
CLINEA 0000H 0001H 0226H 0006H 0026H
	rb	0f011h.7

;;					QPB3 = 0;	//Enables Request Flag (need to set to 
CLINEA 0000H 0001H 0227H 0006H 0036H
	rb	0f019h.7

;;	irq_ei(); // Enable Interrupts
CLINEA 0000H 0001H 022BH 0002H 001FH
	bl	_irq_ei

;;		WDTMOD = 0x03; 	// 0x03=overflow 8sec...
CLINEA 0000H 0001H 0230H 0003H 002AH
	mov	r0,	#03h
	st	r0,	0f00fh

;;		main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 0231H 0003H 001EH
	bl	_main_clrWDT
CBLOCKEND 311 2 563

;;}//End Initialization
CLINEA 0000H 0001H 0233H 0001H 0015H
	pop	pc
CBLOCKEND 311 1 563
CFUNCTIONEND 311


	rseg $$SetOSC$main
CFUNCTION 312

_SetOSC	:
CBLOCK 312 1 570

;;static void SetOSC(void){
CLINEA 0000H 0001H 023AH 0001H 0019H
CBLOCK 312 2 570

;;	FCON0 = 0x00;		//xMHz PLL (3=1MHz; 2=2MHz; 1=4MHz; 0=8MHz)...
CLINEA 0000H 0001H 023CH 0002H 003EH
	mov	r0,	#00h
	st	r0,	0f002h

;;      ENOSC = 1;		//1=Enable High Speed Oscillator...
CLINEA 0000H 0001H 023EH 0007H 0035H
	sb	0f003h.1

;;	__EI();				//INT enable
CLINEA 0000H 0001H 0240H 0002H 0018H
	ei
CBLOCKEND 312 2 577

;;}
CLINEA 0000H 0001H 0241H 0001H 0001H
	rt
CBLOCKEND 312 1 577
CFUNCTIONEND 312


	rseg $$analog_comparator$main
CFUNCTION 316

_analog_comparator	:
CBLOCK 316 1 584

;;void analog_comparator(void){
CLINEA 0000H 0001H 0248H 0001H 001DH
CBLOCK 316 2 584

;;	CMP0EN  = 0x01; 	// Comparator ON...
CLINEA 0000H 0001H 025EH 0002H 0025H
	sb	0f950h.0

;;	CMP0E1  = 0x00; 	// No Interupt...
CLINEA 0000H 0001H 025FH 0002H 0023H
	rb	0f951h.1

;;	CMP0E0  = 0x00;
CLINEA 0000H 0001H 0260H 0002H 0010H
	rb	0f951h.0

;;	CMP0SM1 = 0x00; 	// Detect without Sampling... 
CLINEA 0000H 0001H 0261H 0002H 0030H
	rb	0f951h.3

;;	CMP0RFS = 0x01; 	// Differential Input on B5
CLINEA 0000H 0001H 0262H 0002H 002DH
	sb	0f951h.4

;;	CMP0EN  = 0x00;
CLINEA 0000H 0001H 0265H 0002H 0010H
	rb	0f950h.0
CBLOCKEND 316 2 616

;;}
CLINEA 0000H 0001H 0268H 0001H 0001H
	rt
CBLOCKEND 316 1 616
CFUNCTIONEND 316


	rseg $$PortA_Low$main
CFUNCTION 317

_PortA_Low	:
CBLOCK 317 1 624

;;void PortA_Low(void){
CLINEA 0000H 0001H 0270H 0001H 0015H
CBLOCK 317 2 624

;;	PA0DIR = 0;		// PortA Bit0 set to Output Mode...
CLINEA 0000H 0001H 027AH 0002H 0031H
	rb	0f251h.0

;;	PA1DIR = 0;		// PortA Bit1 set to Output Mode...
CLINEA 0000H 0001H 027BH 0002H 0031H
	rb	0f251h.1

;;	PA2DIR = 0;		// PortA Bit2 set to Output Mode...
CLINEA 0000H 0001H 027CH 0002H 0031H
	rb	0f251h.2

;;	PA0C1  = 1;		// PortA Bit0 set to CMOS Output...
CLINEA 0000H 0001H 027FH 0002H 0031H
	sb	0f253h.0

;;	PA0C0  = 1;		
CLINEA 0000H 0001H 0280H 0002H 000EH
	sb	0f252h.0

;;	PA1C1  = 1;		// PortA Bit1 set to CMOS Output...
CLINEA 0000H 0001H 0281H 0002H 0031H
	sb	0f253h.1

;;	PA1C0  = 1;	
CLINEA 0000H 0001H 0282H 0002H 000DH
	sb	0f252h.1

;;	PA2C1  = 1;		// PortA Bit2 set to CMOS Output...
CLINEA 0000H 0001H 0283H 0002H 0031H
	sb	0f253h.2

;;	PA2C0  = 1;	
CLINEA 0000H 0001H 0284H 0002H 000DH
	sb	0f252h.2

;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 0287H 0002H 003CH
	rb	0f255h.0

;;	PA0MD0  = 0;	
CLINEA 0000H 0001H 0288H 0002H 000EH
	rb	0f254h.0

;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 0289H 0002H 003CH
	rb	0f255h.1

;;	PA1MD0  = 0;	
CLINEA 0000H 0001H 028AH 0002H 000EH
	rb	0f254h.1

;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 028BH 0002H 003CH
	rb	0f255h.2

;;	PA2MD0  = 0;	
CLINEA 0000H 0001H 028CH 0002H 000EH
	rb	0f254h.2

;;	PA0D = 0;		// A.0 Output OFF....
CLINEA 0000H 0001H 028FH 0002H 0021H
	rb	0f250h.0

;;	PA1D = 0;		// A.1 Output OFF....
CLINEA 0000H 0001H 0290H 0002H 0021H
	rb	0f250h.1

;;	PA2D = 0;		// A.2 Output OFF....
CLINEA 0000H 0001H 0291H 0002H 0021H
	rb	0f250h.2

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 0293H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 317 2 661
CLINEA 0000H 0001H 0295H 0001H 0001H
CBLOCKEND 317 1 661
CFUNCTIONEND 317


	rseg $$PortB_Low$main
CFUNCTION 318

_PortB_Low	:
CBLOCK 318 1 667

;;void PortB_Low(void){
CLINEA 0000H 0001H 029BH 0001H 0015H
CBLOCK 318 2 667

;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
CLINEA 0000H 0001H 02A5H 0002H 0031H
	rb	0f259h.0

;;	PB1DIR = 0;		// PortB Bit1 set to Output Mode...
CLINEA 0000H 0001H 02A6H 0002H 0031H
	rb	0f259h.1

;;	PB2DIR = 0;		// PortB Bit2 set to Output Mode...
CLINEA 0000H 0001H 02A7H 0002H 0031H
	rb	0f259h.2

;;	PB3DIR = 0;		// PortB Bit3 set to Output Mode...
CLINEA 0000H 0001H 02A8H 0002H 0031H
	rb	0f259h.3

;;	PB4DIR = 0;		// PortB Bit4 set to Output Mode...
CLINEA 0000H 0001H 02A9H 0002H 0031H
	rb	0f259h.4

;;	PB5DIR = 0;		// PortB Bit5 set to Output Mode...
CLINEA 0000H 0001H 02AAH 0002H 0031H
	rb	0f259h.5

;;	PB6DIR = 0;		// PortB Bit6 set to Output Mode...
CLINEA 0000H 0001H 02ABH 0002H 0031H
	rb	0f259h.6

;;	PB7DIR = 0;		// PortB Bit7 set to Output Mode...
CLINEA 0000H 0001H 02ACH 0002H 0031H
	rb	0f259h.7

;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
CLINEA 0000H 0001H 02AFH 0002H 0031H
	sb	0f25bh.0

;;	PB0C0  = 1;		
CLINEA 0000H 0001H 02B0H 0002H 000EH
	sb	0f25ah.0

;;	PB1C1  = 1;		// PortB Bit1 set to CMOS Output...
CLINEA 0000H 0001H 02B1H 0002H 0031H
	sb	0f25bh.1

;;	PB1C0  = 1;	
CLINEA 0000H 0001H 02B2H 0002H 000DH
	sb	0f25ah.1

;;	PB2C1  = 1;		// PortB Bit2 set to CMOS Output...
CLINEA 0000H 0001H 02B3H 0002H 0031H
	sb	0f25bh.2

;;	PB2C0  = 1;	
CLINEA 0000H 0001H 02B4H 0002H 000DH
	sb	0f25ah.2

;;	PB3C1  = 1;		// PortB Bit3 set to CMOS Output...
CLINEA 0000H 0001H 02B5H 0002H 0031H
	sb	0f25bh.3

;;	PB3C0  = 1;		
CLINEA 0000H 0001H 02B6H 0002H 000EH
	sb	0f25ah.3

;;	PB4C1  = 1;		// PortB Bit4 set to CMOS Output...
CLINEA 0000H 0001H 02B7H 0002H 0031H
	sb	0f25bh.4

;;	PB4C0  = 1;	
CLINEA 0000H 0001H 02B8H 0002H 000DH
	sb	0f25ah.4

;;	PB5C1  = 1;		// PortB Bit5 set to CMOS Output...
CLINEA 0000H 0001H 02B9H 0002H 0031H
	sb	0f25bh.5

;;	PB5C0  = 1;	
CLINEA 0000H 0001H 02BAH 0002H 000DH
	sb	0f25ah.5

;;	PB6C1  = 1;		// PortB Bit6 set to CMOS Output...
CLINEA 0000H 0001H 02BBH 0002H 0031H
	sb	0f25bh.6

;;	PB6C0  = 1;	
CLINEA 0000H 0001H 02BCH 0002H 000DH
	sb	0f25ah.6

;;	PB7C1  = 1;		// PortB Bit7 set to CMOS Output...
CLINEA 0000H 0001H 02BDH 0002H 0031H
	sb	0f25bh.7

;;	PB7C0  = 1;	
CLINEA 0000H 0001H 02BEH 0002H 000DH
	sb	0f25ah.7

;;	PB0MD1  = 0;	// PortB Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 02C1H 0002H 003CH
	rb	0f25dh.0

;;	PB0MD0  = 0;	
CLINEA 0000H 0001H 02C2H 0002H 000EH
	rb	0f25ch.0

;;	PB1MD1  = 0;	// PortB Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 02C3H 0002H 003CH
	rb	0f25dh.1

;;	PB1MD0  = 0;	
CLINEA 0000H 0001H 02C4H 0002H 000EH
	rb	0f25ch.1

;;	PB2MD1  = 0;	// PortB Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 02C5H 0002H 003CH
	rb	0f25dh.2

;;	PB2MD0  = 0;	
CLINEA 0000H 0001H 02C6H 0002H 000EH
	rb	0f25ch.2

;;	PB3MD1  = 0;	// PortB Bit3 set to General Purpose Output...
CLINEA 0000H 0001H 02C7H 0002H 003CH
	rb	0f25dh.3

;;	PB3MD0  = 0;	
CLINEA 0000H 0001H 02C8H 0002H 000EH
	rb	0f25ch.3

;;	PB4MD1  = 0;	// PortB Bit4 set to General Purpose Output...
CLINEA 0000H 0001H 02C9H 0002H 003CH
	rb	0f25dh.4

;;	PB4MD0  = 0;	
CLINEA 0000H 0001H 02CAH 0002H 000EH
	rb	0f25ch.4

;;	PB5MD1  = 0;	// PortB Bit5 set to General Purpose Output...
CLINEA 0000H 0001H 02CBH 0002H 003CH
	rb	0f25dh.5

;;	PB5MD0  = 0;
CLINEA 0000H 0001H 02CCH 0002H 000DH
	rb	0f25ch.5

;;	PB6MD1  = 0;	// PortB Bit6 set to General Purpose Output...
CLINEA 0000H 0001H 02CDH 0002H 003CH
	rb	0f25dh.6

;;	PB6MD0  = 0;	
CLINEA 0000H 0001H 02CEH 0002H 000EH
	rb	0f25ch.6

;;	PB7MD1  = 0;	// PortB Bit7 set to General Purpose Output...
CLINEA 0000H 0001H 02CFH 0002H 003CH
	rb	0f25dh.7

;;	PB7MD0  = 0;
CLINEA 0000H 0001H 02D0H 0002H 000DH
	rb	0f25ch.7

;;	PB0D = 0;		// B.0 Output OFF....
CLINEA 0000H 0001H 02D3H 0002H 0021H
	rb	0f258h.0

;;	PB1D = 0;		// B.1 Output OFF....
CLINEA 0000H 0001H 02D4H 0002H 0021H
	rb	0f258h.1

;;	PB2D = 0;		// B.2 Output OFF....
CLINEA 0000H 0001H 02D5H 0002H 0021H
	rb	0f258h.2

;;	PB3D = 0;		// B.3 Output OFF....
CLINEA 0000H 0001H 02D6H 0002H 0021H
	rb	0f258h.3

;;	PB4D = 0;		// B.4 Output OFF....
CLINEA 0000H 0001H 02D7H 0002H 0021H
	rb	0f258h.4

;;	PB5D = 0;		// B.5 Output OFF....
CLINEA 0000H 0001H 02D8H 0002H 0021H
	rb	0f258h.5

;;	PB6D = 0;		// B.6 Output OFF....
CLINEA 0000H 0001H 02D9H 0002H 0021H
	rb	0f258h.6

;;	PB7D = 0;		// B.7 Output OFF....
CLINEA 0000H 0001H 02DAH 0002H 0021H
	rb	0f258h.7

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 02DCH 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 318 2 734
CLINEA 0000H 0001H 02DEH 0001H 0001H
CBLOCKEND 318 1 734
CFUNCTIONEND 318


	rseg $$PortC_Low$main
CFUNCTION 319

_PortC_Low	:
CBLOCK 319 1 740

;;void PortC_Low(void){
CLINEA 0000H 0001H 02E4H 0001H 0015H
CBLOCK 319 2 740

;;	PC0DIR = 0;		// PortC Bit0 set to Output Mode...
CLINEA 0000H 0001H 02EEH 0002H 0031H
	rb	0f261h.0

;;	PC1DIR = 0;		// PortC Bit1 set to Output Mode...
CLINEA 0000H 0001H 02EFH 0002H 0031H
	rb	0f261h.1

;;	PC2DIR = 0;		// PortC Bit2 set to Output Mode...
CLINEA 0000H 0001H 02F0H 0002H 0031H
	rb	0f261h.2

;;	PC3DIR = 0;		// PortC Bit3 set to Output Mode...
CLINEA 0000H 0001H 02F1H 0002H 0031H
	rb	0f261h.3

;;	PC0C1  = 1;		// PortC Bit0 set to CMOS Output...
CLINEA 0000H 0001H 02F5H 0002H 0031H
	sb	0f263h.0

;;	PC0C0  = 1;		
CLINEA 0000H 0001H 02F6H 0002H 000EH
	sb	0f262h.0

;;	PC1C1  = 1;		// PortC Bit1 set to CMOS Output...
CLINEA 0000H 0001H 02F7H 0002H 0031H
	sb	0f263h.1

;;	PC1C0  = 1;	
CLINEA 0000H 0001H 02F8H 0002H 000DH
	sb	0f262h.1

;;	PC2C1  = 1;		// PortC Bit2 set to CMOS Output...
CLINEA 0000H 0001H 02F9H 0002H 0031H
	sb	0f263h.2

;;	PC2C0  = 1;	
CLINEA 0000H 0001H 02FAH 0002H 000DH
	sb	0f262h.2

;;	PC3C1  = 1;		// PortC Bit3 set to CMOS Output...
CLINEA 0000H 0001H 02FBH 0002H 0031H
	sb	0f263h.3

;;	PC3C0  = 1;		
CLINEA 0000H 0001H 02FCH 0002H 000EH
	sb	0f262h.3

;;	PC0MD1  = 0;	// PortC Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 02FFH 0002H 003CH
	rb	0f265h.0

;;	PC0MD0  = 0;	
CLINEA 0000H 0001H 0300H 0002H 000EH
	rb	0f264h.0

;;	PC1MD1  = 0;	// PortC Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 0301H 0002H 003CH
	rb	0f265h.1

;;	PC1MD0  = 0;	
CLINEA 0000H 0001H 0302H 0002H 000EH
	rb	0f264h.1

;;	PC2MD1  = 0;	// PortC Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 0303H 0002H 003CH
	rb	0f265h.2

;;	PC2MD0  = 0;	
CLINEA 0000H 0001H 0304H 0002H 000EH
	rb	0f264h.2

;;	PC3MD1  = 0;	// PortC Bit3 set to General Purpose Output...
CLINEA 0000H 0001H 0305H 0002H 003CH
	rb	0f265h.3

;;	PC3MD0  = 0;	
CLINEA 0000H 0001H 0306H 0002H 000EH
	rb	0f264h.3

;;	PC0D = 0;		// C.0 Output OFF....
CLINEA 0000H 0001H 0309H 0002H 0021H
	rb	0f260h.0

;;	PC1D = 0;		// C.1 Output OFF....
CLINEA 0000H 0001H 030AH 0002H 0021H
	rb	0f260h.1

;;	PC2D = 0;		// C.2 Output OFF....
CLINEA 0000H 0001H 030BH 0002H 0021H
	rb	0f260h.2

;;	PC3D = 0;		// C.3 Output OFF....
CLINEA 0000H 0001H 030CH 0002H 0021H
	rb	0f260h.3

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 030EH 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 319 2 784
CLINEA 0000H 0001H 0310H 0001H 0001H
CBLOCKEND 319 1 784
CFUNCTIONEND 319


	rseg $$PortA_Digital_Inputs$main
CFUNCTION 320

_PortA_Digital_Inputs	:
CBLOCK 320 1 790

;;void PortA_Digital_Inputs(void){
CLINEA 0000H 0001H 0316H 0001H 0020H
CBLOCK 320 2 790

;;	PA0DIR = 1;		// PortA Bit0 set to Input Mode...
CLINEA 0000H 0001H 0320H 0002H 0030H
	sb	0f251h.0

;;	PA1DIR = 1;		// PortA Bit1 set to Input Mode...
CLINEA 0000H 0001H 0321H 0002H 0030H
	sb	0f251h.1

;;	PA2DIR = 1;		// PortA Bit2 set to Input Mode...
CLINEA 0000H 0001H 0322H 0002H 0030H
	sb	0f251h.2

;;	PA0C1  = 1;		// PortA Bit0 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 0326H 0002H 0041H
	sb	0f253h.0

;;	PA0C0  = 0;		
CLINEA 0000H 0001H 0327H 0002H 000EH
	rb	0f252h.0

;;	PA1C1  = 1;		// PortA Bit1 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 0328H 0002H 0041H
	sb	0f253h.1

;;	PA1C0  = 0;	
CLINEA 0000H 0001H 0329H 0002H 000DH
	rb	0f252h.1

;;	PA2C1  = 1;		// PortA Bit2 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 032AH 0002H 0041H
	sb	0f253h.2

;;	PA2C0  = 0;	
CLINEA 0000H 0001H 032BH 0002H 000DH
	rb	0f252h.2

;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose I/O...
CLINEA 0000H 0001H 032EH 0002H 0039H
	rb	0f255h.0

;;	PA0MD0  = 0;	
CLINEA 0000H 0001H 032FH 0002H 000EH
	rb	0f254h.0

;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose I/O...
CLINEA 0000H 0001H 0330H 0002H 0039H
	rb	0f255h.1

;;	PA1MD0  = 0;	
CLINEA 0000H 0001H 0331H 0002H 000EH
	rb	0f254h.1

;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose I/O...
CLINEA 0000H 0001H 0332H 0002H 0039H
	rb	0f255h.2

;;	PA2MD0  = 0;	
CLINEA 0000H 0001H 0333H 0002H 000EH
	rb	0f254h.2

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 0335H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 320 2 823
CLINEA 0000H 0001H 0337H 0001H 0001H
CBLOCKEND 320 1 823
CFUNCTIONEND 320


	rseg $$PWM_B0_ON$main
CFUNCTION 315

_PWM_B0_ON	:
CBLOCK 315 1 829

;;void PWM_B0_ON(int myPeriod, int myDutyCycle){
CLINEA 0000H 0001H 033DH 0001H 002EH
CBLOCK 315 2 829
CARGUMENT 47H 0002H 0024H "myPeriod" 02H 00H 01H
CARGUMENT 47H 0002H 0025H "myDutyCycle" 02H 00H 01H

;;			PWCP = myPeriod;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
CLINEA 0000H 0001H 0341H 0004H 0084H
	st	er0,	0f910h

;;			PWCD =    myDutyCycle;		//12    ~  0.25% duty cycle @ 160Hz
CLINEA 0000H 0001H 0349H 0004H 003EH
	st	er2,	0f912h

;;		PCRUN = 1;		// TURN PWM ON
CLINEA 0000H 0001H 034BH 0003H 001CH
	sb	0f917h.0
CBLOCKEND 315 2 845

;;}//END PWM_B0_ON Function
CLINEA 0000H 0001H 034DH 0001H 0019H
	rt
CBLOCKEND 315 1 845
CFUNCTIONEND 315


	rseg $$PinB0_PWM$main
CFUNCTION 321

_PinB0_PWM	:
CBLOCK 321 1 853

;;void PinB0_PWM(void){
CLINEA 0000H 0001H 0355H 0001H 0015H
CBLOCK 321 2 853

;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
CLINEA 0000H 0001H 0361H 0002H 0031H
	rb	0f259h.0

;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
CLINEA 0000H 0001H 0364H 0002H 0031H
	sb	0f25bh.0

;;	PB0C0  = 1;		
CLINEA 0000H 0001H 0365H 0002H 000EH
	sb	0f25ah.0

;;	PB0MD1  = 0;	// PortB Bit0 set to PWM Output (0,1)...
CLINEA 0000H 0001H 0368H 0002H 0036H
	rb	0f25dh.0

;;	PB0MD0  = 1;	
CLINEA 0000H 0001H 0369H 0002H 000EH
	sb	0f25ch.0

;;	PCCS1 = 0;	//00= LS; 01=HS; 10=PLL
CLINEA 0000H 0001H 036DH 0002H 0023H
	rb	0f916h.1

;;	PCCS0 = 1;
CLINEA 0000H 0001H 036EH 0002H 000BH
	sb	0f916h.0

;;	PWCP = 4250;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
CLINEA 0000H 0001H 0371H 0002H 007EH
	mov	r0,	#09ah
	mov	r1,	#010h
	st	er0,	0f910h

;;	PWCD =    12;		//12    ~  0.25% duty cycle @ 160Hz
CLINEA 0000H 0001H 037BH 0002H 0033H
	mov	er0,	#12
	st	er0,	0f912h

;;	PCRUN = 0;		// OFF to start
CLINEA 0000H 0001H 037DH 0002H 001CH
	rb	0f917h.0
CBLOCKEND 321 2 895

;;}
CLINEA 0000H 0001H 037FH 0001H 0001H
	rt
CBLOCKEND 321 1 895
CFUNCTIONEND 321


	rseg $$_funcUartFin$main
CFUNCTION 326

__funcUartFin	:
CBLOCK 326 1 983

;;{
CLINEA 0000H 0001H 03D7H 0001H 0001H
	push	lr
CBLOCK 326 2 983
CRET 0000H
CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H

;;	uart_continue();					// Function in UART.c: process to continue send and receive...
CLINEA 0000H 0001H 03D8H 0002H 0054H
	bl	_uart_continue

;;	_flgUartFin = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 03D9H 0002H 0026H
	mov	r0,	#01h
	st	r0,	NEAR __flgUartFin

;;	main_reqNotHalt();				// uncommented 5/2/2013
CLINEA 0000H 0001H 03DAH 0002H 002EH
	bl	_main_reqNotHalt
CBLOCKEND 326 2 987

;;}
CLINEA 0000H 0001H 03DBH 0001H 0001H
	pop	pc
CBLOCKEND 326 1 987
CFUNCTIONEND 326


	rseg $$_funcI2CFin$main
CFUNCTION 327

__funcI2CFin	:
CBLOCK 327 1 998

;;{
CLINEA 0000H 0001H 03E6H 0001H 0001H
	push	lr
CBLOCK 327 2 998
CRET 0000H
CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H

;;	i2c_continue();					// Function in UART.c: process to continue send and receive...
CLINEA 0000H 0001H 03E7H 0002H 0053H
	bl	_i2c_continue

;;	_flgI2CFin = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 03E8H 0002H 0025H
	mov	r0,	#01h
	st	r0,	NEAR __flgI2CFin

;;	main_reqNotHalt();				// uncommented 5/2/2013
CLINEA 0000H 0001H 03E9H 0002H 002EH
	bl	_main_reqNotHalt
CBLOCKEND 327 2 1002

;;}
CLINEA 0000H 0001H 03EAH 0001H 0001H
	pop	pc
CBLOCKEND 327 1 1002
CFUNCTIONEND 327


	rseg $$_intI2c$main
CFUNCTION 329

__intI2c	:
CBLOCK 329 1 1012

;;{
CLINEA 0000H 0001H 03F4H 0001H 0001H
	push	lr
CBLOCK 329 2 1012
CRET 0000H

;;	(void)i2c_continue();
CLINEA 0000H 0001H 03F5H 0002H 0016H
	bl	_i2c_continue

;;	main_reqNotHalt();
CLINEA 0000H 0001H 03F6H 0002H 0013H
	bl	_main_reqNotHalt
CBLOCKEND 329 2 1015

;;}
CLINEA 0000H 0001H 03F7H 0001H 0001H
	pop	pc
CBLOCKEND 329 1 1015
CFUNCTIONEND 329


	rseg $$_intADC$main
CFUNCTION 330

__intADC	:
CBLOCK 330 1 1025

;;{
CLINEA 0000H 0001H 0401H 0001H 0001H
CBLOCK 330 2 1025

;;	_flgADCFin = 1;
CLINEA 0000H 0001H 0402H 0002H 0010H
	mov	r0,	#01h
	st	r0,	NEAR __flgADCFin
CBLOCKEND 330 2 1027

;;}
CLINEA 0000H 0001H 0403H 0001H 0001H
	rt
CBLOCKEND 330 1 1027
CFUNCTIONEND 330


	rseg $$main_reqNotHalt$main
CFUNCTION 322

_main_reqNotHalt	:
CBLOCK 322 1 1037

;;{
CLINEA 0000H 0001H 040DH 0001H 0001H
CBLOCK 322 2 1037

;;	_reqNotHalt = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 040EH 0002H 0026H
	mov	r0,	#01h
	st	r0,	NEAR __reqNotHalt
CBLOCKEND 322 2 1039

;;}
CLINEA 0000H 0001H 040FH 0001H 0001H
	rt
CBLOCKEND 322 1 1039
CFUNCTIONEND 322


	rseg $$_intUart$main
CFUNCTION 328

__intUart	:
CBLOCK 328 1 1049

;;{
CLINEA 0000H 0001H 0419H 0001H 0001H
CBLOCK 328 2 1049

;;	uart_continue(); 	//in UART.c: process to continue send and receive...
CLINEA 0000H 0001H 041AH 0002H 0047H
	b	_uart_continue
CBLOCKEND 328 2 1051
CLINEA 0000H 0001H 041BH 0001H 0001H
CBLOCKEND 328 1 1051
CFUNCTIONEND 328


	rseg $$TBC_ISR$main
CFUNCTION 331

_TBC_ISR	:
CBLOCK 331 1 1057

;;{
CLINEA 0000H 0001H 0421H 0001H 0001H
CBLOCK 331 2 1057

;;	LED6_pin ^= 1; 
CLINEA 0000H 0001H 0423H 0002H 0010H
	tb	0f258h.5
	beq	_$M18
	rb	0f258h.5
	rt
_$M18 :
	sb	0f258h.5
CBLOCKEND 331 2 1060

;;}
CLINEA 0000H 0001H 0424H 0001H 0001H
	rt
CBLOCKEND 331 1 1060
CFUNCTIONEND 331


	rseg $$TMR89_ISR$main
CFUNCTION 332

_TMR89_ISR	:
CBLOCK 332 1 1066

;;{
CLINEA 0000H 0001H 042AH 0001H 0001H
	push	lr
CBLOCK 332 2 1066
CRET 0000H

;;	LED1_pin ^= 1;
CLINEA 0000H 0001H 042CH 0002H 000FH
	tb	0f260h.1
	beq	_$M21
	rb	0f260h.1
	bal	_$M22
_$M21 :
	sb	0f260h.1
_$M22 :

;;	LED2_pin ^= 1;
CLINEA 0000H 0001H 042DH 0002H 000FH
	tb	0f260h.3
	beq	_$M23
	rb	0f260h.3
	bal	_$M24
_$M23 :
	sb	0f260h.3
_$M24 :

;;	tm_init(TM_CH_NO_89);
CLINEA 0000H 0001H 042EH 0002H 0016H
	mov	r0,	#00h
	bl	_tm_init

;;	tm_start89();		//Clear & Restart Timer...
CLINEA 0000H 0001H 00CAH 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e1h

;;	tm_start89();		//Clear & Restart Timer...
CLINEA 0000H 0000H 00CBH 0002H 000BH
	sb	0f8e3h.0
CBLOCKEND 332 2 1072

;;}
CLINEA 0000H 0001H 0430H 0001H 0001H
	pop	pc
CBLOCKEND 332 1 1072
CFUNCTIONEND 332


	rseg $$TMRAB_ISR$main
CFUNCTION 333

_TMRAB_ISR	:
CBLOCK 333 1 1078

;;{
CLINEA 0000H 0001H 0436H 0001H 0001H
	push	lr
CBLOCK 333 2 1078
CRET 0000H

;;	LED4_pin ^= 1;
CLINEA 0000H 0001H 0438H 0002H 000FH
	tb	0f260h.0
	beq	_$M26
	rb	0f260h.0
	bal	_$M27
_$M26 :
	sb	0f260h.0
_$M27 :

;;	LED5_pin ^= 1;
CLINEA 0000H 0001H 0439H 0002H 000FH
	tb	0f260h.2
	beq	_$M28
	rb	0f260h.2
	bal	_$M29
_$M28 :
	sb	0f260h.2
_$M29 :

;;	tm_init(TM_CH_NO_AB);
CLINEA 0000H 0001H 043AH 0002H 0016H
	mov	r0,	#01h
	bl	_tm_init

;;	tm_startAB();		//Clear & Restart Timer...
CLINEA 0000H 0001H 00D1H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e9h

;;	tm_startAB();		//Clear & Restart Timer...
CLINEA 0000H 0000H 00D2H 0002H 000BH
	sb	0f8ebh.0
CBLOCKEND 333 2 1084

;;}
CLINEA 0000H 0001H 043CH 0001H 0001H
	pop	pc
CBLOCKEND 333 1 1084
CFUNCTIONEND 333


	rseg $$TMREF_ISR$main
CFUNCTION 334

_TMREF_ISR	:
CBLOCK 334 1 1090

;;{
CLINEA 0000H 0001H 0442H 0001H 0001H
	push	lr
CBLOCK 334 2 1090
CRET 0000H

;;	LED7_pin ^= 1;
CLINEA 0000H 0001H 0444H 0002H 000FH
	tb	0f258h.2
	beq	_$M31
	rb	0f258h.2
	bal	_$M32
_$M31 :
	sb	0f258h.2
_$M32 :

;;	LED8_pin ^= 1;
CLINEA 0000H 0001H 0445H 0002H 000FH
	tb	0f258h.7
	beq	_$M33
	rb	0f258h.7
	bal	_$M34
_$M33 :
	sb	0f258h.7
_$M34 :

;;	tm_init(TM_CH_NO_EF);
CLINEA 0000H 0001H 0446H 0002H 0016H
	mov	r0,	#02h
	bl	_tm_init

;;	tm_startEF();		//Clear & Restart Timer...
CLINEA 0000H 0001H 00D8H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f361h

;;	tm_startEF();		//Clear & Restart Timer...
CLINEA 0000H 0000H 00D9H 0002H 000BH
	sb	0f363h.0
CBLOCKEND 334 2 1096

;;}
CLINEA 0000H 0001H 0448H 0001H 0001H
	pop	pc
CBLOCKEND 334 1 1096
CFUNCTIONEND 334


	rseg $$ExtInt_ISR$main
CFUNCTION 335

_ExtInt_ISR	:
CBLOCK 335 1 1103

;;{
CLINEA 0000H 0001H 044FH 0001H 0001H
CBLOCK 335 2 1103

;;	LED9_pin ^= 1;
CLINEA 0000H 0001H 0451H 0002H 000FH
	tb	0f258h.6
	beq	_$M36
	rb	0f258h.6
	rt
_$M36 :
	sb	0f258h.6
CBLOCKEND 335 2 1107

;;}
CLINEA 0000H 0001H 0453H 0001H 0001H
	rt
CBLOCKEND 335 1 1107
CFUNCTIONEND 335


	rseg $$NOPx$main
CFUNCTION 314

_NOPx	:
CBLOCK 314 1 1112

;;{
CLINEA 0000H 0001H 0458H 0001H 0001H
	push	er8
	mov	er8,	er0
CBLOCK 314 2 1112
CARGUMENT 46H 0002H 0028H "MyCount" 02H 00H 01H
CLOCAL 46H 0002H 0024H 0002H "ONCNT" 02H 00H 01H
CLOCAL 46H 0002H 0025H 0002H "xxx" 02H 00H 01H

;;unsigned int ONCNT = 0;
CLINEA 0000H 0001H 0459H 0001H 0017H
	mov	er0,	#0 

;;xxx = MyCount;
CLINEA 0000H 0001H 045CH 0001H 000EH
	mov	er2,	er8

;;	while(ONCNT < xxx) {	// NOP for "xxx" Cycles
CLINEA 0000H 0001H 045EH 0002H 002DH
	bal	_$L58
_$L60 :
CBLOCK 314 3 1118

;;		ONCNT++;
CLINEA 0000H 0000H 045FH 0003H 000AH
	add	er0,	#1 
CBLOCKEND 314 3 1120

;;	}
CLINEA 0000H 0000H 0460H 0002H 0002H
_$L58 :

;;	while(ONCNT < xxx) {	// NOP for "xxx" Cycles
CLINEA 0000H 0000H 045EH 0000H 0000H
	cmp	er0,	er2
	blt	_$L60
CBLOCKEND 314 2 1122

;;}
CLINEA 0000H 0001H 0462H 0001H 0001H
	pop	er8
	rt
CBLOCKEND 314 1 1122
CFUNCTIONEND 314

	public _main_clrWDT
	public _main_reqNotHalt
	public _NOPx
	public _PWM_B0_ON
	public _PortA_Digital_Inputs
	public _main
	public _PortC_Low
	public _PortB_Low
	public _PortA_Low
	public _analog_comparator
	public _PinB0_PWM
	__flgUartFin comm data 01h #00h
	__flgI2CFin comm data 01h #00h
	__reqNotHalt comm data 01h #00h
	__flgADCFin comm data 01h #00h
	extrn code near : _irq_init
	extrn code near : _i2c_continue
	extrn code near : _irq_di
	extrn code near : _irq_ei
	extrn code near : _irq_setHdr
	extrn code near : _uart_continue
	extrn code near : _tm_init
	extrn code : $$start_up

	cseg #00h at 02h
	dw	$$start_up

	rseg $$TAB_uartSetParam$main
__uartSetParam :
	dw	02580h
	dw	00h
	db	00h
	db	02h
	db	00h
	db	00h
	db	00h
	align

	end
