#ifndef __MNTN_PUBLIC_INTERFACE_H__
#define __MNTN_PUBLIC_INTERFACE_H__ 
#include "soc_acpu_baseaddr_interface.h"
#include "soc_dmss_interface.h"
#include "pmic_interface.h"
#include "global_ddr_map.h"
#include "../common/mntn_dump_interface.h"
#include "../common/qic_interface.h"
#define PMU_RESET_REG_OFFSET (PMIC_HRST_REG13_ADDR(0))
#define RST_FLAG_MASK (0xFF)
#define PMU_RESET_VALUE_USED 0xFFFFFF00
#define BOOTUP_KEYPOINT_OFFSET (PMIC_HRST_REG14_ADDR(0))
#define PMU_SAVE_CPU_ID (PMIC_HRST_REG18_ADDR(0))
#define PMU_RESET_RECORD_DDR_AREA_SIZE 0x100
#define BOARD_COLD_START_ADDR ((HISI_RESERVED_MNTN_PHYMEM_BASE_UNIQUE) + 0x280)
#define FPGA_RESET_REG_ADDR ((HISI_RESERVED_MNTN_PHYMEM_BASE_UNIQUE) + 0x288)
#define FPGA_BOOTUP_KEYPOINT_ADDR ((HISI_RESERVED_MNTN_PHYMEM_BASE_UNIQUE) + 0x290)
#define FPGA_EXCSUBTYPE_REG_ADDR ((HISI_RESERVED_MNTN_PHYMEM_BASE_UNIQUE) + 0x298)
#define DFX_HEAD_SIZE 512
#define TOTAL_NUMBER 5
#define FASTBOOTLOG_SIZE HISI_SUB_RESERVED_FASTBOOT_LOG_PYHMEM_SIZE
#define LAST_KMSG_SIZE (HISI_RESERVED_PSTORE_PHYMEM_SIZE/2)
#define LAST_APPLOG_SIZE (HISI_RESERVED_PSTORE_PHYMEM_SIZE/8)
#define EVERY_NUMBER_SIZE (DFX_HEAD_SIZE + LAST_APPLOG_SIZE + LAST_KMSG_SIZE + FASTBOOTLOG_SIZE)
#define DFX_MAGIC_NUMBER 0x2846579
#define DFX_USED_SIZE (EVERY_NUMBER_SIZE*(TOTAL_NUMBER+1)+DFX_HEAD_SIZE)
#define MEMUPLOAD_SEC_MEM 0
#define MEMUPLOAD_NONE_SEC_MEM 1
#define HISI_RESERVED_LPMCU_CORE_MEM_BASE (HISI_RESERVED_LPMX_CORE_PHYMEM_BASE)
#define HISI_RESERVED_LPMCU_CORE_MEM_SIZE (HISI_RESERVED_LPMX_CORE_PHYMEM_SIZE + HISI_RESERVED_LPMCU_PHYMEM_SIZE)
#define HISI_RESERVED_IOMCU_MEM_BASE (HISI_RESERVED_SENSORHUB_PHYMEM_BASE)
#define HISI_RESERVED_IOMCU_MEM_SIZE (HISI_RESERVED_SENSORHUB_PHYMEM_SIZE)
#define HISI_RESERVED_NPU_TINY_MEM_BASE (HISI_RESERVED_NPU_TINY_PHYMEM_BASE)
#define HISI_RESERVED_NPU_TINY_MEM_SIZE (HISI_RESERVED_NPU_TINY_PHYMEM_SIZE)
#define HISI_RESERVED_BL31_MEM_BASE (HISI_RESERVED_BL31_PHYMEM_BASE)
#define HISI_RESERVED_BL31_MEM_SIZE (HISI_RESERVED_BL31_PHYMEM_SIZE)
#define HISI_RESERVED_SECOS_MEM_BASE (HISI_RESERVED_SECOS_PHYMEM_BASE)
#define HISI_RESERVED_SECOS_MEM_SIZE (HISI_RESERVED_SECOS_PHYMEM_SIZE)
#define HISI_RESERVED_VOICEID_MEM_BASE (HISI_RESERVED_VOICEID_PHYMEM_BASE)
#define HISI_RESERVED_VOICEID_MEM_SIZE (HISI_RESERVED_VOICEID_PHYMEM_SIZE)
#define HISI_RESERVED_FACEID_EX_MEM_BASE (HISI_RESERVED_TD_FACE_DETECT_PHYMEM_BASE)
#define HISI_RESERVED_FACEID_EX_MEM_SIZE (HISI_RESERVED_TD_FACE_DETECT_PHYMEM_SIZE)
#define HISI_RESERVED_MODEM_MEM_BASE (HISI_RESERVED_MODEM_PHYMEM_BASE)
#define HISI_RESERVED_MODEM_MEM_SIZE (HISI_RESERVED_MODEM_PHYMEM_SIZE)
#define HISI_RESERVED_FP_SUPERSONIC_WAVE_BASE (HISI_RESERVED_SUPERSONIC_PHYMEM_BASE)
#define HISI_RESERVED_FP_SUPERSONIC_WAVE_SIZE (HISI_RESERVED_SUPERSONIC_PHYMEM_SIZE)
#define HISI_RESERVED_HIEPS_MEM_BASE (HISI_RESERVED_HIEPS_PHYMEM_BASE)
#define HISI_RESERVED_HIEPS_MEM_SIZE (HISI_RESERVED_HIEPS_PHYMEM_SIZE)
#define HISI_RESERVED_SEC_CAMERA_MEM_BASE (HISI_RESERVED_SEC_CAMERA_PHYMEM_BASE)
#define HISI_RESERVED_SEC_CAMERA_MEM_SIZE (HISI_RESERVED_SEC_CAMERA_PHYMEM_SIZE)
#define HISI_RESERVED_HIFI_IMG_MEM_BASE (HISI_RESERVED_HIFI_PHYMEM_BASE)
#define HISI_RESERVED_HIFI_IMG_MEM_SIZE (HISI_RESERVED_HIFI_PHYMEM_SIZE)
struct dfx_head_info {
 int magic;
 int total_number;
 int cur_number;
 int need_save_number;
 unsigned long long every_number_addr[TOTAL_NUMBER];
 unsigned long long every_number_size;
 unsigned long long temp_number_addr;
};
struct every_number_info {
 unsigned long long rtc_time;
 unsigned long long boot_time;
 unsigned long long bootup_keypoint;
 unsigned long long reboot_type;
 unsigned long long exce_subtype;
 unsigned long long fastbootlog_start_addr;
 unsigned long long fastbootlog_size;
 unsigned long long last_kmsg_start_addr;
 unsigned long long last_kmsg_size;
 unsigned long long last_applog_start_addr;
 unsigned long long last_applog_size;
};
enum boot_stage_point
{
 STAGE_START = 1,
 STAGE_XLOADER_START = STAGE_START,
 STAGE_XLOADER_EMMC_INIT_FAIL = 2,
 STAGE_XLOADER_EMMC_INIT_OK = 3,
 STAGE_XLOADER_DDR_INIT_FAIL = 4,
 STAGE_XLOADER_DDR_INIT_OK = 5,
 STAGE_XLOADER_RD_VRL_FAIL = 6,
 STAGE_XLOADER_CHECK_VRL_ERROR = 7,
 STAGE_XLOADER_IMG_TOO_LARGE = 8,
 STAGE_XLOADER_READ_FASTBOOT_FAIL = 9,
 STAGE_XLOADER_LOAD_HIBENCH_FAIL = 10,
 STAGE_XLOADER_SEC_VERIFY_FAIL = 11,
 STAGE_XLOADER_GET_IMGSIZE_FAIL = 12,
 STAGE_XLOADER_IMGSIZE_ERROR = 13,
 STAGE_XLOADER_VRL_CHECK_ERROR = 14,
 STAGE_XLOADER_SECURE_VERIFY_ERROR = 15,
 STAGE_XLOADER_READ_UCE_FAIL = 16,
 STAGE_XLOADER_UCE_SEC_VERIFY_FAIL = 17,
 STAGE_XLOADER_UCE_SECURE_VERIFY_ERROR = 18,
 STAGE_XLOADER_XLOADER3_VERIFY_ERROR = 19,
 STAGE_XLOADER_VECTOR_SEC_VERIFY_FAIL = 20,
 STAGE_XLOADER_LOAD_FASTBOOT_START = 21,
 STAGE_XLOADER_LOAD_FASTBOOT_END = 22,
 STAGE_XLOADER_END = 25,
 STAGE_FASTBOOT_START = 26,
 STAGE_FASTBOOT_EMMC_INIT_START = 27,
 STAGE_FASTBOOT_EMMC_INIT_FAIL = 28,
 STAGE_FASTBOOT_EMMC_INIT_OK = 29,
 STAGE_FASTBOOT_DDR_INIT_START = 30,
 STAGE_FASTBOOT_DISPLAY_INIT_START = 31,
 STAGE_FASTBOOT_PRE_BOOT_INIT_START = 32,
 STAGE_FASTBOOT_LD_OTHER_IMGS_START = 33,
 STAGE_FASTBOOT_LD_KERNEL_IMG_START = 34,
 STAGE_FASTBOOT_BOOT_KERNEL_START = 35,
 STAGE_FASTBOOT_LOADLPMCU_FAIL = 38,
 STAGE_FASTBOOT_SECBOOT_INIT_START = 39,
 STAGE_FASTBOOT_END = 70,
 STAGE_KERNEL_EARLY_INITCALL = 75,
 STAGE_KERNEL_PURE_INITCALL = 77,
 STAGE_KERNEL_CORE_INITCALL = 79,
 STAGE_KERNEL_CORE_INITCALL_SYNC = 81,
 STAGE_KERNEL_POSTCORE_INITCALL = 83,
 STAGE_KERNEL_POSTCORE_INITCALL_SYNC = 85,
 STAGE_KERNEL_ARCH_INITCALL = 87,
 STAGE_KERNEL_ARCH_INITCALLC = 89,
 STAGE_KERNEL_SUBSYS_INITCALL = 81,
 STAGE_KERNEL_SUBSYS_INITCALL_SYNC = 83,
 STAGE_KERNEL_FS_INITCALL = 85,
 STAGE_KERNEL_FS_INITCALL_SYNC = 87,
 STAGE_KERNEL_ROOTFS_INITCALL = 89,
 STAGE_KERNEL_DEVICE_INITCALL = 91,
 STAGE_KERNEL_DEVICE_INITCALL_SYNC = 93,
 STAGE_KERNEL_LATE_INITCALL = 95,
 STAGE_KERNEL_LATE_INITCALL_SYNC = 97,
 STAGE_KERNEL_CONSOLE_INITCALL = 99,
 STAGE_KERNEL_SECURITY_INITCALL = 101,
 STAGE_KERNEL_BOOTANIM_COMPLETE = 103,
 STAGE_INIT_INIT_START = 110,
 STAGE_INIT_ON_EARLY_INIT = 111,
 STAGE_INIT_ON_INIT = 112,
 STAGE_INIT_ON_EARLY_FS = 113,
 STAGE_INIT_ON_FS = 114,
 STAGE_INIT_ON_POST_FS = 115,
 STAGE_INIT_ON_POST_FS_DATA = 116,
 STAGE_INIT_ON_EARLY_BOOT = 117,
 STAGE_INIT_ON_BOOT = 118,
 STAGE_ANDROID_ZYGOTE_START = 150,
 STAGE_ANDROID_VM_START = 151,
 STAGE_ANDROID_PHASE_WAIT_FOR_DEFAULT_DISPLAY = 152,
 STAGE_ANDROID_PHASE_LOCK_SETTINGS_READY = 153,
 STAGE_ANDROID_PHASE_SYSTEM_SERVICES_READY = 154,
 STAGE_ANDROID_PHASE_ACTIVITY_MANAGER_READY = 155,
 STAGE_ANDROID_PHASE_THIRD_PARTY_APPS_CAN_START = 156,
 STAGE_ANDROID_BOOT_SUCCESS = 250,
 STAGE_BOOTUP_END = STAGE_ANDROID_BOOT_SUCCESS,
 STAGE_END = 255,
};
enum himntnEnum
{
 HIMNTN_NVE_VALID = 0,
 HIMNTN_WDT_MIN,
 HIMNTN_AP_WDT = HIMNTN_WDT_MIN,
 HIMNTN_GLOBAL_WDT,
 HIMNTN_MODEM_WDT,
 HIMNTN_LPM3_WDT,
 HIMNTN_IOM3_WDT,
 HIMNTN_HIFI_WDT,
 HIMNTN_SECOS_WDT,
 HIMNTN_ISP_WDT,
 HIMNTN_IVP_WDT,
 HIMNTN_OCBC_WDT = 10,
 HIMNTN_UCE_WDT,
 HIMNTN_RESERVED_WDT3,
 HIMNTN_WDT_MAX = HIMNTN_RESERVED_WDT3,
 HIMNTN_FST_DUMP_MEM,
 HIMNTN_MNTN_DUMP_MEM,
 HIMNTN_SD2JTAG,
 HIMNTN_PRESS_KEY_TO_FASTBOOT,
 HIMNTN_PANIC_INTO_LOOP,
 HIMNTN_GOBAL_RESETLOG,
 HIMNTN_NOC_INT_HAPPEN,
 HIMNTN_NOC_ERROR_REBOOT = 20,
 HIMNTN_DFXPARTITION_TO_FILE,
 HIMNTN_DDR_ERROR_REBOOT,
 HIMNTN_HISEE,
 HIMNTN_WATCHPOINT_EN,
 HIMNTN_KMEMLEAK_SWITCH,
 HIMNTN_FB_PANIC_REBOOT,
 HIMNTN_MEM_TRACE = 27,
 HIMNTN_FTRACE,
 HIMNTN_EAGLE_EYE,
 HIMNTN_KERNEL_DUMP_ENABLE = 30,
 HIMNTN_SD2DJTAG,
 HIMNTN_MMC_TRACE,
 HIMNTN_LPM3_PANIC_INTO_LOOP,
 HIMNTN_TRACE_CLK_REGULATOR,
 HIMNTN_CORESIGHT,
 HIMNTN_DMSSPT,
 HIMNTN_HHEE,
 HIMNTN_KASLR,
 HIMNTN_SD2UART6,
 HIMNTN_L3CACHE_ECC,
 HIMNTN_NOC_TRACE,
 HIMNTN_STM_TRACE,
 HIMNTN_AGING_WDT,
 HIMNTN_CMA_TRACE,
 HIMNTN_SD2TXPJTAG,
 HIMNTN_BOTTOM
};
typedef enum
{
    AP_S_COLDBOOT = 0x0,
    bootloader = 0x01,
    recovery = 0x02,
    resetfactory = 0x03,
    resetuser = 0x04,
    sdupdate = 0x05,
    chargereboot = 0x06,
    resize = 0x07,
    erecovery = 0x08,
    usbupdate = 0x09,
    cust = 0x0a,
    oem_rtc = 0x0c,
    UNKNOWN = 0x0d,
    mountfail = 0x0e,
    hungdetect = 0x0f,
    COLDBOOT = 0x10,
    updatedataimg = 0x11,
    at2resetfactory = 0x12,
    AP_S_FASTBOOTFLASH = 0x13,
    AP_S_PRESS6S = 0x14,
    BR_UPDATE_USB = 0x15,
    BR_UPDATA_SD_FORCE = 0x16,
    BR_KEY_VOLUMN_UP = 0x17,
    BR_PRESS_1S = 0x18,
    BR_PRESS_10S = 0x19,
    BR_CHECK_RECOVERY = 0x1a,
    BR_CHECK_ERECOVERY = 0x1b,
    BR_CHECK_SDUPDATE = 0x1c,
    BR_CHECK_USBUPDATE = 0x1d,
    BR_CHECK_RESETFACTORY = 0x1e,
    BR_CHECK_HOTAUPDATE = 0x1f,
    BR_POWERONNOBAT = 0x20,
    BR_NOGUI = 0x21,
    BR_FACTORY_VERSION = 0x22,
    BR_RESET_HAPPEN = 0x23,
    BR_POWEROFF_ALARM = 0x24,
    BR_POWEROFF_CHARGE = 0x25,
    BR_POWERON_BY_SMPL = 0x26,
    BR_CHECK_UPDATEDATAIMG = 0x27,
    BR_REBOOT_CPU_BUCK = 0x28,
    BR_L2_CACHE_FAIL = 0x29,
    BR_POWERON_CHARGE = 0x2a,
    gpscoldboot = 0x2b,
    atfactoryreset0 = 0x2c,
    AP_S_PRESSKEY_COUNT = 0x2d,
    fastbootd = 0x2e,
    hibench_slt = 0x2f,
    hibench_fastboot = 0x30,
    REBOOT_REASON_LABEL1 = 0x40,
    AP_S_ABNORMAL = REBOOT_REASON_LABEL1,
    AP_S_TSENSOR0 = 0x41,
    AP_S_TSENSOR1 = 0x42,
    AP_S_AWDT = 0x43,
    CHARGER_S_WDT = 0x44,
    G3D_S_G3DTSENSOR = 0x45,
    LPM3_S_LPMCURST = 0x46,
    CP_S_CPTSENSOR = 0x47,
    IOM3_S_IOMCURST = 0x48,
    ASP_S_ASPWD = 0x49,
    CP_S_CPWD = 0x4a,
    IVP_S_IVPWD = 0x4b,
    ISP_S_ISPWD = 0x4c,
    AP_S_DDR_UCE_WD = 0x4d,
    AP_S_DDR_FATAL_INTER = 0X4e,
    OCBC_S_WD = 0x4f,
    AP_S_PMU = 0x50,
    AP_S_SMPL = 0x51,
    AP_S_SCHARGER = 0x52,
    LPM3_S_EXCEPTION = 0x53,
    MMC_S_EXCEPTION = 0x54,
    REBOOT_REASON_LABEL2 = 0x60,
    AP_S_PANIC = REBOOT_REASON_LABEL2,
    AP_S_NOC = 0x61,
    AP_S_RESUME_SLOWY = 0x62,
    AP_S_DDRC_SEC = 0x63,
    AP_S_F2FS = 0x64,
    AP_S_COMBINATIONKEY = 0x65,
    AP_S_BL31_PANIC = 0x66,
    AP_S_MAILBOX = 0x67,
    AP_S_HHEE_PANIC = 0x68,
    AP_S_SUBPMU = 0x69,
    AP_S_VENDOR_PANIC = 0x6A,
    REBOOT_REASON_LABEL3 = 0x70,
    CP_S_EXCEPTION_START = REBOOT_REASON_LABEL3,
    CP_S_MODEMDMSS = CP_S_EXCEPTION_START,
    CP_S_MODEMNOC = 0x71,
    CP_S_MODEMAP = 0x72,
    CP_S_EXCEPTION = 0x73,
    CP_S_RESETFAIL = 0x74,
    CP_S_NORMALRESET = 0x75,
    CP_S_RILD_EXCEPTION = 0x76,
    CP_S_3RD_EXCEPTION = 0x77,
    CP_S_DRV_EXC = 0x78,
    CP_S_PAM_EXC = 0x79,
    CP_S_GUAS_EXC = 0x7a,
    CP_S_CTTF_EXC = 0x7b,
    CP_S_CAS_CPROC_EXC = 0x7c,
    CP_S_GUDSP_EXC = 0x7d,
    CP_S_TLPS_EXC = 0x7e,
    CP_S_TLDSP_EXC = 0x7f,
    CP_S_CPHY_EXC = 0x80,
    CP_S_GUCNAS_EXC = 0x81,
    CP_S_EXCEPTION_END = CP_S_GUCNAS_EXC,
    SOCHIFI_S_EXCEPTION = 0x82,
    HIFI_S_RESETFAIL = 0x83,
    ISP_S_EXCEPTION = 0x84,
    IVP_S_EXCEPTION = 0x85,
    IOM3_S_EXCEPTION = 0x86,
    TEE_S_EXCEPTION = 0x87,
    CODECHIFI_S_EXCEPTION = 0x88,
    IOM3_S_USER_EXCEPTION = 0x89,
    HISEE_S_EXCEPTION = 0x8a,
    NPU_S_EXCEPTION = 0x8b,
    WIFI_S_EXCEPTION = 0x8c,
    BFGX_S_EXCEPTION = 0x8d,
    AUDIO_CODEC_EXCEPTION = 0x8e,
    DSS_S_EXCEPTION = 0x8f,
    REBOOT_REASON_LABEL4 = 0xa0,
    XLOADER_S_DDRINIT_FAIL = REBOOT_REASON_LABEL4,
    XLOADER_S_EMMCINIT_FAIL = 0xa1,
    XLOADER_S_LOAD_FAIL = 0xa2,
    XLOADER_S_VERIFY_FAIL = 0xa3,
    XLOADER_S_WATCHDOG = 0xa4,
    XLOADER_INSE_S_PANIC = 0xa5,
    XLOADER_MEMORY_REPAIR = 0xa6,
    XLOADER_AUTH_USB_FAIL = 0xa7,
    FASTBOOT_EMMCINIT_FAIL = 0xb0,
    FASTBOOT_S_PANIC = 0xb1,
    FASTBOOT_S_WATCHDOG = 0xb2,
    FASTBOOT_OCV_VOL_ERR = 0xb3,
    FASTBOOT_BAT_TEMP_ERR = 0xb4,
    FASTBOOT_MISC_ERR = 0xb5,
    FASTBOOT_LD_DTIMG_ERR = 0xb6,
    FASTBOOT_LD_OTHRIMG_ERR = 0xb7,
    FASTBOOT_KERNELIMG_ERR = 0xb8,
    FASTBOOT_LOADLPMCU_FAIL = 0xb9,
    FASTBOOT_VERIFY_FAIL = 0xba,
    FASTBOOT_SOC_TEMP_ERR = 0xbb,
    FASTBOOT_FLASHCERT_FAIL = 0xbc,
    FASTBOOT_MULCOREON_FAIL = 0xbd,
    FASTBOOT_MULCOREOFF_FAIL = 0xbe,
    FASTBOOT_S_SOC_SPEC = 0xbf,
    REBOOT_REASON_LABEL5 = 0xd0,
    BFM_S_NATIVE_BOOT_FAIL = REBOOT_REASON_LABEL5,
    BFM_S_BOOT_TIMEOUT,
    BFM_S_FW_BOOT_FAIL,
    BFM_S_NATIVE_DATA_FAIL,
    IOM3_S_FDUL_EXCEPTION = 0xd4,
    REBOOT_REASON_LABEL6 = 0xe0,
} EXCH_SOURCE;
enum MODID_LIST {
    HISI_BB_MOD_MODEM_DRV_START = 0x00000000,
    HISI_BB_MOD_MODEM_DRV_END = 0x0fffffff,
    HISI_BB_MOD_MODEM_OSA_START = 0x10000000,
    HISI_BB_MOD_MODEM_OSA_END = 0x1fffffff,
    HISI_BB_MOD_MODEM_OM_START = 0x20000000,
    HISI_BB_MOD_MODEM_OM_END = 0x2fffffff,
    HISI_BB_MOD_MODEM_GU_L2_START = 0x30000000,
    HISI_BB_MOD_MODEM_GU_L2_END = 0x3fffffff,
    HISI_BB_MOD_MODEM_GU_WAS_START = 0x40000000,
    HISI_BB_MOD_MODEM_GU_WAS_END = 0x4fffffff,
    HISI_BB_MOD_MODEM_GU_GAS_START = 0x50000000,
    HISI_BB_MOD_MODEM_GU_GAS_END = 0x5fffffff,
    HISI_BB_MOD_MODEM_GU_NAS_START = 0x60000000,
    HISI_BB_MOD_MODEM_GU_NAS_END = 0x6fffffff,
    HISI_BB_MOD_MODEM_GU_DSP_START = 0x70000000,
    HISI_BB_MOD_MODEM_GU_DSP_END = 0x7fffffff,
    HISI_BB_MOD_AP_START = 0x80000000,
    HISI_BB_MOD_AP_END = 0x81fff0ff,
    HISI_BB_MOD_BFM_START = 0x81fff100,
    HISI_BB_MOD_BFM_END = 0x81fff1ff,
    HISI_BB_MOD_FASTBOOT_START = 0x81fff200,
    HISI_BB_MOD_FASTBOOT_END = 0x81fffcff,
    HISI_BB_MOD_ISP_START = 0x81fffd00,
    HISI_BB_MOD_ISP_END = 0x81fffeff,
    HISI_BB_MOD_EMMC_START = 0x81ffff00,
    HISI_BB_MOD_EMMC_END = 0x81ffffff,
    HISI_BB_MOD_CP_START = 0x82000000,
    HISI_BB_MOD_CP_END = 0x82ffffff,
    HISI_BB_MOD_TEE_START = 0x83000000,
    HISI_BB_MOD_TEE_END = 0x83ffffff,
    HISI_BB_MOD_HIFI_START = 0x84000000,
    HISI_BB_MOD_HIFI_END = 0x84ffffff,
    HISI_BB_MOD_LPM_START = 0x85000000,
    HISI_BB_MOD_LPM_END = 0x85ffffff,
    HISI_BB_MOD_IOM_START = 0x86000000,
    HISI_BB_MOD_IOM_END = 0x86ffffff,
    HISI_BB_MOD_HISEE_START = 0x87000000,
    HISI_BB_MOD_HISEE_END = 0x87ffffff,
    HISI_BB_MOD_RESERVED_START = 0x88000000,
    HISI_BB_MOD_RESERVED_END = 0x9fffffff,
    HISI_BB_MOD_MODEM_LPS_START = 0xa0000000,
    HISI_BB_MOD_MODEM_LPS_END = 0xafffffff,
    HISI_BB_MOD_MODEM_LMSP_START = 0xb0000000,
    HISI_BB_MOD_MODEM_LMSP_END = 0xbfffffff,
    HISI_BB_MOD_NPU_START = 0xc0000000,
    HISI_BB_MOD_NPU_END = 0xc0000fff,
    HISI_BB_MOD_CONN_START = 0xc0001000,
    HISI_BB_MOD_CONN_END = 0xc0001fff,
    HISI_BB_MOD_IVP_START = 0xc0002000,
    HISI_BB_MOD_IVP_END = 0xc0002fff,
    HISI_BB_MOD_DSS_START = 0xc0003000,
    HISI_BB_MOD_DSS_END = 0xc0003fff,
    HISI_BB_MOD_RANDOM_ALLOCATED_START = 0xd0000000,
    HISI_BB_MOD_RANDOM_ALLOCATED_END = 0xf0ffffff
};
enum CORE_LIST {
 RDR_AP = 0x1,
 RDR_CP = 0x2,
 RDR_TEEOS = 0x4,
 RDR_HIFI = 0x8,
 RDR_LPM3 = 0x10,
 RDR_IOM3 = 0x20,
 RDR_ISP = 0x40,
 RDR_IVP = 0x80,
 RDR_EMMC = 0x100,
 RDR_MODEMAP = 0x200,
 RDR_CLK = 0x400,
 RDR_REGULATOR = 0x800,
 RDR_BFM = 0x1000,
 RDR_HISEE = 0x2000,
 RDR_NPU = 0x4000,
 RDR_CONN = 0x8000,
 RDR_EXCEPTION_TRACE = 0x10000,
 RDR_DSS = 0x20000,
 RDR_CORE_MAX = 18
};
enum {
 BL31_TRACE_EXCEPTION,
 BL31_TRACE_IRQ_SMC,
 BL31_TRACE_DMSS,
 BL31_TRACE_ENUM,
};
enum {
 BL31_TRACE_EXCEPTION_SIZE = 0x100,
 BL31_TRACE_IRQ_SMC_SIZE = 0x3F000,
 BL31_TRACE_DMSS_SIZE = 0x10000,
};
typedef struct bl31_trace_irq_smc_head_s {
 unsigned long long cpu_num;
 unsigned long long offset[0];
} bl31_trace_irq_smc_head_t;
enum {
 EXCEPTION_TRACE_AP,
 EXCEPTION_TRACE_BL31,
 EXCEPTION_TRACE_ENUM,
};
typedef struct rdr_exception_trace_s {
 unsigned long long e_32k_time;
 unsigned long long e_reset_core_mask;
 unsigned long long e_from_core;
 unsigned int e_exce_type;
 unsigned int e_exce_subtype;
} rdr_exception_trace_t;
enum {
 BL31_MNTN_TST_PANIC,
 BL31_MNTN_TST_ASSERT,
};
enum {
 BL31_TRACE_TYPE_SMC,
 BL31_TRACE_TYPE_INTERRUPT,
 BL31_TRACE_TYPE_ENUM,
};
typedef struct dmss_asi_sec_fail_info_s{
 SOC_DMSS_ASI_SEC_INT_STATUS_UNION asi_sec_int_status;
 SOC_DMSS_ASI_SEC_FAIL_CMD_INF0_UNION asi_sec_fail_cmd_inf0;
 SOC_DMSS_ASI_SEC_FAIL_CMD_INF1_UNION asi_sec_fail_cmd_inf1;
 SOC_DMSS_ASI_SEC_FAIL_CMD_INF2_UNION asi_sec_fail_cmd_inf2;
 SOC_DMSS_ASI_SEC_FAIL_CMD_INF3_UNION asi_sec_fail_cmd_inf3;
} dmss_asi_sec_fail_info;
typedef struct dmss_dmi_sec_fail_info_s{
 SOC_DMSS_DMI_SEC_INT_STATUS_UNION dmi_sec_int_status;
 SOC_DMSS_DMI_ENHN_INT_STATUS_UNION dmi_enhn_int_status;
 SOC_DMSS_DMI_SEC_FAIL_CMD_INF0_UNION dmi_sec_fail_cmd_inf0;
 SOC_DMSS_DMI_SEC_FAIL_CMD_INF1_UNION dmi_sec_fail_cmd_inf1;
 SOC_DMSS_DMI_SEC_FAIL_CMD_INF2_UNION dmi_sec_fail_cmd_inf2;
} dmss_dmi_sec_fail_info;
typedef struct dmss_ami_sec_fail_info_s{
 SOC_DMSS_AMI_SEC_INT_STATUS_UNION ami_sec_int_status;
 SOC_DMSS_AMI_SEC_FAIL_CMD_INF0_UNION ami_sec_fail_cmd_inf0;
 SOC_DMSS_AMI_SEC_FAIL_CMD_INF1_UNION ami_sec_fail_cmd_inf1;
 SOC_DMSS_AMI_SEC_FAIL_CMD_INF2_UNION ami_sec_fail_cmd_inf2;
} dmss_ami_sec_fail_info;
typedef struct dmss_dmi_mpu_fail_info_s{
 SOC_DMSS_DMI_MPU_INT_STATUS_UNION dmi_mpu_int_status;
 SOC_DMSS_DMI_MPU_FAIL_CMD_INF0_UNION dmi_mpu_fail_cmd_inf0;
 SOC_DMSS_DMI_MPU_FAIL_CMD_INF1_UNION dmi_mpu_fail_cmd_inf1;
 SOC_DMSS_DMI_MPU_FAIL_CMD_INF2_UNION dmi_mpu_fail_cmd_inf2;
} dmss_dmi_mpu_fail_info;
typedef struct dmss_ami_mpu_fail_info_s{
 SOC_DMSS_AMI_MPU_INT_STATUS_UNION ami_mpu_int_status;
 SOC_DMSS_AMI_MPU_FAIL_CMD_INF0_UNION ami_mpu_fail_cmd_inf0;
 SOC_DMSS_AMI_MPU_FAIL_CMD_INF1_UNION ami_mpu_fail_cmd_inf1;
 SOC_DMSS_AMI_MPU_FAIL_CMD_INF2_UNION ami_mpu_fail_cmd_inf2;
} dmss_ami_mpu_fail_info;
 #define MNTN_DMSS_ACPU_ASI_MAX 2
 #define MNTN_DMSS_DMI_MAX 2
typedef struct dmss_exception_trace_s {
 unsigned long long e_32k_time;
 dmss_asi_sec_fail_info asi_sec[MNTN_DMSS_ACPU_ASI_MAX];
 dmss_dmi_sec_fail_info dmi_sec[MNTN_DMSS_DMI_MAX];
 dmss_ami_sec_fail_info ami_sec;
 dmss_dmi_mpu_fail_info dmi_mpu[MNTN_DMSS_DMI_MAX];
 dmss_ami_mpu_fail_info ami_mpu;
} dmss_exception_trace_t;
enum {
 BL31_TRACE_IN,
 BL31_TRACE_OUT
};
enum SECMEM_MODULE {
 M3_DDR_MEM,
 BL31_LOG_MEM,
 MAX_MEM,
};
typedef struct bl31_trace_s {
 unsigned long long bl31_32k_time;
 unsigned char type;
 unsigned char dir;
 unsigned char ns;
 union {
  struct {
   unsigned long long func_id;
  } smc;
  struct {
   unsigned int id;
  } interrupt;
 };
} bl31_trace_t;
#define HISIAP_KEYS_MAX 71
typedef struct hisiap_ringbuffer_s {
 unsigned int max_num;
 unsigned int field_count;
 unsigned int rear;
 unsigned int r_idx;
 unsigned int count;
 unsigned int is_full;
 char keys[HISIAP_KEYS_MAX + 1];
 unsigned char data[1];
} hisiap_ringbuffer_t;
#if defined(CONFIG_GCOV_KERNEL) || defined(CONFIG_HISI_GCOV_FASTBOOT)
struct mdump_gcov {
 unsigned long gcda_addr;
 unsigned int gcda_size;
};
#endif
struct mntn_reg_val {
        unsigned int init_flag;
        unsigned int scsysstat;
        unsigned int bootpoint;
};
void mntn_reg_save(void *mntn_reg);
void mntn_reg_restore(void *mntn_reg);
#endif
