Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 31 18:00:55 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 2.454ns (35.469%)  route 4.465ns (64.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.465     7.892    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y6           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 2.454ns (35.469%)  route 4.465ns (64.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.465     7.892    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y6           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 2.454ns (35.469%)  route 4.465ns (64.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.465     7.892    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y6           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_10_reg_1579_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 2.454ns (35.628%)  route 4.434ns (64.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOBDO[1]
                         net (fo=132, routed)         4.434     7.861    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/q1[15]
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 2.454ns (35.628%)  route 4.434ns (64.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOBDO[1]
                         net (fo=132, routed)         4.434     7.861    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/q1[15]
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 2.454ns (35.677%)  route 4.424ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOBDO[1]
                         net (fo=132, routed)         4.424     7.851    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/q1[15]
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ap_clk
    DSP48_X1Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_4_reg_1578_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.454ns (35.716%)  route 4.417ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.417     7.844    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.454ns (35.716%)  route 4.417ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.417     7.844    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.454ns (35.716%)  route 4.417ns (64.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.417     7.844    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y7           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1614_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (ap_clk rise@7.692ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 2.454ns (35.747%)  route 4.411ns (64.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.616 - 7.692 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4906, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/DOADO[1]
                         net (fo=164, routed)         4.411     7.838    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/q0[15]
    DSP48_X4Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.692     7.692 r  
                                                      0.000     7.692 r  ap_clk (IN)
                         net (fo=4906, unset)         0.924     8.616    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    DSP48_X4Y8           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg/CLK
                         clock pessimism              0.000     8.616    
                         clock uncertainty           -0.035     8.581    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362     8.219    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_17_reg_1664_reg
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  0.381    




