Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -group OUTPUTS
        -slack_lesser_than 9999.00
        -max_paths 1000
        -transition_time
        -capacitance
Design : fdkex
Version: J-2014.09
Date   : Tue Mar 31 00:54:04 2015
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow_1.00   Library: d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst
Wire Load Model Mode: Inactive.

  Startpoint: LOCKUP (negative level-sensitive latch clocked by clk)
  Endpoint: flag_ded0 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                        Fanout       Cap     Trans    Derate      Incr       Path
  -----------------------------------------------------------------------------------------
  clock clk (fall edge)                                                250.00     250.00
  clock network delay (ideal)                                            0.00     250.00
  LOCKUP/clkb (d04ltn80yd0e0)                        0.00                0.00 #   250.00 f
  LOCKUP/o (d04ltn80yd0e0)                          17.61               45.84     295.84 r
  n22751 (net)                   1         4.64                          0.00     295.84 r
  U14117/b (d04nab02yn0f0)                          17.90                3.63 *   299.47 r
  U14117/out (d04nab02yn0f0)                        19.16               19.59     319.05 f
  n23026 (net)                   1         5.80                          0.00     319.05 f
  U14106/b (d04nab02yn0f0)                          19.95                5.80 *   324.86 f
  U14106/out (d04nab02yn0f0)                        25.00               26.04     350.90 r
  flag_ded0 (net)                1        13.40                          0.00     350.90 r
  flag_ded0 (out)                                   33.04               17.98 *   368.88 r
  data arrival time                                                               368.88

  clock clk (rise edge)                                                500.00     500.00
  clock network delay (ideal)                                            0.00     500.00
  clock uncertainty                                                    -50.00     450.00
  output external delay                                               -333.33     116.67
  data required time                                                              116.67
  -----------------------------------------------------------------------------------------
  data required time                                                              116.67
  data arrival time                                                              -368.88
  -----------------------------------------------------------------------------------------
  slack (VIOLATED)                                                               -252.22


  Startpoint: check_ecc_alu0/LOCKUP
              (negative level-sensitive latch clocked by clk)
  Endpoint: flag_ded_alu
            (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (fall edge)                                                               250.00     250.00
  clock network delay (ideal)                                                           0.00     250.00
  check_ecc_alu0/LOCKUP/clkb (d04ltn80yd0e0)                        0.00                0.00 #   250.00 f
  check_ecc_alu0/LOCKUP/o (d04ltn80yd0e0)                          13.46               41.39     291.39 r
  check_ecc_alu0/test_so2 (net)                 1         2.41                          0.00     291.39 r
  check_ecc_alu0/test_so2 (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   291.39 r
  n22766 (net)                                            2.41                          0.00     291.39 r
  U20652/a (d04nan02yn0d5)                                         13.46                0.22 *   291.61 r
  U20652/o1 (d04nan02yn0d5)                                        55.54               13.10     304.71 f
  n23334 (net)                                  1         3.63                          0.00     304.71 f
  U16982/b (d04nab02yd0g0)                                         55.54                0.14 *   304.85 f
  U16982/out (d04nab02yd0g0)                                       24.95               30.70     335.55 r
  flag_ded_alu (net)                            1        10.24                          0.00     335.55 r
  flag_ded_alu (out)                                               24.95                1.18 *   336.72 r
  data arrival time                                                                              336.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -336.72
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                              -220.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_7_/clk (d04fyj03nd0b0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_7_/o (d04fyj03nd0b0)    138.71              131.73     131.73 r
  check_ecc_alu0/data_rxc[7] (net)              2        13.13                          0.00     131.73 r
  check_ecc_alu0/data_rxc[7] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   131.73 r
  dout[7] (net)                                          13.13                          0.00     131.73 r
  dout[7] (out)                                                   138.71               10.22 *   141.95 r
  data arrival time                                                                              141.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -141.95
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -25.28


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[38] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_38_/o (d04fyj03nd0b0)   127.00              123.36     123.36 r
  check_ecc_alu0/data_rxc[38] (net)             2        11.94                          0.00     123.36 r
  check_ecc_alu0/data_rxc[38] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   123.36 r
  dout[38] (net)                                         11.94                          0.00     123.36 r
  dout[38] (out)                                                  127.00                6.73 *   130.09 r
  data arrival time                                                                              130.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -130.09
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -13.42


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_40_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[40] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_40_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_40_/o (d04fyj03nd0b0)   124.46              121.55     121.55 r
  check_ecc_alu0/data_rxc[40] (net)             2        11.68                          0.00     121.55 r
  check_ecc_alu0/data_rxc[40] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   121.55 r
  dout[40] (net)                                         11.68                          0.00     121.55 r
  dout[40] (out)                                                  124.46                5.38 *   126.93 r
  data arrival time                                                                              126.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -126.93
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                               -10.26


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_113_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[113] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/clk (d04fyj03ld0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_113_/o (d04fyj03ld0c0)    94.76             115.84     115.84 r
  check_ecc_alu0/data_rxc[113] (net)            2        12.39                          0.00     115.84 r
  check_ecc_alu0/data_rxc[113] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   115.84 r
  dout[113] (net)                                        12.39                          0.00     115.84 r
  dout[113] (out)                                                  94.76                7.38 *   123.22 r
  data arrival time                                                                              123.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -123.22
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -6.55


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_101_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[101] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_101_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_101_/o (d04fyj03nd0b0)   120.78             118.93     118.93 r
  check_ecc_alu0/data_rxc[101] (net)            2        11.30                          0.00     118.93 r
  check_ecc_alu0/data_rxc[101] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   118.93 r
  dout[101] (net)                                        11.30                          0.00     118.93 r
  dout[101] (out)                                                 120.78                2.65 *   121.58 r
  data arrival time                                                                              121.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -121.58
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -4.91


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[37] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_37_/o (d04fyj03nd0b0)   119.37              117.92     117.92 r
  check_ecc_alu0/data_rxc[37] (net)             2        11.16                          0.00     117.92 r
  check_ecc_alu0/data_rxc[37] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   117.92 r
  dout[37] (net)                                         11.16                          0.00     117.92 r
  dout[37] (out)                                                  119.37                2.63 *   120.55 r
  data arrival time                                                                              120.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -120.55
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -3.88


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[26] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_26_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_26_/o (d04fyj03nd0b0)   119.83              118.25     118.25 r
  check_ecc_alu0/data_rxc[26] (net)             2        11.20                          0.00     118.25 r
  check_ecc_alu0/data_rxc[26] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   118.25 r
  dout[26] (net)                                         11.20                          0.00     118.25 r
  dout[26] (out)                                                  119.83                2.10 *   120.35 r
  data arrival time                                                                              120.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -120.35
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -3.68


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_92_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[92] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_92_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_92_/o (d04fyj03nd0b0)   118.70              117.44     117.44 r
  check_ecc_alu0/data_rxc[92] (net)             2        11.09                          0.00     117.44 r
  check_ecc_alu0/data_rxc[92] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   117.44 r
  dout[92] (net)                                         11.09                          0.00     117.44 r
  dout[92] (out)                                                  118.70                1.93 *   119.38 r
  data arrival time                                                                              119.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -119.38
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -2.71


  Startpoint: check_ecc_in1_secded_in0_flag_ded_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: flag_ded1 (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_in1_secded_in0_flag_ded_reg/clk (d04fyj03yd0c0)         0.00                0.00 #     0.00 r
  check_ecc_in1_secded_in0_flag_ded_reg/o (d04fyj03yd0c0)          33.20               47.99      47.99 r
  n20059 (net)                                  2         5.99                          0.00      47.99 r
  U14943/a (d04inn00ynud0)                                         33.20                5.29 *    53.27 r
  U14943/o1 (d04inn00ynud0)                                        18.24               18.62      71.89 f
  n20048 (net)                                  1         7.46                          0.00      71.89 f
  U20278/a (d04inn00nnuf5)                                         20.88                9.29 *    81.18 f
  U20278/o1 (d04inn00nnuf5)                                        21.59               25.74     106.92 r
  flag_ded1 (net)                               1        12.53                          0.00     106.92 r
  flag_ded1 (out)                                                  25.65               12.24 *   119.16 r
  data arrival time                                                                              119.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -119.16
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -2.50


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_5_/clk (d04fyj03nd0b0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_5_/o (d04fyj03nd0b0)     41.92               58.35      58.35 r
  check_ecc_alu0/data_rxc[5] (net)              2         3.03                          0.00      58.35 r
  check_ecc_alu0/data_rxc[5] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    58.35 r
  n23922 (net)                                            3.03                          0.00      58.35 r
  U19859/a (d04bfn00nnud5)                                         41.92                0.12 *    58.47 r
  U19859/o (d04bfn00nnud5)                                         31.81               44.31     102.78 r
  dout[5] (net)                                 1        13.07                          0.00     102.78 r
  dout[5] (out)                                                    35.82               15.35 *   118.12 r
  data arrival time                                                                              118.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -118.12
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -1.46


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_91_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[91] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_91_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_91_/o (d04fyj03nd0b0)   118.23              117.11     117.11 r
  check_ecc_alu0/data_rxc[91] (net)             2        11.04                          0.00     117.11 r
  check_ecc_alu0/data_rxc[91] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00   117.11 r
  dout[91] (net)                                         11.04                          0.00     117.11 r
  dout[91] (out)                                                  118.23                0.55 *   117.66 r
  data arrival time                                                                              117.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -117.66
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.99


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_79_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[79] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_79_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_79_/o (d04fyj03nd0b0)    36.63               53.73      53.73 r
  check_ecc_alu0/data_rxc[79] (net)             2         2.47                          0.00      53.73 r
  check_ecc_alu0/data_rxc[79] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    53.73 r
  n23886 (net)                                            2.47                          0.00      53.73 r
  U12273/a (d04bfn00nn0d0)                                         36.63                0.08 *    53.81 r
  U12273/o (d04bfn00nn0d0)                                         38.73               56.58     110.39 r
  dout[79] (net)                                1        11.28                          0.00     110.39 r
  dout[79] (out)                                                   38.73                6.39 *   116.77 r
  data arrival time                                                                              116.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -116.77
  --------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                -0.11


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_94_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[94] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_94_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_94_/o (d04fyj03nd0b0)    35.68               52.90      52.90 r
  check_ecc_alu0/data_rxc[94] (net)             2         2.37                          0.00      52.90 r
  check_ecc_alu0/data_rxc[94] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    52.90 r
  n23883 (net)                                            2.37                          0.00      52.90 r
  U12176/a (d04bfn00nnub5)                                         35.68                0.09 *    52.99 r
  U12176/o (d04bfn00nnub5)                                         53.19               58.60     111.59 r
  dout[94] (net)                                1        10.99                          0.00     111.59 r
  dout[94] (out)                                                   53.19                4.95 *   116.54 r
  data arrival time                                                                              116.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -116.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.12


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_14_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_14_/o (d04fyj03nd0b0)    30.06               47.63      47.63 r
  check_ecc_alu0/data_rxc[14] (net)             2         1.81                          0.00      47.63 r
  check_ecc_alu0/data_rxc[14] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    47.63 r
  n23916 (net)                                            1.81                          0.00      47.63 r
  U12288/a (d04bfn00nn0d0)                                         30.06                0.06 *    47.68 r
  U12288/o (d04bfn00nn0d0)                                         41.94               56.96     104.64 r
  dout[14] (net)                                1        12.43                          0.00     104.64 r
  dout[14] (out)                                                   43.44               11.90 *   116.54 r
  data arrival time                                                                              116.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -116.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.13


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_9_/clk (d04fyj03nd0b0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_9_/o (d04fyj03nd0b0)     28.89               46.51      46.51 r
  check_ecc_alu0/data_rxc[9] (net)              2         1.70                          0.00      46.51 r
  check_ecc_alu0/data_rxc[9] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    46.51 r
  n23920 (net)                                            1.70                          0.00      46.51 r
  U12289/a (d04bfn00nn0d0)                                         28.89                0.06 *    46.56 r
  U12289/o (d04bfn00nn0d0)                                         42.50               57.02     103.59 r
  dout[9] (net)                                 1        12.63                          0.00     103.59 r
  dout[9] (out)                                                    44.28               12.93 *   116.51 r
  data arrival time                                                                              116.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -116.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.15


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[25] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/clk (d04fyj03ld0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_25_/o (d04fyj03ld0b0)    55.71               77.78      77.78 r
  check_ecc_alu0/data_rxc[25] (net)             2         2.76                          0.00      77.78 r
  check_ecc_alu0/data_rxc[25] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    77.78 r
  n23909 (net)                                            2.76                          0.00      77.78 r
  U20344/a (d04bfn00ynud5)                                         55.71                0.12 *    77.91 r
  U20344/o (d04bfn00ynud5)                                         22.90               33.83     111.74 r
  dout[25] (net)                                1        11.04                          0.00     111.74 r
  dout[25] (out)                                                   23.28                4.77 *   116.50 r
  data arrival time                                                                              116.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -116.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.16


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[23] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_23_/clk (d04fyj03ld0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_23_/o (d04fyj03ld0b0)    42.14               65.63      65.63 r
  check_ecc_alu0/data_rxc[23] (net)             2         1.78                          0.00      65.63 r
  check_ecc_alu0/data_rxc[23] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    65.63 r
  n23910 (net)                                            1.78                          0.00      65.63 r
  U12157/a (d04bfn00nn0f0)                                         42.14                0.09 *    65.72 r
  U12157/o (d04bfn00nn0f0)                                         24.56               44.89     110.62 r
  dout[23] (net)                                1        11.23                          0.00     110.62 r
  dout[23] (out)                                                   25.10                5.68 *   116.29 r
  data arrival time                                                                              116.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -116.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.37


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_54_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[54] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_54_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_54_/o (d04fyj03nd0b0)    33.71               51.14      51.14 r
  check_ecc_alu0/data_rxc[54] (net)             2         2.16                          0.00      51.14 r
  check_ecc_alu0/data_rxc[54] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    51.14 r
  n23901 (net)                                            2.16                          0.00      51.14 r
  U12293/a (d04bfn00nnub5)                                         33.71                0.08 *    51.21 r
  U12293/o (d04bfn00nnub5)                                         54.37               58.98     110.20 r
  dout[54] (net)                                1        11.25                          0.00     110.20 r
  dout[54] (out)                                                   54.37                6.04 *   116.24 r
  data arrival time                                                                              116.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -116.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.43


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_121_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[121] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_121_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_121_/o (d04fyj03nd0b0)    29.69              47.27      47.27 r
  check_ecc_alu0/data_rxc[121] (net)            2         1.77                          0.00      47.27 r
  check_ecc_alu0/data_rxc[121] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    47.27 r
  n23870 (net)                                            1.77                          0.00      47.27 r
  U12277/a (d04bfn00yn0d0)                                         29.69                0.06 *    47.33 r
  U12277/o (d04bfn00yn0d0)                                         38.32               48.13      95.46 r
  dout[121] (net)                               1        13.96                          0.00      95.46 r
  dout[121] (out)                                                  44.52               20.42 *   115.88 r
  data arrival time                                                                              115.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -115.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.79


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_90_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[90] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_90_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_90_/o (d04fyj03nd0b0)    37.84               54.79      54.79 r
  check_ecc_alu0/data_rxc[90] (net)             2         2.60                          0.00      54.79 r
  check_ecc_alu0/data_rxc[90] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    54.79 r
  n23884 (net)                                            2.60                          0.00      54.79 r
  U12170/a (d04bfn00nn0d0)                                         37.84                0.07 *    54.86 r
  U12170/o (d04bfn00nn0d0)                                         37.68               56.18     111.04 r
  dout[90] (net)                                1        10.91                          0.00     111.04 r
  dout[90] (out)                                                   37.68                4.66 *   115.70 r
  data arrival time                                                                              115.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -115.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      0.97


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_112_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[112] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_112_/clk (d04fyj03ld0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_112_/o (d04fyj03ld0b0)    36.58              60.33      60.33 r
  check_ecc_alu0/data_rxc[112] (net)            2         1.41                          0.00      60.33 r
  check_ecc_alu0/data_rxc[112] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    60.33 r
  n23877 (net)                                            1.41                          0.00      60.33 r
  U12140/a (d04bfn00yn0d0)                                         36.58                0.05 *    60.38 r
  U12140/o (d04bfn00yn0d0)                                         33.51               46.08     106.46 r
  dout[112] (net)                               1        11.88                          0.00     106.46 r
  dout[112] (out)                                                  34.59                9.11 *   115.57 r
  data arrival time                                                                              115.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -115.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.10


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_114_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[114] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/clk (d04fyj03ld0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_114_/o (d04fyj03ld0b0)    51.77              74.29      74.29 r
  check_ecc_alu0/data_rxc[114] (net)            2         2.47                          0.00      74.29 r
  check_ecc_alu0/data_rxc[114] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    74.29 r
  n23876 (net)                                            2.47                          0.00      74.29 r
  U20353/a (d04bfn00ynud5)                                         51.77                0.11 *    74.39 r
  U20353/o (d04bfn00ynud5)                                         23.66               34.11     108.50 r
  dout[114] (net)                               1        11.49                          0.00     108.50 r
  dout[114] (out)                                                  24.61                7.06 *   115.56 r
  data arrival time                                                                              115.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -115.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.11


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[16] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_16_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_16_/o (d04fyj03nd0b0)    49.31               64.78      64.78 r
  check_ecc_alu0/data_rxc[16] (net)             2         3.82                          0.00      64.78 r
  check_ecc_alu0/data_rxc[16] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    64.78 r
  n23915 (net)                                            3.82                          0.00      64.78 r
  U19903/a (d04bfn00nnud5)                                         49.31                0.13 *    64.91 r
  U19903/o (d04bfn00nnud5)                                         28.38               43.50     108.41 r
  dout[16] (net)                                1        11.45                          0.00     108.41 r
  dout[16] (out)                                                   29.07                6.84 *   115.26 r
  data arrival time                                                                              115.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -115.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.41


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_62_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[62] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_62_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_62_/o (d04fyj03nd0b0)    29.67               47.25      47.25 r
  check_ecc_alu0/data_rxc[62] (net)             2         1.77                          0.00      47.25 r
  check_ecc_alu0/data_rxc[62] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    47.25 r
  n23898 (net)                                            1.77                          0.00      47.25 r
  U12250/a (d04bfn00nnub5)                                         29.67                0.08 *    47.33 r
  U12250/o (d04bfn00nnub5)                                         56.20               59.38     106.71 r
  dout[62] (net)                                1        11.66                          0.00     106.71 r
  dout[62] (out)                                                   56.20                8.30 *   115.00 r
  data arrival time                                                                              115.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -115.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.66


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_4_/clk (d04fyj03nd0b0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_4_/o (d04fyj03nd0b0)     41.77               58.21      58.21 r
  check_ecc_alu0/data_rxc[4] (net)              2         3.02                          0.00      58.21 r
  check_ecc_alu0/data_rxc[4] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    58.21 r
  n23923 (net)                                            3.02                          0.00      58.21 r
  U19846/a (d04bfn00nnud5)                                         41.77                0.11 *    58.33 r
  U19846/o (d04bfn00nnud5)                                         30.92               43.66     101.99 r
  dout[4] (net)                                 1        12.67                          0.00     101.99 r
  dout[4] (out)                                                    33.64               12.97 *   114.96 r
  data arrival time                                                                              114.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -114.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.71


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_61_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[61] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_61_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_61_/o (d04fyj03nd0b0)    25.62               43.37      43.37 r
  check_ecc_alu0/data_rxc[61] (net)             2         1.38                          0.00      43.37 r
  check_ecc_alu0/data_rxc[61] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    43.37 r
  n23899 (net)                                            1.38                          0.00      43.37 r
  U12291/a (d04bfn00nnub5)                                         25.62                0.07 *    43.43 r
  U12291/o (d04bfn00nnub5)                                         59.01               60.43     103.87 r
  dout[61] (net)                                1        12.29                          0.00     103.87 r
  dout[61] (out)                                                   59.71               10.91 *   114.77 r
  data arrival time                                                                              114.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -114.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_95_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[95] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_95_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_95_/o (d04fyj03nd0b0)    33.10               50.55      50.55 r
  check_ecc_alu0/data_rxc[95] (net)             2         2.10                          0.00      50.55 r
  check_ecc_alu0/data_rxc[95] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.55 r
  n23882 (net)                                            2.10                          0.00      50.55 r
  U12184/a (d04bfn00nnub5)                                         33.10                0.07 *    50.62 r
  U12184/o (d04bfn00nnub5)                                         53.68               58.38     108.99 r
  dout[95] (net)                                1        11.10                          0.00     108.99 r
  dout[95] (out)                                                   53.68                5.70 *   114.69 r
  data arrival time                                                                              114.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -114.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      1.97


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_76_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[76] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_76_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_76_/o (d04fyj03nd0b0)    35.86               53.07      53.07 r
  check_ecc_alu0/data_rxc[76] (net)             2         2.39                          0.00      53.07 r
  check_ecc_alu0/data_rxc[76] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    53.07 r
  n23887 (net)                                            2.39                          0.00      53.07 r
  U12272/a (d04bfn00nn0d0)                                         35.86                0.07 *    53.14 r
  U12272/o (d04bfn00nn0d0)                                         38.20               55.97     109.11 r
  dout[76] (net)                                1        11.10                          0.00     109.11 r
  dout[76] (out)                                                   38.20                5.43 *   114.54 r
  data arrival time                                                                              114.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -114.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.13


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_120_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[120] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_120_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_120_/o (d04fyj03nd0b0)    37.96              54.89      54.89 r
  check_ecc_alu0/data_rxc[120] (net)            2         2.61                          0.00      54.89 r
  check_ecc_alu0/data_rxc[120] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    54.89 r
  n23871 (net)                                            2.61                          0.00      54.89 r
  U19966/a (d04bfn00nnud5)                                         37.96                0.12 *    55.01 r
  U19966/o (d04bfn00nnud5)                                         32.04               43.62      98.63 r
  dout[120] (net)                               1        13.20                          0.00      98.63 r
  dout[120] (out)                                                  36.30               15.79 *   114.42 r
  data arrival time                                                                              114.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -114.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.25


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_105_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[105] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_105_/clk (d04fyj03ld0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_105_/o (d04fyj03ld0b0)    37.86              61.55      61.55 r
  check_ecc_alu0/data_rxc[105] (net)            2         1.50                          0.00      61.55 r
  check_ecc_alu0/data_rxc[105] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    61.55 r
  n23878 (net)                                            1.50                          0.00      61.55 r
  U12161/a (d04bfn00ynub5)                                         37.86                0.06 *    61.61 r
  U12161/o (d04bfn00ynub5)                                         44.49               46.95     108.56 r
  dout[105] (net)                               1        11.17                          0.00     108.56 r
  dout[105] (out)                                                  44.49                5.50 *   114.06 r
  data arrival time                                                                              114.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -114.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.60


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_56_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[56] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_56_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_56_/o (d04fyj03nd0b0)    33.56               50.99      50.99 r
  check_ecc_alu0/data_rxc[56] (net)             2         2.15                          0.00      50.99 r
  check_ecc_alu0/data_rxc[56] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.99 r
  n23900 (net)                                            2.15                          0.00      50.99 r
  U12296/a (d04bfn00nn0d0)                                         33.56                0.08 *    51.06 r
  U12296/o (d04bfn00nn0d0)                                         39.18               56.01     107.07 r
  dout[56] (net)                                1        11.46                          0.00     107.07 r
  dout[56] (out)                                                   39.58                6.87 *   113.94 r
  data arrival time                                                                              113.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -113.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.72


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_32_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[32] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_32_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_32_/o (d04fyj03nd0b0)    49.98               65.36      65.36 r
  check_ecc_alu0/data_rxc[32] (net)             2         3.89                          0.00      65.36 r
  check_ecc_alu0/data_rxc[32] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    65.36 r
  n23906 (net)                                            3.89                          0.00      65.36 r
  U19781/a (d04bfn00nnud5)                                         49.98                0.13 *    65.49 r
  U19781/o (d04bfn00nnud5)                                         27.56               43.07     108.56 r
  dout[32] (net)                                1        11.07                          0.00     108.56 r
  dout[32] (out)                                                   27.93                5.32 *   113.88 r
  data arrival time                                                                              113.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -113.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.79


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_70_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[70] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_70_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_70_/o (d04fyj03nd0b0)    28.37               46.01      46.01 r
  check_ecc_alu0/data_rxc[70] (net)             2         1.65                          0.00      46.01 r
  check_ecc_alu0/data_rxc[70] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    46.01 r
  n23890 (net)                                            1.65                          0.00      46.01 r
  U12249/a (d04bfn00nn0d0)                                         28.37                0.06 *    46.07 r
  U12249/o (d04bfn00nn0d0)                                         41.65               56.26     102.33 r
  dout[70] (net)                                1        12.33                          0.00     102.33 r
  dout[70] (out)                                                   43.06               11.54 *   113.88 r
  data arrival time                                                                              113.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -113.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      2.79


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[17] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_17_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_17_/o (d04fyj03nd0b0)    35.38               52.65      52.65 r
  check_ecc_alu0/data_rxc[17] (net)             2         2.33                          0.00      52.65 r
  check_ecc_alu0/data_rxc[17] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    52.65 r
  n23914 (net)                                            2.33                          0.00      52.65 r
  U19913/a (d04bfn00nnud5)                                         35.38                0.10 *    52.75 r
  U19913/o (d04bfn00nnud5)                                         32.44               43.35      96.10 r
  dout[17] (net)                                1        13.40                          0.00      96.10 r
  dout[17] (out)                                                   37.63               17.21 *   113.31 r
  data arrival time                                                                              113.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -113.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      3.36


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_67_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[67] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_67_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_67_/o (d04fyj03nd0b0)    28.14               45.78      45.78 r
  check_ecc_alu0/data_rxc[67] (net)             2         1.62                          0.00      45.78 r
  check_ecc_alu0/data_rxc[67] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    45.78 r
  n23893 (net)                                            1.62                          0.00      45.78 r
  U12268/a (d04bfn00nn0d0)                                         28.14                0.05 *    45.84 r
  U12268/o (d04bfn00nn0d0)                                         41.49               56.08     101.92 r
  dout[67] (net)                                1        12.28                          0.00     101.92 r
  dout[67] (out)                                                   42.86               11.35 *   113.27 r
  data arrival time                                                                              113.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -113.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      3.40


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_46_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[46] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_46_/clk (d04fyj03ld0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_46_/o (d04fyj03ld0b0)    40.54               64.11      64.11 r
  check_ecc_alu0/data_rxc[46] (net)             2         1.67                          0.00      64.11 r
  check_ecc_alu0/data_rxc[46] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    64.11 r
  n23903 (net)                                            1.67                          0.00      64.11 r
  U12164/a (d04bfn00ynub5)                                         40.54                0.08 *    64.18 r
  U12164/o (d04bfn00ynub5)                                         42.57               46.00     110.19 r
  dout[46] (net)                                1        10.65                          0.00     110.19 r
  dout[46] (out)                                                   42.57                2.97 *   113.16 r
  data arrival time                                                                              113.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -113.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      3.51


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_118_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[118] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_118_/clk (d04fyj03ld0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_118_/o (d04fyj03ld0b0)    50.25              72.93      72.93 r
  check_ecc_alu0/data_rxc[118] (net)            2         2.36                          0.00      72.93 r
  check_ecc_alu0/data_rxc[118] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    72.93 r
  n23873 (net)                                            2.36                          0.00      72.93 r
  U20395/a (d04bfn00ynud5)                                         50.25                0.10 *    73.03 r
  U20395/o (d04bfn00ynud5)                                         23.22               33.72     106.74 r
  dout[118] (net)                               1        11.26                          0.00     106.74 r
  dout[118] (out)                                                  23.86                5.90 *   112.65 r
  data arrival time                                                                              112.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -112.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.02


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_119_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[119] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_119_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_119_/o (d04fyj03nd0b0)    44.79              60.84      60.84 r
  check_ecc_alu0/data_rxc[119] (net)            2         3.34                          0.00      60.84 r
  check_ecc_alu0/data_rxc[119] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    60.84 r
  n23872 (net)                                            3.34                          0.00      60.84 r
  U19921/a (d04bfn00nnud5)                                         44.79                0.14 *    60.98 r
  U19921/o (d04bfn00nnud5)                                         29.09               43.03     104.01 r
  dout[119] (net)                               1        11.80                          0.00     104.01 r
  dout[119] (out)                                                  30.24                8.64 *   112.64 r
  data arrival time                                                                              112.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -112.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.02


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_66_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[66] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_66_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_66_/o (d04fyj03nd0b0)    26.56               44.27      44.27 r
  check_ecc_alu0/data_rxc[66] (net)             2         1.47                          0.00      44.27 r
  check_ecc_alu0/data_rxc[66] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    44.27 r
  n23894 (net)                                            1.47                          0.00      44.27 r
  U12252/a (d04bfn00nn0d0)                                         26.56                0.05 *    44.33 r
  U12252/o (d04bfn00nn0d0)                                         41.94               55.94     100.27 r
  dout[66] (net)                                1        12.44                          0.00     100.27 r
  dout[66] (out)                                                   43.55               12.28 *   112.55 r
  data arrival time                                                                              112.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -112.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.12


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_34_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[34] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_34_/o (d04fyj03nd0b0)    34.71               52.06      52.06 r
  check_ecc_alu0/data_rxc[34] (net)             2         2.26                          0.00      52.06 r
  check_ecc_alu0/data_rxc[34] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    52.06 r
  n23905 (net)                                            2.26                          0.00      52.06 r
  U12304/a (d04bfn00nnub5)                                         34.71                0.08 *    52.14 r
  U12304/o (d04bfn00nnub5)                                         51.45               57.19     109.33 r
  dout[34] (net)                                1        10.61                          0.00     109.33 r
  dout[34] (out)                                                   51.45                3.14 *   112.47 r
  data arrival time                                                                              112.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -112.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.20


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_63_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[63] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_63_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_63_/o (d04fyj03nd0b0)    47.37               63.09      63.09 r
  check_ecc_alu0/data_rxc[63] (net)             2         3.61                          0.00      63.09 r
  check_ecc_alu0/data_rxc[63] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    63.09 r
  n23897 (net)                                            3.61                          0.00      63.09 r
  U19986/a (d04bfn00nnud5)                                         47.37                0.13 *    63.21 r
  U19986/o (d04bfn00nnud5)                                         28.00               42.83     106.04 r
  dout[63] (net)                                1        11.29                          0.00     106.04 r
  dout[63] (out)                                                   28.58                6.35 *   112.38 r
  data arrival time                                                                              112.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -112.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.28


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_68_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[68] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_68_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_68_/o (d04fyj03nd0b0)    27.76               45.42      45.42 r
  check_ecc_alu0/data_rxc[68] (net)             2         1.59                          0.00      45.42 r
  check_ecc_alu0/data_rxc[68] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    45.42 r
  n23892 (net)                                            1.59                          0.00      45.42 r
  U12248/a (d04bfn00nn0d0)                                         27.76                0.06 *    45.48 r
  U12248/o (d04bfn00nn0d0)                                         41.37               55.88     101.36 r
  dout[68] (net)                                1        12.24                          0.00     101.36 r
  dout[68] (out)                                                   42.64               10.98 *   112.34 r
  data arrival time                                                                              112.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -112.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.32


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_1_/clk (d04fyj03nd0b0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_1_/o (d04fyj03nd0b0)     39.15               55.93      55.93 r
  check_ecc_alu0/data_rxc[1] (net)              2         2.74                          0.00      55.93 r
  check_ecc_alu0/data_rxc[1] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    55.93 r
  n23925 (net)                                            2.74                          0.00      55.93 r
  U19824/a (d04bfn00nnud5)                                         39.15                0.12 *    56.04 r
  U19824/o (d04bfn00nnud5)                                         30.85               43.05      99.09 r
  dout[1] (net)                                 1        12.65                          0.00      99.09 r
  dout[1] (out)                                                    33.46               12.76 *   111.86 r
  data arrival time                                                                              111.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -111.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.81


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[20] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_20_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_20_/o (d04fyj03nd0b0)    38.14               55.05      55.05 r
  check_ecc_alu0/data_rxc[20] (net)             2         2.63                          0.00      55.05 r
  check_ecc_alu0/data_rxc[20] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    55.05 r
  n23911 (net)                                            2.63                          0.00      55.05 r
  U19871/a (d04bfn00nnud5)                                         38.14                0.10 *    55.15 r
  U19871/o (d04bfn00nnud5)                                         31.07               42.99      98.14 r
  dout[20] (net)                                1        12.75                          0.00      98.14 r
  dout[20] (out)                                                   34.17               13.69 *   111.83 r
  data arrival time                                                                              111.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -111.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.84


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_123_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[123] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_123_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_123_/o (d04fyj03nd0b0)    33.72              51.15      51.15 r
  check_ecc_alu0/data_rxc[123] (net)            2         2.16                          0.00      51.15 r
  check_ecc_alu0/data_rxc[123] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    51.15 r
  n23868 (net)                                            2.16                          0.00      51.15 r
  U19971/a (d04bfn00nnud5)                                         33.72                0.09 *    51.24 r
  U19971/o (d04bfn00nnud5)                                         32.38               42.95      94.19 r
  dout[123] (net)                               1        13.38                          0.00      94.19 r
  dout[123] (out)                                                  37.34               16.89 *   111.07 r
  data arrival time                                                                              111.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -111.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      5.59


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_64_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[64] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_64_/o (d04fyj03nd0b0)    37.30               54.31      54.31 r
  check_ecc_alu0/data_rxc[64] (net)             2         2.54                          0.00      54.31 r
  check_ecc_alu0/data_rxc[64] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    54.31 r
  n23896 (net)                                            2.54                          0.00      54.31 r
  U19995/a (d04bfn00nnud5)                                         37.30                0.10 *    54.42 r
  U19995/o (d04bfn00nnud5)                                         31.04               42.78      97.20 r
  dout[64] (net)                                1        12.74                          0.00      97.20 r
  dout[64] (out)                                                   34.24               13.86 *   111.06 r
  data arrival time                                                                              111.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -111.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      5.60


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_116_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[116] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_116_/clk (d04fyj03ld0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_116_/o (d04fyj03ld0b0)    46.50              69.60      69.60 r
  check_ecc_alu0/data_rxc[116] (net)            2         2.08                          0.00      69.60 r
  check_ecc_alu0/data_rxc[116] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    69.60 r
  n23875 (net)                                            2.08                          0.00      69.60 r
  U20355/a (d04bfn00ynud5)                                         46.50                0.09 *    69.69 r
  U20355/o (d04bfn00ynud5)                                         23.64               33.52     103.20 r
  dout[116] (net)                               1        11.52                          0.00     103.20 r
  dout[116] (out)                                                  24.65                7.27 *   110.47 r
  data arrival time                                                                              110.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -110.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      6.19


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_2_/clk (d04fyj03nd0b0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_2_/o (d04fyj03nd0b0)     36.46               53.59      53.59 r
  check_ecc_alu0/data_rxc[2] (net)              2         2.45                          0.00      53.59 r
  check_ecc_alu0/data_rxc[2] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    53.59 r
  n23924 (net)                                            2.45                          0.00      53.59 r
  U19825/a (d04bfn00nnud5)                                         36.46                0.10 *    53.69 r
  U19825/o (d04bfn00nnud5)                                         31.04               42.61      96.29 r
  dout[2] (net)                                 1        12.75                          0.00      96.29 r
  dout[2] (out)                                                    34.06               13.54 *   109.83 r
  data arrival time                                                                              109.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -109.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      6.84


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_81_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[81] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_81_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_81_/o (d04fyj03nd0b0)    38.71               55.54      55.54 r
  check_ecc_alu0/data_rxc[81] (net)             2         2.69                          0.00      55.54 r
  check_ecc_alu0/data_rxc[81] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    55.54 r
  n23885 (net)                                            2.69                          0.00      55.54 r
  U19983/a (d04bfn00nnud5)                                         38.71                0.12 *    55.66 r
  U19983/o (d04bfn00nnud5)                                         30.22               42.52      98.18 r
  dout[81] (net)                                1        12.36                          0.00      98.18 r
  dout[81] (out)                                                   32.33               11.58 *   109.76 r
  data arrival time                                                                              109.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -109.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      6.91


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[31] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_31_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_31_/o (d04fyj03nd0b0)    34.54               51.91      51.91 r
  check_ecc_alu0/data_rxc[31] (net)             2         2.24                          0.00      51.91 r
  check_ecc_alu0/data_rxc[31] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    51.91 r
  n23907 (net)                                            2.24                          0.00      51.91 r
  U12313/a (d04bfn00nnub5)                                         34.54                0.09 *    51.99 r
  U12313/o (d04bfn00nnub5)                                         50.13               56.24     108.24 r
  dout[31] (net)                                1        10.32                          0.00     108.24 r
  dout[31] (out)                                                   50.13                1.51 *   109.75 r
  data arrival time                                                                              109.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -109.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      6.92


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_122_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[122] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_122_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_122_/o (d04fyj03nd0b0)    31.11              48.64      48.64 r
  check_ecc_alu0/data_rxc[122] (net)            2         1.91                          0.00      48.64 r
  check_ecc_alu0/data_rxc[122] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    48.64 r
  n23869 (net)                                            1.91                          0.00      48.64 r
  U19970/a (d04bfn00nnud5)                                         31.11                0.09 *    48.73 r
  U19970/o (d04bfn00nnud5)                                         32.80               42.68      91.41 r
  dout[122] (net)                               1        13.59                          0.00      91.41 r
  dout[122] (out)                                                  38.54               18.05 *   109.46 r
  data arrival time                                                                              109.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -109.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      7.20


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_126_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[126] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_126_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_126_/o (d04fyj03nd0b0)    33.24              50.68      50.68 r
  check_ecc_alu0/data_rxc[126] (net)            2         2.12                          0.00      50.68 r
  check_ecc_alu0/data_rxc[126] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.68 r
  n23865 (net)                                            2.12                          0.00      50.68 r
  U19945/a (d04bfn00nnud5)                                         33.24                0.11 *    50.79 r
  U19945/o (d04bfn00nnud5)                                         32.05               42.62      93.40 r
  dout[126] (net)                               1        13.23                          0.00      93.40 r
  dout[126] (out)                                                  36.35               15.85 *   109.26 r
  data arrival time                                                                              109.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -109.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      7.41


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[19] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_19_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_19_/o (d04fyj03nd0b0)    33.03               50.48      50.48 r
  check_ecc_alu0/data_rxc[19] (net)             2         2.10                          0.00      50.48 r
  check_ecc_alu0/data_rxc[19] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.48 r
  n23912 (net)                                            2.10                          0.00      50.48 r
  U19866/a (d04bfn00nnud5)                                         33.03                0.09 *    50.57 r
  U19866/o (d04bfn00nnud5)                                         31.99               42.53      93.10 r
  dout[19] (net)                                1        13.20                          0.00      93.10 r
  dout[19] (out)                                                   36.51               16.15 *   109.25 r
  data arrival time                                                                              109.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -109.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      7.42


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_52_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[52] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_52_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_52_/o (d04fyj03nd0b0)    37.40               54.40      54.40 r
  check_ecc_alu0/data_rxc[52] (net)             2         2.55                          0.00      54.40 r
  check_ecc_alu0/data_rxc[52] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    54.40 r
  n23902 (net)                                            2.55                          0.00      54.40 r
  U19799/a (d04bfn00nnud5)                                         37.40                0.11 *    54.52 r
  U19799/o (d04bfn00nnud5)                                         30.44               42.39      96.90 r
  dout[52] (net)                                1        12.47                          0.00      96.90 r
  dout[52] (out)                                                   32.84               12.26 *   109.16 r
  data arrival time                                                                              109.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -109.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      7.50


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[18] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_18_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_18_/o (d04fyj03nd0b0)    35.56               52.80      52.80 r
  check_ecc_alu0/data_rxc[18] (net)             2         2.35                          0.00      52.80 r
  check_ecc_alu0/data_rxc[18] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    52.80 r
  n23913 (net)                                            2.35                          0.00      52.80 r
  U19914/a (d04bfn00nnud5)                                         35.56                0.10 *    52.90 r
  U19914/o (d04bfn00nnud5)                                         30.96               42.36      95.26 r
  dout[18] (net)                                1        12.72                          0.00      95.26 r
  dout[18] (out)                                                   33.83               13.26 *   108.52 r
  data arrival time                                                                              108.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -108.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      8.15


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_12_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_12_/o (d04fyj03nd0b0)    36.78               53.86      53.86 r
  check_ecc_alu0/data_rxc[12] (net)             2         2.48                          0.00      53.86 r
  check_ecc_alu0/data_rxc[12] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    53.86 r
  n23917 (net)                                            2.48                          0.00      53.86 r
  U19881/a (d04bfn00nnud5)                                         36.78                0.10 *    53.96 r
  U19881/o (d04bfn00nnud5)                                         30.32               42.18      96.14 r
  dout[12] (net)                                1        12.42                          0.00      96.14 r
  dout[12] (out)                                                   32.46               11.67 *   107.81 r
  data arrival time                                                                              107.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -107.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      8.86


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_125_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[125] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_125_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_125_/o (d04fyj03nd0b0)    33.07              50.52      50.52 r
  check_ecc_alu0/data_rxc[125] (net)            2         2.10                          0.00      50.52 r
  check_ecc_alu0/data_rxc[125] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.52 r
  n23866 (net)                                            2.10                          0.00      50.52 r
  U19943/a (d04bfn00nnud5)                                         33.07                0.11 *    50.63 r
  U19943/o (d04bfn00nnud5)                                         31.59               42.26      92.89 r
  dout[125] (net)                               1        13.02                          0.00      92.89 r
  dout[125] (out)                                                  35.23               14.72 *   107.61 r
  data arrival time                                                                              107.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -107.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_10_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_10_/o (d04fyj03nd0b0)    33.28               50.72      50.72 r
  check_ecc_alu0/data_rxc[10] (net)             2         2.12                          0.00      50.72 r
  check_ecc_alu0/data_rxc[10] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.72 r
  n23919 (net)                                            2.12                          0.00      50.72 r
  U19817/a (d04bfn00nnud5)                                         33.28                0.11 *    50.83 r
  U19817/o (d04bfn00nnud5)                                         31.31               42.11      92.94 r
  dout[10] (net)                                1        12.89                          0.00      92.94 r
  dout[10] (out)                                                   34.79               14.38 *   107.32 r
  data arrival time                                                                              107.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -107.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.35


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_99_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[99] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_99_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_99_/o (d04fyj03nd0b0)    29.35               46.95      46.95 r
  check_ecc_alu0/data_rxc[99] (net)             2         1.74                          0.00      46.95 r
  check_ecc_alu0/data_rxc[99] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    46.95 r
  n23881 (net)                                            1.74                          0.00      46.95 r
  U12186/a (d04bfn00nnub5)                                         29.35                0.06 *    47.01 r
  U12186/o (d04bfn00nnub5)                                         52.07               56.46     103.47 r
  dout[99] (net)                                1        10.76                          0.00     103.47 r
  dout[99] (out)                                                   52.07                3.79 *   107.26 r
  data arrival time                                                                              107.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -107.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.40


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[28] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_28_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_28_/o (d04fyj03nd0b0)    29.58               47.17      47.17 r
  check_ecc_alu0/data_rxc[28] (net)             2         1.76                          0.00      47.17 r
  check_ecc_alu0/data_rxc[28] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    47.17 r
  n23908 (net)                                            1.76                          0.00      47.17 r
  U12308/a (d04bfn00nnub5)                                         29.58                0.06 *    47.23 r
  U12308/o (d04bfn00nnub5)                                         51.95               56.43     103.66 r
  dout[28] (net)                                1        10.73                          0.00     103.66 r
  dout[28] (out)                                                   51.95                3.57 *   107.23 r
  data arrival time                                                                              107.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -107.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.44


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_69_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[69] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_69_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_69_/o (d04fyj03nd0b0)    33.15               50.60      50.60 r
  check_ecc_alu0/data_rxc[69] (net)             2         2.11                          0.00      50.60 r
  check_ecc_alu0/data_rxc[69] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.60 r
  n23891 (net)                                            2.11                          0.00      50.60 r
  U20010/a (d04bfn00nnud5)                                         33.15                0.10 *    50.70 r
  U20010/o (d04bfn00nnud5)                                         31.26               42.05      92.75 r
  dout[69] (net)                                1        12.87                          0.00      92.75 r
  dout[69] (out)                                                   34.69               14.29 *   107.04 r
  data arrival time                                                                              107.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -107.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.63


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_73_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[73] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_73_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_73_/o (d04fyj03nd0b0)    34.94               52.26      52.26 r
  check_ecc_alu0/data_rxc[73] (net)             2         2.29                          0.00      52.26 r
  check_ecc_alu0/data_rxc[73] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    52.26 r
  n23888 (net)                                            2.29                          0.00      52.26 r
  U19978/a (d04bfn00nnud5)                                         34.94                0.11 *    52.36 r
  U19978/o (d04bfn00nnud5)                                         30.58               41.96      94.33 r
  dout[73] (net)                                1        12.55                          0.00      94.33 r
  dout[73] (out)                                                   33.19               12.70 *   107.02 r
  data arrival time                                                                              107.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -107.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.64


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_65_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[65] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_65_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_65_/o (d04fyj03nd0b0)    38.76               55.59      55.59 r
  check_ecc_alu0/data_rxc[65] (net)             2         2.69                          0.00      55.59 r
  check_ecc_alu0/data_rxc[65] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    55.59 r
  n23895 (net)                                            2.69                          0.00      55.59 r
  U20006/a (d04bfn00nnud5)                                         38.76                0.11 *    55.70 r
  U20006/o (d04bfn00nnud5)                                         29.31               41.90      97.60 r
  dout[65] (net)                                1        11.94                          0.00      97.60 r
  dout[65] (out)                                                   30.64                9.26 *   106.85 r
  data arrival time                                                                              106.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -106.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.81


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_72_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[72] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_72_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_72_/o (d04fyj03nd0b0)    37.93               54.86      54.86 r
  check_ecc_alu0/data_rxc[72] (net)             2         2.61                          0.00      54.86 r
  check_ecc_alu0/data_rxc[72] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    54.86 r
  n23889 (net)                                            2.61                          0.00      54.86 r
  U19973/a (d04bfn00nnud5)                                         37.93                0.12 *    54.98 r
  U19973/o (d04bfn00nnud5)                                         29.54               41.88      96.86 r
  dout[72] (net)                                1        12.05                          0.00      96.86 r
  dout[72] (out)                                                   30.99                9.71 *   106.57 r
  data arrival time                                                                              106.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -106.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     10.09


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_127_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[127] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_127_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_127_/o (d04fyj03nd0b0)    29.48              47.08      47.08 r
  check_ecc_alu0/data_rxc[127] (net)            2         1.75                          0.00      47.08 r
  check_ecc_alu0/data_rxc[127] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    47.08 r
  n23864 (net)                                            1.75                          0.00      47.08 r
  U19954/a (d04bfn00nnud5)                                         29.48                0.08 *    47.16 r
  U19954/o (d04bfn00nnud5)                                         32.51               42.13      89.29 r
  dout[127] (net)                               1        13.46                          0.00      89.29 r
  dout[127] (out)                                                  37.74               17.28 *   106.57 r
  data arrival time                                                                              106.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -106.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     10.09


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_6_/clk (d04fyj03nd0b0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_6_/o (d04fyj03nd0b0)     34.97               52.29      52.29 r
  check_ecc_alu0/data_rxc[6] (net)              2         2.29                          0.00      52.29 r
  check_ecc_alu0/data_rxc[6] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    52.29 r
  n23921 (net)                                            2.29                          0.00      52.29 r
  U19803/a (d04bfn00nnud5)                                         34.97                0.09 *    52.38 r
  U19803/o (d04bfn00nnud5)                                         30.41               41.85      94.23 r
  dout[6] (net)                                 1        12.47                          0.00      94.23 r
  dout[6] (out)                                                    32.77               12.14 *   106.38 r
  data arrival time                                                                              106.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -106.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     10.29


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_124_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[124] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_124_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_124_/o (d04fyj03nd0b0)    33.19              50.64      50.64 r
  check_ecc_alu0/data_rxc[124] (net)            2         2.11                          0.00      50.64 r
  check_ecc_alu0/data_rxc[124] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    50.64 r
  n23867 (net)                                            2.11                          0.00      50.64 r
  U19923/a (d04bfn00nnud5)                                         33.19                0.10 *    50.74 r
  U19923/o (d04bfn00nnud5)                                         31.06               41.92      92.66 r
  dout[124] (net)                               1        12.77                          0.00      92.66 r
  dout[124] (out)                                                  34.01               13.43 *   106.09 r
  data arrival time                                                                              106.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -106.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     10.58


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_103_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[103] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_103_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_103_/o (d04fyj03nd0b0)    28.03              45.68      45.68 r
  check_ecc_alu0/data_rxc[103] (net)            2         1.61                          0.00      45.68 r
  check_ecc_alu0/data_rxc[103] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    45.68 r
  n23880 (net)                                            1.61                          0.00      45.68 r
  U12190/a (d04bfn00nnub5)                                         28.03                0.06 *    45.74 r
  U12190/o (d04bfn00nnub5)                                         52.26               56.31     102.05 r
  dout[103] (net)                               1        10.80                          0.00     102.05 r
  dout[103] (out)                                                  52.26                4.00 *   106.04 r
  data arrival time                                                                              106.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -106.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     10.63


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_117_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[117] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_117_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_117_/o (d04fyj03nd0b0)    25.62              43.37      43.37 r
  check_ecc_alu0/data_rxc[117] (net)            2         1.38                          0.00      43.37 r
  check_ecc_alu0/data_rxc[117] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    43.37 r
  n23874 (net)                                            1.38                          0.00      43.37 r
  U12569/a (d04bfn00nnub5)                                         25.62                0.07 *    43.44 r
  U12569/o (d04bfn00nnub5)                                         53.84               56.88     100.32 r
  dout[117] (net)                               1        11.15                          0.00     100.32 r
  dout[117] (out)                                                  53.84                5.31 *   105.63 r
  data arrival time                                                                              105.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -105.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     11.04


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_11_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_11_/o (d04fyj03nd0b0)    29.42               47.01      47.01 r
  check_ecc_alu0/data_rxc[11] (net)             2         1.75                          0.00      47.01 r
  check_ecc_alu0/data_rxc[11] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    47.01 r
  n23918 (net)                                            1.75                          0.00      47.01 r
  U19818/a (d04bfn00nnud5)                                         29.42                0.09 *    47.10 r
  U19818/o (d04bfn00nnud5)                                         31.78               41.61      88.71 r
  dout[11] (net)                                1        13.13                          0.00      88.71 r
  dout[11] (out)                                                   35.88               15.47 *   104.19 r
  data arrival time                                                                              104.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -104.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     12.48


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_104_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[104] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_104_/clk (d04fyj03nd0b0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_104_/o (d04fyj03nd0b0)    25.60              43.35      43.35 r
  check_ecc_alu0/data_rxc[104] (net)            2         1.38                          0.00      43.35 r
  check_ecc_alu0/data_rxc[104] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    43.35 r
  n23879 (net)                                            1.38                          0.00      43.35 r
  U12217/a (d04bfn00nnub5)                                         25.60                0.07 *    43.42 r
  U12217/o (d04bfn00nnub5)                                         52.78               56.14      99.56 r
  dout[104] (net)                               1        10.92                          0.00      99.56 r
  dout[104] (out)                                                  52.78                4.62 *   104.18 r
  data arrival time                                                                              104.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -104.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     12.49


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_35_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[35] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_35_/clk (d04fyj03nd0b0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_35_/o (d04fyj03nd0b0)    25.64               43.38      43.38 r
  check_ecc_alu0/data_rxc[35] (net)             2         1.38                          0.00      43.38 r
  check_ecc_alu0/data_rxc[35] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    43.38 r
  n23904 (net)                                            1.38                          0.00      43.38 r
  U12306/a (d04bfn00nnub5)                                         25.64                0.06 *    43.44 r
  U12306/o (d04bfn00nnub5)                                         51.07               54.97      98.41 r
  dout[35] (net)                                1        10.54                          0.00      98.41 r
  dout[35] (out)                                                   51.07                2.71 *   101.13 r
  data arrival time                                                                              101.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                             -101.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     15.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_15_/o (d04fyj03nd0c0)    69.92               85.77      85.77 r
  check_ecc_alu0/data_rxc[15] (net)             2        13.03                          0.00      85.77 r
  check_ecc_alu0/data_rxc[15] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    85.77 r
  dout[15] (net)                                         13.03                          0.00      85.77 r
  dout[15] (out)                                                   69.92               11.51 *    97.28 r
  data arrival time                                                                               97.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -97.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     19.38


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_71_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[71] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_71_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_71_/o (d04fyj03nd0c0)    69.67               85.57      85.57 r
  check_ecc_alu0/data_rxc[71] (net)             2        12.97                          0.00      85.57 r
  check_ecc_alu0/data_rxc[71] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    85.57 r
  dout[71] (net)                                         12.97                          0.00      85.57 r
  dout[71] (out)                                                   70.28               11.62 *    97.19 r
  data arrival time                                                                               97.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -97.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     19.48


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_59_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[59] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_59_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_59_/o (d04fyj03nd0c0)    70.00               85.84      85.84 r
  check_ecc_alu0/data_rxc[59] (net)             2        13.05                          0.00      85.84 r
  check_ecc_alu0/data_rxc[59] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    85.84 r
  dout[59] (net)                                         13.05                          0.00      85.84 r
  dout[59] (out)                                                   70.00               11.14 *    96.98 r
  data arrival time                                                                               96.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -96.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     19.69


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_74_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[74] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_74_/o (d04fyj03nd0c0)    70.54               86.27      86.27 r
  check_ecc_alu0/data_rxc[74] (net)             2        13.18                          0.00      86.27 r
  check_ecc_alu0/data_rxc[74] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    86.27 r
  dout[74] (net)                                         13.18                          0.00      86.27 r
  dout[74] (out)                                                   70.54               10.67 *    96.94 r
  data arrival time                                                                               96.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -96.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     19.73


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_13_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_13_/o (d04fyj03nd0c0)    70.38               86.14      86.14 r
  check_ecc_alu0/data_rxc[13] (net)             2        13.14                          0.00      86.14 r
  check_ecc_alu0/data_rxc[13] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    86.14 r
  dout[13] (net)                                         13.14                          0.00      86.14 r
  dout[13] (out)                                                   70.38               10.21 *    96.36 r
  data arrival time                                                                               96.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -96.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     20.31


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_83_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[83] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_83_/o (d04fyj03nd0c0)    68.81               84.88      84.88 r
  check_ecc_alu0/data_rxc[83] (net)             2        12.77                          0.00      84.88 r
  check_ecc_alu0/data_rxc[83] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.88 r
  dout[83] (net)                                         12.77                          0.00      84.88 r
  dout[83] (out)                                                   68.81               10.71 *    95.60 r
  data arrival time                                                                               95.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -95.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     21.07


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[24] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_24_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_24_/o (d04fyj03nd0c0)    68.74               84.82      84.82 r
  check_ecc_alu0/data_rxc[24] (net)             2        12.75                          0.00      84.82 r
  check_ecc_alu0/data_rxc[24] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.82 r
  dout[24] (net)                                         12.75                          0.00      84.82 r
  dout[24] (out)                                                   68.74               10.44 *    95.26 r
  data arrival time                                                                               95.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -95.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     21.41


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_3_/clk (d04fyj03nd0c0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_3_/o (d04fyj03nd0c0)     68.87               84.93      84.93 r
  check_ecc_alu0/data_rxc[3] (net)              2        12.78                          0.00      84.93 r
  check_ecc_alu0/data_rxc[3] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.93 r
  dout[3] (net)                                          12.78                          0.00      84.93 r
  dout[3] (out)                                                    68.87               10.22 *    95.16 r
  data arrival time                                                                               95.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -95.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     21.51


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_80_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[80] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_80_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_80_/o (d04fyj03nd0c0)    69.01               85.04      85.04 r
  check_ecc_alu0/data_rxc[80] (net)             2        12.82                          0.00      85.04 r
  check_ecc_alu0/data_rxc[80] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    85.04 r
  dout[80] (net)                                         12.82                          0.00      85.04 r
  dout[80] (out)                                                   69.01                9.89 *    94.93 r
  data arrival time                                                                               94.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -94.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     21.73


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_0_/clk (d04fyj03nd0c0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_0_/o (d04fyj03nd0c0)     68.81               84.88      84.88 r
  check_ecc_alu0/data_rxc[0] (net)              2        12.77                          0.00      84.88 r
  check_ecc_alu0/data_rxc[0] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.88 r
  dout[0] (net)                                          12.77                          0.00      84.88 r
  dout[0] (out)                                                    68.81               10.04 *    94.93 r
  data arrival time                                                                               94.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -94.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     21.74


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_50_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[50] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_50_/o (d04fyj03nd0c0)    68.93               84.97      84.97 r
  check_ecc_alu0/data_rxc[50] (net)             2        12.80                          0.00      84.97 r
  check_ecc_alu0/data_rxc[50] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.97 r
  dout[50] (net)                                         12.80                          0.00      84.97 r
  dout[50] (out)                                                   68.93                9.71 *    94.68 r
  data arrival time                                                                               94.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -94.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     21.99


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_8_/clk (d04fyj03nd0c0)     0.00               0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_8_/o (d04fyj03nd0c0)     71.18               86.78      86.78 r
  check_ecc_alu0/data_rxc[8] (net)              2        13.33                          0.00      86.78 r
  check_ecc_alu0/data_rxc[8] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    86.78 r
  dout[8] (net)                                          13.33                          0.00      86.78 r
  dout[8] (out)                                                    71.18                7.75 *    94.53 r
  data arrival time                                                                               94.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -94.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     22.14


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_75_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[75] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_75_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_75_/o (d04fyj03nd0c0)    68.12               84.33      84.33 r
  check_ecc_alu0/data_rxc[75] (net)             2        12.61                          0.00      84.33 r
  check_ecc_alu0/data_rxc[75] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.33 r
  dout[75] (net)                                         12.61                          0.00      84.33 r
  dout[75] (out)                                                   68.12                9.97 *    94.30 r
  data arrival time                                                                               94.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -94.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     22.36


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_85_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[85] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_85_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_85_/o (d04fyj03nd0c0)    68.22               84.41      84.41 r
  check_ecc_alu0/data_rxc[85] (net)             2        12.63                          0.00      84.41 r
  check_ecc_alu0/data_rxc[85] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.41 r
  dout[85] (net)                                         12.63                          0.00      84.41 r
  dout[85] (out)                                                   68.22                9.79 *    94.19 r
  data arrival time                                                                               94.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -94.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     22.47


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_57_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[57] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_57_/o (d04fyj03nd0c0)    68.06               84.28      84.28 r
  check_ecc_alu0/data_rxc[57] (net)             2        12.59                          0.00      84.28 r
  check_ecc_alu0/data_rxc[57] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.28 r
  dout[57] (net)                                         12.59                          0.00      84.28 r
  dout[57] (out)                                                   68.06                9.80 *    94.08 r
  data arrival time                                                                               94.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -94.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     22.58


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_60_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[60] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_60_/o (d04fyj03nd0c0)    70.53               86.26      86.26 r
  check_ecc_alu0/data_rxc[60] (net)             2        13.18                          0.00      86.26 r
  check_ecc_alu0/data_rxc[60] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    86.26 r
  dout[60] (net)                                         13.18                          0.00      86.26 r
  dout[60] (out)                                                   70.53                7.73 *    93.99 r
  data arrival time                                                                               93.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -93.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     22.68


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_84_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[84] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_84_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_84_/o (d04fyj03nd0c0)    68.56               84.68      84.68 r
  check_ecc_alu0/data_rxc[84] (net)             2        12.71                          0.00      84.68 r
  check_ecc_alu0/data_rxc[84] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.68 r
  dout[84] (net)                                         12.71                          0.00      84.68 r
  dout[84] (out)                                                   68.56                9.03 *    93.71 r
  data arrival time                                                                               93.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -93.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     22.96


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_77_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[77] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_77_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_77_/o (d04fyj03nd0c0)    68.99               85.03      85.03 r
  check_ecc_alu0/data_rxc[77] (net)             2        12.81                          0.00      85.03 r
  check_ecc_alu0/data_rxc[77] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    85.03 r
  dout[77] (net)                                         12.81                          0.00      85.03 r
  dout[77] (out)                                                   68.99                8.62 *    93.64 r
  data arrival time                                                                               93.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -93.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     23.02


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[55] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_55_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_55_/o (d04fyj03nd0c0)    67.76               84.04      84.04 r
  check_ecc_alu0/data_rxc[55] (net)             2        12.52                          0.00      84.04 r
  check_ecc_alu0/data_rxc[55] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.04 r
  dout[55] (net)                                         12.52                          0.00      84.04 r
  dout[55] (out)                                                   67.76                9.19 *    93.23 r
  data arrival time                                                                               93.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -93.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     23.43


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[22] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_22_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_22_/o (d04fyj03nd0c0)    67.55               83.87      83.87 r
  check_ecc_alu0/data_rxc[22] (net)             2        12.47                          0.00      83.87 r
  check_ecc_alu0/data_rxc[22] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.87 r
  dout[22] (net)                                         12.47                          0.00      83.87 r
  dout[22] (out)                                                   67.55                9.11 *    92.98 r
  data arrival time                                                                               92.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -92.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     23.69


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[51] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_51_/o (d04fyj03nd0c0)    69.21               85.20      85.20 r
  check_ecc_alu0/data_rxc[51] (net)             2        12.86                          0.00      85.20 r
  check_ecc_alu0/data_rxc[51] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    85.20 r
  dout[51] (net)                                         12.86                          0.00      85.20 r
  dout[51] (out)                                                   69.21                7.56 *    92.77 r
  data arrival time                                                                               92.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -92.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     23.90


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[21] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_21_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_21_/o (d04fyj03nd0c0)    68.38               84.54      84.54 r
  check_ecc_alu0/data_rxc[21] (net)             2        12.67                          0.00      84.54 r
  check_ecc_alu0/data_rxc[21] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.54 r
  dout[21] (net)                                         12.67                          0.00      84.54 r
  dout[21] (out)                                                   68.38                8.19 *    92.73 r
  data arrival time                                                                               92.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -92.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     23.94


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_49_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[49] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_49_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_49_/o (d04fyj03nd0c0)    68.15               84.35      84.35 r
  check_ecc_alu0/data_rxc[49] (net)             2        12.61                          0.00      84.35 r
  check_ecc_alu0/data_rxc[49] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    84.35 r
  dout[49] (net)                                         12.61                          0.00      84.35 r
  dout[49] (out)                                                   68.15                7.67 *    92.02 r
  data arrival time                                                                               92.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -92.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     24.64


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_58_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[58] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_58_/o (d04fyj03nd0c0)    67.22               83.61      83.61 r
  check_ecc_alu0/data_rxc[58] (net)             2        12.39                          0.00      83.61 r
  check_ecc_alu0/data_rxc[58] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.61 r
  dout[58] (net)                                         12.39                          0.00      83.61 r
  dout[58] (out)                                                   67.22                8.05 *    91.66 r
  data arrival time                                                                               91.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -91.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     25.01


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_78_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[78] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_78_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_78_/o (d04fyj03nd0c0)    67.20               83.59      83.59 r
  check_ecc_alu0/data_rxc[78] (net)             2        12.39                          0.00      83.59 r
  check_ecc_alu0/data_rxc[78] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.59 r
  dout[78] (net)                                         12.39                          0.00      83.59 r
  dout[78] (out)                                                   67.20                7.17 *    90.76 r
  data arrival time                                                                               90.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -90.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     25.91


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_110_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[110] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_110_/o (d04fyj03nd0c0)    66.53              83.05      83.05 r
  check_ecc_alu0/data_rxc[110] (net)            2        12.23                          0.00      83.05 r
  check_ecc_alu0/data_rxc[110] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.05 r
  dout[110] (net)                                        12.23                          0.00      83.05 r
  dout[110] (out)                                                  66.53                7.25 *    90.30 r
  data arrival time                                                                               90.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -90.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     26.37


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_88_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[88] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_88_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_88_/o (d04fyj03nd0c0)    67.63               83.94      83.94 r
  check_ecc_alu0/data_rxc[88] (net)             2        12.49                          0.00      83.94 r
  check_ecc_alu0/data_rxc[88] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.94 r
  dout[88] (net)                                         12.49                          0.00      83.94 r
  dout[88] (out)                                                   67.63                6.18 *    90.12 r
  data arrival time                                                                               90.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -90.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     26.54


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_86_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[86] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_86_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_86_/o (d04fyj03nd0c0)    65.97               82.60      82.60 r
  check_ecc_alu0/data_rxc[86] (net)             2        12.10                          0.00      82.60 r
  check_ecc_alu0/data_rxc[86] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.60 r
  dout[86] (net)                                         12.10                          0.00      82.60 r
  dout[86] (out)                                                   65.97                7.32 *    89.92 r
  data arrival time                                                                               89.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -89.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     26.75


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_82_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[82] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_82_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_82_/o (d04fyj03nd0c0)    67.39               83.75      83.75 r
  check_ecc_alu0/data_rxc[82] (net)             2        12.43                          0.00      83.75 r
  check_ecc_alu0/data_rxc[82] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.75 r
  dout[82] (net)                                         12.43                          0.00      83.75 r
  dout[82] (out)                                                   67.39                6.03 *    89.77 r
  data arrival time                                                                               89.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -89.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     26.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_107_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[107] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_107_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_107_/o (d04fyj03nd0c0)    67.63              83.94      83.94 r
  check_ecc_alu0/data_rxc[107] (net)            2        12.49                          0.00      83.94 r
  check_ecc_alu0/data_rxc[107] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.94 r
  dout[107] (net)                                        12.49                          0.00      83.94 r
  dout[107] (out)                                                  67.63                5.67 *    89.61 r
  data arrival time                                                                               89.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -89.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     27.06


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_111_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[111] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_111_/o (d04fyj03nd0c0)    67.55              83.87      83.87 r
  check_ecc_alu0/data_rxc[111] (net)            2        12.47                          0.00      83.87 r
  check_ecc_alu0/data_rxc[111] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.87 r
  dout[111] (net)                                        12.47                          0.00      83.87 r
  dout[111] (out)                                                  67.55                5.69 *    89.56 r
  data arrival time                                                                               89.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -89.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     27.11


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_53_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[53] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_53_/o (d04fyj03nd0c0)    66.17               82.76      82.76 r
  check_ecc_alu0/data_rxc[53] (net)             2        12.14                          0.00      82.76 r
  check_ecc_alu0/data_rxc[53] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.76 r
  dout[53] (net)                                         12.14                          0.00      82.76 r
  dout[53] (out)                                                   66.17                6.45 *    89.21 r
  data arrival time                                                                               89.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -89.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     27.45


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_108_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[108] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_108_/o (d04fyj03nd0c0)    65.46              82.20      82.20 r
  check_ecc_alu0/data_rxc[108] (net)            2        11.98                          0.00      82.20 r
  check_ecc_alu0/data_rxc[108] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.20 r
  dout[108] (net)                                        11.98                          0.00      82.20 r
  dout[108] (out)                                                  65.46                6.65 *    88.85 r
  data arrival time                                                                               88.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -88.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     27.82


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[42] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_42_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_42_/o (d04fyj03nd0c0)    65.67               82.36      82.36 r
  check_ecc_alu0/data_rxc[42] (net)             2        12.03                          0.00      82.36 r
  check_ecc_alu0/data_rxc[42] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.36 r
  dout[42] (net)                                         12.03                          0.00      82.36 r
  dout[42] (out)                                                   65.67                6.42 *    88.78 r
  data arrival time                                                                               88.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -88.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     27.89


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_109_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[109] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_109_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_109_/o (d04fyj03nd0c0)    66.87              83.32      83.32 r
  check_ecc_alu0/data_rxc[109] (net)            2        12.31                          0.00      83.32 r
  check_ecc_alu0/data_rxc[109] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.32 r
  dout[109] (net)                                        12.31                          0.00      83.32 r
  dout[109] (out)                                                  66.87                5.32 *    88.64 r
  data arrival time                                                                               88.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -88.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     28.02


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_39_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[39] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_39_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_39_/o (d04fyj03nd0c0)    66.22               82.81      82.81 r
  check_ecc_alu0/data_rxc[39] (net)             2        12.16                          0.00      82.81 r
  check_ecc_alu0/data_rxc[39] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.81 r
  dout[39] (net)                                         12.16                          0.00      82.81 r
  dout[39] (out)                                                   66.22                5.42 *    88.23 r
  data arrival time                                                                               88.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -88.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     28.44


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_87_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[87] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_87_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_87_/o (d04fyj03nd0c0)    65.09               81.89      81.89 r
  check_ecc_alu0/data_rxc[87] (net)             2        11.89                          0.00      81.89 r
  check_ecc_alu0/data_rxc[87] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    81.89 r
  dout[87] (net)                                         11.89                          0.00      81.89 r
  dout[87] (out)                                                   65.09                6.20 *    88.09 r
  data arrival time                                                                               88.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -88.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     28.58


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_47_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[47] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_47_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_47_/o (d04fyj03nd0c0)    65.58               82.29      82.29 r
  check_ecc_alu0/data_rxc[47] (net)             2        12.01                          0.00      82.29 r
  check_ecc_alu0/data_rxc[47] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.29 r
  dout[47] (net)                                         12.01                          0.00      82.29 r
  dout[47] (out)                                                   65.58                5.09 *    87.38 r
  data arrival time                                                                               87.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -87.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     29.28


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_89_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[89] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_89_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_89_/o (d04fyj03nd0c0)    64.42               81.36      81.36 r
  check_ecc_alu0/data_rxc[89] (net)             2        11.73                          0.00      81.36 r
  check_ecc_alu0/data_rxc[89] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    81.36 r
  dout[89] (net)                                         11.73                          0.00      81.36 r
  dout[89] (out)                                                   64.42                4.96 *    86.32 r
  data arrival time                                                                               86.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -86.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.34


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_33_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[33] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_33_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_33_/o (d04fyj03nd0c0)    65.83               82.49      82.49 r
  check_ecc_alu0/data_rxc[33] (net)             2        12.06                          0.00      82.49 r
  check_ecc_alu0/data_rxc[33] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.49 r
  dout[33] (net)                                         12.06                          0.00      82.49 r
  dout[33] (out)                                                   65.83                3.77 *    86.27 r
  data arrival time                                                                               86.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -86.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.40


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_106_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[106] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_106_/o (d04fyj03nd0c0)    66.20              82.79      82.79 r
  check_ecc_alu0/data_rxc[106] (net)            2        12.15                          0.00      82.79 r
  check_ecc_alu0/data_rxc[106] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.79 r
  dout[106] (net)                                        12.15                          0.00      82.79 r
  dout[106] (out)                                                  66.20                3.41 *    86.20 r
  data arrival time                                                                               86.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -86.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.46


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[48] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_48_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_48_/o (d04fyj03nd0c0)    65.95               82.59      82.59 r
  check_ecc_alu0/data_rxc[48] (net)             2        12.09                          0.00      82.59 r
  check_ecc_alu0/data_rxc[48] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.59 r
  dout[48] (net)                                         12.09                          0.00      82.59 r
  dout[48] (out)                                                   65.95                3.22 *    85.81 r
  data arrival time                                                                               85.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -85.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.86


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_115_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[115] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_115_/o (d04fyj03nd0c0)    66.47              83.01      83.01 r
  check_ecc_alu0/data_rxc[115] (net)            2        12.22                          0.00      83.01 r
  check_ecc_alu0/data_rxc[115] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    83.01 r
  dout[115] (net)                                        12.22                          0.00      83.01 r
  dout[115] (out)                                                  66.47                2.79 *    85.80 r
  data arrival time                                                                               85.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -85.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.87


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_100_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[100] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_100_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_100_/o (d04fyj03nd0c0)    64.34              81.29      81.29 r
  check_ecc_alu0/data_rxc[100] (net)            2        11.71                          0.00      81.29 r
  check_ecc_alu0/data_rxc[100] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    81.29 r
  dout[100] (net)                                        11.71                          0.00      81.29 r
  dout[100] (out)                                                  64.34                4.37 *    85.67 r
  data arrival time                                                                               85.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -85.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     31.00


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[29] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_29_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_29_/o (d04fyj03nd0c0)    63.96               80.99      80.99 r
  check_ecc_alu0/data_rxc[29] (net)             2        11.62                          0.00      80.99 r
  check_ecc_alu0/data_rxc[29] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    80.99 r
  dout[29] (net)                                         11.62                          0.00      80.99 r
  dout[29] (out)                                                   63.96                4.43 *    85.42 r
  data arrival time                                                                               85.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -85.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     31.25


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_41_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[41] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_41_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_41_/o (d04fyj03nd0c0)    63.90               80.94      80.94 r
  check_ecc_alu0/data_rxc[41] (net)             2        11.61                          0.00      80.94 r
  check_ecc_alu0/data_rxc[41] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    80.94 r
  dout[41] (net)                                         11.61                          0.00      80.94 r
  dout[41] (out)                                                   63.90                3.69 *    84.63 r
  data arrival time                                                                               84.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -84.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     32.04


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_45_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[45] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_45_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_45_/o (d04fyj03nd0c0)    63.19               80.37      80.37 r
  check_ecc_alu0/data_rxc[45] (net)             2        11.44                          0.00      80.37 r
  check_ecc_alu0/data_rxc[45] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    80.37 r
  dout[45] (net)                                         11.44                          0.00      80.37 r
  dout[45] (out)                                                   63.19                3.94 *    84.31 r
  data arrival time                                                                               84.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -84.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     32.35


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[30] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_30_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_30_/o (d04fyj03nd0c0)    62.82               80.08      80.08 r
  check_ecc_alu0/data_rxc[30] (net)             2        11.35                          0.00      80.08 r
  check_ecc_alu0/data_rxc[30] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    80.08 r
  dout[30] (net)                                         11.35                          0.00      80.08 r
  dout[30] (out)                                                   62.82                3.60 *    83.68 r
  data arrival time                                                                               83.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -83.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     32.99


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_96_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[96] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_96_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_96_/o (d04fyj03nd0c0)    63.69               80.78      80.78 r
  check_ecc_alu0/data_rxc[96] (net)             2        11.56                          0.00      80.78 r
  check_ecc_alu0/data_rxc[96] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    80.78 r
  dout[96] (net)                                         11.56                          0.00      80.78 r
  dout[96] (out)                                                   63.69                2.50 *    83.27 r
  data arrival time                                                                               83.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -83.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     33.39


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[43] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_43_/o (d04fyj03nd0c0)    62.98               80.20      80.20 r
  check_ecc_alu0/data_rxc[43] (net)             2        11.39                          0.00      80.20 r
  check_ecc_alu0/data_rxc[43] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    80.20 r
  dout[43] (net)                                         11.39                          0.00      80.20 r
  dout[43] (out)                                                   62.98                2.59 *    82.79 r
  data arrival time                                                                               82.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -82.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     33.87


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[27] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_27_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_27_/o (d04fyj03nd0c0)    65.69               82.38      82.38 r
  check_ecc_alu0/data_rxc[27] (net)             2        12.03                          0.00      82.38 r
  check_ecc_alu0/data_rxc[27] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    82.38 r
  dout[27] (net)                                         12.03                          0.00      82.38 r
  dout[27] (out)                                                   65.69                0.35 *    82.73 r
  data arrival time                                                                               82.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -82.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     33.94


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_102_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[102] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_102_/clk (d04fyj03nd0c0)     0.00             0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_102_/o (d04fyj03nd0c0)    64.03              81.05      81.05 r
  check_ecc_alu0/data_rxc[102] (net)            2        11.64                          0.00      81.05 r
  check_ecc_alu0/data_rxc[102] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    81.05 r
  dout[102] (net)                                        11.64                          0.00      81.05 r
  dout[102] (out)                                                  64.03                1.47 *    82.52 r
  data arrival time                                                                               82.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -82.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     34.15


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_97_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[97] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_97_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_97_/o (d04fyj03nd0c0)    62.25               79.62      79.62 r
  check_ecc_alu0/data_rxc[97] (net)             2        11.22                          0.00      79.62 r
  check_ecc_alu0/data_rxc[97] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    79.62 r
  dout[97] (net)                                         11.22                          0.00      79.62 r
  dout[97] (out)                                                   62.25                2.88 *    82.50 r
  data arrival time                                                                               82.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -82.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     34.17


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_93_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[93] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_93_/o (d04fyj03nd0c0)    65.20               81.98      81.98 r
  check_ecc_alu0/data_rxc[93] (net)             2        11.91                          0.00      81.98 r
  check_ecc_alu0/data_rxc[93] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    81.98 r
  dout[93] (net)                                         11.91                          0.00      81.98 r
  dout[93] (out)                                                   65.20                0.45 *    82.43 r
  data arrival time                                                                               82.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -82.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     34.24


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[98] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_98_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_98_/o (d04fyj03nd0c0)    63.59               80.69      80.69 r
  check_ecc_alu0/data_rxc[98] (net)             2        11.53                          0.00      80.69 r
  check_ecc_alu0/data_rxc[98] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    80.69 r
  dout[98] (net)                                         11.53                          0.00      80.69 r
  dout[98] (out)                                                   63.59                1.24 *    81.93 r
  data arrival time                                                                               81.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -81.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     34.73


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_44_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[44] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_44_/o (d04fyj03nd0c0)    61.72               79.19      79.19 r
  check_ecc_alu0/data_rxc[44] (net)             2        11.09                          0.00      79.19 r
  check_ecc_alu0/data_rxc[44] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    79.19 r
  dout[44] (net)                                         11.09                          0.00      79.19 r
  dout[44] (out)                                                   61.72                2.33 *    81.52 r
  data arrival time                                                                               81.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -81.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     35.15


  Startpoint: check_ecc_alu0/secded_alu0_data_rxc_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[36] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (ideal)                                                           0.00       0.00
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/clk (d04fyj03nd0c0)     0.00              0.00 #     0.00 r
  check_ecc_alu0/secded_alu0_data_rxc_reg_36_/o (d04fyj03nd0c0)    62.29               79.65      79.65 r
  check_ecc_alu0/data_rxc[36] (net)             2        11.23                          0.00      79.65 r
  check_ecc_alu0/data_rxc[36] (check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137)     0.00    79.65 r
  dout[36] (net)                                         11.23                          0.00      79.65 r
  dout[36] (out)                                                   62.29                1.86 *    81.51 r
  data arrival time                                                                               81.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (ideal)                                                           0.00     500.00
  clock uncertainty                                                                   -50.00     450.00
  output external delay                                                              -333.33     116.67
  data required time                                                                             116.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             116.67
  data arrival time                                                                              -81.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     35.16


1
