#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c250e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bf3320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1bfa6b0 .functor NOT 1, L_0x1c518e0, C4<0>, C4<0>, C4<0>;
L_0x1c516c0 .functor XOR 2, L_0x1c51560, L_0x1c51620, C4<00>, C4<00>;
L_0x1c517d0 .functor XOR 2, L_0x1c516c0, L_0x1c51730, C4<00>, C4<00>;
v0x1c4dce0_0 .net *"_ivl_10", 1 0, L_0x1c51730;  1 drivers
v0x1c4dde0_0 .net *"_ivl_12", 1 0, L_0x1c517d0;  1 drivers
v0x1c4dec0_0 .net *"_ivl_2", 1 0, L_0x1c514a0;  1 drivers
v0x1c4df80_0 .net *"_ivl_4", 1 0, L_0x1c51560;  1 drivers
v0x1c4e060_0 .net *"_ivl_6", 1 0, L_0x1c51620;  1 drivers
v0x1c4e190_0 .net *"_ivl_8", 1 0, L_0x1c516c0;  1 drivers
v0x1c4e270_0 .net "a", 0 0, v0x1c4b940_0;  1 drivers
v0x1c4e310_0 .net "b", 0 0, v0x1c4b9e0_0;  1 drivers
v0x1c4e3b0_0 .net "c", 0 0, v0x1c4ba80_0;  1 drivers
v0x1c4e450_0 .var "clk", 0 0;
v0x1c4e4f0_0 .net "d", 0 0, v0x1c4bbc0_0;  1 drivers
v0x1c4e590_0 .net "out_pos_dut", 0 0, L_0x1c51310;  1 drivers
v0x1c4e630_0 .net "out_pos_ref", 0 0, L_0x1c4fc70;  1 drivers
v0x1c4e6d0_0 .net "out_sop_dut", 0 0, L_0x1c504e0;  1 drivers
v0x1c4e770_0 .net "out_sop_ref", 0 0, L_0x1c265f0;  1 drivers
v0x1c4e810_0 .var/2u "stats1", 223 0;
v0x1c4e8b0_0 .var/2u "strobe", 0 0;
v0x1c4ea60_0 .net "tb_match", 0 0, L_0x1c518e0;  1 drivers
v0x1c4eb30_0 .net "tb_mismatch", 0 0, L_0x1bfa6b0;  1 drivers
v0x1c4ebd0_0 .net "wavedrom_enable", 0 0, v0x1c4be90_0;  1 drivers
v0x1c4eca0_0 .net "wavedrom_title", 511 0, v0x1c4bf30_0;  1 drivers
L_0x1c514a0 .concat [ 1 1 0 0], L_0x1c4fc70, L_0x1c265f0;
L_0x1c51560 .concat [ 1 1 0 0], L_0x1c4fc70, L_0x1c265f0;
L_0x1c51620 .concat [ 1 1 0 0], L_0x1c51310, L_0x1c504e0;
L_0x1c51730 .concat [ 1 1 0 0], L_0x1c4fc70, L_0x1c265f0;
L_0x1c518e0 .cmp/eeq 2, L_0x1c514a0, L_0x1c517d0;
S_0x1bf73e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bf3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bfaa90 .functor AND 1, v0x1c4ba80_0, v0x1c4bbc0_0, C4<1>, C4<1>;
L_0x1bfae70 .functor NOT 1, v0x1c4b940_0, C4<0>, C4<0>, C4<0>;
L_0x1bfb250 .functor NOT 1, v0x1c4b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfb4d0 .functor AND 1, L_0x1bfae70, L_0x1bfb250, C4<1>, C4<1>;
L_0x1c124b0 .functor AND 1, L_0x1bfb4d0, v0x1c4ba80_0, C4<1>, C4<1>;
L_0x1c265f0 .functor OR 1, L_0x1bfaa90, L_0x1c124b0, C4<0>, C4<0>;
L_0x1c4f0f0 .functor NOT 1, v0x1c4b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4f160 .functor OR 1, L_0x1c4f0f0, v0x1c4bbc0_0, C4<0>, C4<0>;
L_0x1c4f270 .functor AND 1, v0x1c4ba80_0, L_0x1c4f160, C4<1>, C4<1>;
L_0x1c4f330 .functor NOT 1, v0x1c4b940_0, C4<0>, C4<0>, C4<0>;
L_0x1c4f400 .functor OR 1, L_0x1c4f330, v0x1c4b9e0_0, C4<0>, C4<0>;
L_0x1c4f470 .functor AND 1, L_0x1c4f270, L_0x1c4f400, C4<1>, C4<1>;
L_0x1c4f5f0 .functor NOT 1, v0x1c4b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4f660 .functor OR 1, L_0x1c4f5f0, v0x1c4bbc0_0, C4<0>, C4<0>;
L_0x1c4f580 .functor AND 1, v0x1c4ba80_0, L_0x1c4f660, C4<1>, C4<1>;
L_0x1c4f7f0 .functor NOT 1, v0x1c4b940_0, C4<0>, C4<0>, C4<0>;
L_0x1c4f8f0 .functor OR 1, L_0x1c4f7f0, v0x1c4bbc0_0, C4<0>, C4<0>;
L_0x1c4f9b0 .functor AND 1, L_0x1c4f580, L_0x1c4f8f0, C4<1>, C4<1>;
L_0x1c4fb60 .functor XNOR 1, L_0x1c4f470, L_0x1c4f9b0, C4<0>, C4<0>;
v0x1bf9fe0_0 .net *"_ivl_0", 0 0, L_0x1bfaa90;  1 drivers
v0x1bfa3e0_0 .net *"_ivl_12", 0 0, L_0x1c4f0f0;  1 drivers
v0x1bfa7c0_0 .net *"_ivl_14", 0 0, L_0x1c4f160;  1 drivers
v0x1bfaba0_0 .net *"_ivl_16", 0 0, L_0x1c4f270;  1 drivers
v0x1bfaf80_0 .net *"_ivl_18", 0 0, L_0x1c4f330;  1 drivers
v0x1bfb360_0 .net *"_ivl_2", 0 0, L_0x1bfae70;  1 drivers
v0x1bfb5e0_0 .net *"_ivl_20", 0 0, L_0x1c4f400;  1 drivers
v0x1c49eb0_0 .net *"_ivl_24", 0 0, L_0x1c4f5f0;  1 drivers
v0x1c49f90_0 .net *"_ivl_26", 0 0, L_0x1c4f660;  1 drivers
v0x1c4a070_0 .net *"_ivl_28", 0 0, L_0x1c4f580;  1 drivers
v0x1c4a150_0 .net *"_ivl_30", 0 0, L_0x1c4f7f0;  1 drivers
v0x1c4a230_0 .net *"_ivl_32", 0 0, L_0x1c4f8f0;  1 drivers
v0x1c4a310_0 .net *"_ivl_36", 0 0, L_0x1c4fb60;  1 drivers
L_0x7f891dbbe018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c4a3d0_0 .net *"_ivl_38", 0 0, L_0x7f891dbbe018;  1 drivers
v0x1c4a4b0_0 .net *"_ivl_4", 0 0, L_0x1bfb250;  1 drivers
v0x1c4a590_0 .net *"_ivl_6", 0 0, L_0x1bfb4d0;  1 drivers
v0x1c4a670_0 .net *"_ivl_8", 0 0, L_0x1c124b0;  1 drivers
v0x1c4a750_0 .net "a", 0 0, v0x1c4b940_0;  alias, 1 drivers
v0x1c4a810_0 .net "b", 0 0, v0x1c4b9e0_0;  alias, 1 drivers
v0x1c4a8d0_0 .net "c", 0 0, v0x1c4ba80_0;  alias, 1 drivers
v0x1c4a990_0 .net "d", 0 0, v0x1c4bbc0_0;  alias, 1 drivers
v0x1c4aa50_0 .net "out_pos", 0 0, L_0x1c4fc70;  alias, 1 drivers
v0x1c4ab10_0 .net "out_sop", 0 0, L_0x1c265f0;  alias, 1 drivers
v0x1c4abd0_0 .net "pos0", 0 0, L_0x1c4f470;  1 drivers
v0x1c4ac90_0 .net "pos1", 0 0, L_0x1c4f9b0;  1 drivers
L_0x1c4fc70 .functor MUXZ 1, L_0x7f891dbbe018, L_0x1c4f470, L_0x1c4fb60, C4<>;
S_0x1c4ae10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bf3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c4b940_0 .var "a", 0 0;
v0x1c4b9e0_0 .var "b", 0 0;
v0x1c4ba80_0 .var "c", 0 0;
v0x1c4bb20_0 .net "clk", 0 0, v0x1c4e450_0;  1 drivers
v0x1c4bbc0_0 .var "d", 0 0;
v0x1c4bcb0_0 .var/2u "fail", 0 0;
v0x1c4bd50_0 .var/2u "fail1", 0 0;
v0x1c4bdf0_0 .net "tb_match", 0 0, L_0x1c518e0;  alias, 1 drivers
v0x1c4be90_0 .var "wavedrom_enable", 0 0;
v0x1c4bf30_0 .var "wavedrom_title", 511 0;
E_0x1c05f40/0 .event negedge, v0x1c4bb20_0;
E_0x1c05f40/1 .event posedge, v0x1c4bb20_0;
E_0x1c05f40 .event/or E_0x1c05f40/0, E_0x1c05f40/1;
S_0x1c4b140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c4ae10;
 .timescale -12 -12;
v0x1c4b380_0 .var/2s "i", 31 0;
E_0x1c05de0 .event posedge, v0x1c4bb20_0;
S_0x1c4b480 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c4ae10;
 .timescale -12 -12;
v0x1c4b680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c4b760 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c4ae10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c4c110 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bf3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c4fe20 .functor AND 1, v0x1c4ba80_0, v0x1c4bbc0_0, C4<1>, C4<1>;
L_0x1c500d0 .functor NOT 1, v0x1c4b940_0, C4<0>, C4<0>, C4<0>;
L_0x1c50160 .functor NOT 1, v0x1c4b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c502e0 .functor AND 1, L_0x1c500d0, L_0x1c50160, C4<1>, C4<1>;
L_0x1c50420 .functor AND 1, L_0x1c502e0, v0x1c4ba80_0, C4<1>, C4<1>;
L_0x1c504e0 .functor OR 1, L_0x1c4fe20, L_0x1c50420, C4<0>, C4<0>;
L_0x1c50680 .functor NOT 1, v0x1c4b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c506f0 .functor OR 1, L_0x1c50680, v0x1c4bbc0_0, C4<0>, C4<0>;
L_0x1c50800 .functor NOT 1, v0x1c4b940_0, C4<0>, C4<0>, C4<0>;
L_0x1c50980 .functor OR 1, L_0x1c50800, v0x1c4b9e0_0, C4<0>, C4<0>;
L_0x1c50aa0 .functor AND 1, L_0x1c506f0, L_0x1c50980, C4<1>, C4<1>;
L_0x1c50b60 .functor AND 1, v0x1c4ba80_0, L_0x1c50aa0, C4<1>, C4<1>;
L_0x1c50c90 .functor NOT 1, v0x1c4b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c50d00 .functor OR 1, L_0x1c50c90, v0x1c4bbc0_0, C4<0>, C4<0>;
L_0x1c50c20 .functor NOT 1, v0x1c4b940_0, C4<0>, C4<0>, C4<0>;
L_0x1c50e40 .functor OR 1, L_0x1c50c20, v0x1c4bbc0_0, C4<0>, C4<0>;
L_0x1c50f90 .functor AND 1, L_0x1c50d00, L_0x1c50e40, C4<1>, C4<1>;
L_0x1c510a0 .functor AND 1, v0x1c4ba80_0, L_0x1c50f90, C4<1>, C4<1>;
L_0x1c51200 .functor XNOR 1, L_0x1c50b60, L_0x1c510a0, C4<0>, C4<0>;
v0x1c4c2d0_0 .net *"_ivl_0", 0 0, L_0x1c4fe20;  1 drivers
v0x1c4c3b0_0 .net *"_ivl_12", 0 0, L_0x1c50680;  1 drivers
v0x1c4c490_0 .net *"_ivl_14", 0 0, L_0x1c506f0;  1 drivers
v0x1c4c580_0 .net *"_ivl_16", 0 0, L_0x1c50800;  1 drivers
v0x1c4c660_0 .net *"_ivl_18", 0 0, L_0x1c50980;  1 drivers
v0x1c4c790_0 .net *"_ivl_2", 0 0, L_0x1c500d0;  1 drivers
v0x1c4c870_0 .net *"_ivl_20", 0 0, L_0x1c50aa0;  1 drivers
v0x1c4c950_0 .net *"_ivl_24", 0 0, L_0x1c50c90;  1 drivers
v0x1c4ca30_0 .net *"_ivl_26", 0 0, L_0x1c50d00;  1 drivers
v0x1c4cba0_0 .net *"_ivl_28", 0 0, L_0x1c50c20;  1 drivers
v0x1c4cc80_0 .net *"_ivl_30", 0 0, L_0x1c50e40;  1 drivers
v0x1c4cd60_0 .net *"_ivl_32", 0 0, L_0x1c50f90;  1 drivers
v0x1c4ce40_0 .net *"_ivl_36", 0 0, L_0x1c51200;  1 drivers
L_0x7f891dbbe060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c4cf00_0 .net *"_ivl_38", 0 0, L_0x7f891dbbe060;  1 drivers
v0x1c4cfe0_0 .net *"_ivl_4", 0 0, L_0x1c50160;  1 drivers
v0x1c4d0c0_0 .net *"_ivl_6", 0 0, L_0x1c502e0;  1 drivers
v0x1c4d1a0_0 .net *"_ivl_8", 0 0, L_0x1c50420;  1 drivers
v0x1c4d390_0 .net "a", 0 0, v0x1c4b940_0;  alias, 1 drivers
v0x1c4d430_0 .net "b", 0 0, v0x1c4b9e0_0;  alias, 1 drivers
v0x1c4d520_0 .net "c", 0 0, v0x1c4ba80_0;  alias, 1 drivers
v0x1c4d610_0 .net "d", 0 0, v0x1c4bbc0_0;  alias, 1 drivers
v0x1c4d700_0 .net "out_pos", 0 0, L_0x1c51310;  alias, 1 drivers
v0x1c4d7c0_0 .net "out_sop", 0 0, L_0x1c504e0;  alias, 1 drivers
v0x1c4d880_0 .net "pos0", 0 0, L_0x1c50b60;  1 drivers
v0x1c4d940_0 .net "pos1", 0 0, L_0x1c510a0;  1 drivers
L_0x1c51310 .functor MUXZ 1, L_0x7f891dbbe060, L_0x1c50b60, L_0x1c51200, C4<>;
S_0x1c4dac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bf3320;
 .timescale -12 -12;
E_0x1bef9f0 .event anyedge, v0x1c4e8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c4e8b0_0;
    %nor/r;
    %assign/vec4 v0x1c4e8b0_0, 0;
    %wait E_0x1bef9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c4ae10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4bcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4bd50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c4ae10;
T_4 ;
    %wait E_0x1c05f40;
    %load/vec4 v0x1c4bdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c4bcb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c4ae10;
T_5 ;
    %wait E_0x1c05de0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %wait E_0x1c05de0;
    %load/vec4 v0x1c4bcb0_0;
    %store/vec4 v0x1c4bd50_0, 0, 1;
    %fork t_1, S_0x1c4b140;
    %jmp t_0;
    .scope S_0x1c4b140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c4b380_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c4b380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c05de0;
    %load/vec4 v0x1c4b380_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4b380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c4b380_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c4ae10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c05f40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c4bbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c4b9e0_0, 0;
    %assign/vec4 v0x1c4b940_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c4bcb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c4bd50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bf3320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4e8b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bf3320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c4e450_0;
    %inv;
    %store/vec4 v0x1c4e450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bf3320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c4bb20_0, v0x1c4eb30_0, v0x1c4e270_0, v0x1c4e310_0, v0x1c4e3b0_0, v0x1c4e4f0_0, v0x1c4e770_0, v0x1c4e6d0_0, v0x1c4e630_0, v0x1c4e590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bf3320;
T_9 ;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bf3320;
T_10 ;
    %wait E_0x1c05f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4e810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4e810_0, 4, 32;
    %load/vec4 v0x1c4ea60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4e810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4e810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4e810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c4e770_0;
    %load/vec4 v0x1c4e770_0;
    %load/vec4 v0x1c4e6d0_0;
    %xor;
    %load/vec4 v0x1c4e770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4e810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4e810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c4e630_0;
    %load/vec4 v0x1c4e630_0;
    %load/vec4 v0x1c4e590_0;
    %xor;
    %load/vec4 v0x1c4e630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4e810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c4e810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4e810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response5/top_module.sv";
