Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/tb1_isim_beh.exe" -prj "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/tb1_beh.prj" "work.tb1" "work.glbl" 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/sign_extend.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/register.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/mux5b.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/mux1bit.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/mux.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/left_shifter26.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/left_shifter.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/Instruction_Memory.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/Instruction_Fetch.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/data_memory.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/control_unit.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/ALU_control.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/ALU.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/adder_plus4.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/adder32bit.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/main.v" into library work
Analyzing Verilog file "E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/tb1.v" into library work
Analyzing Verilog file "E:/xilinx2/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Instruction_Fetch
Compiling module Instruction_Memory
Compiling module adder_plus4
Compiling module register
Compiling module control_unit
Compiling module sign_extend
Compiling module mux5b
Compiling module mux32
Compiling module ALU_control
Compiling module data_memory
Compiling module ALU
Compiling module left_shifter32
Compiling module left_shifter26
Compiling module mux1bit
Compiling module adder32bit
Compiling module main
Compiling module tb1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\tb1_isim_beh.exe.sim\libPortability.dll".
Compiled 18 Verilog Units
Built simulation executable E:/Non-install/college/4-2/Computer Architecture/Lab/Assignment2/tb1_isim_beh.exe
Fuse Memory Usage: 28212 KB
Fuse CPU Usage: 421 ms
