Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 12 04:06:52 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.221        0.000                      0                 1166        0.105        0.000                      0                 1166        4.500        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.221        0.000                      0                 1166        0.105        0.000                      0                 1166        4.500        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.653ns (30.625%)  route 6.010ns (69.375%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.814    12.282    yoshi_unit/rgb_out11_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.119    12.401 r  yoshi_unit/rgb_out[8]_INST_0/O
                         net (fo=1, routed)           1.007    13.408    object_rgb[8]
    SLICE_X41Y42         LUT3 (Prop_lut3_I0_O)        0.332    13.740 r  rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.740    rgb_reg[8]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.029    14.961    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 2.574ns (29.562%)  route 6.133ns (70.438%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.787    12.254    yoshi_unit/rgb_out11_out
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124    12.378 r  yoshi_unit/yoshi_on_INST_0_i_1/O
                         net (fo=1, routed)           0.149    12.527    yoshi_unit/yoshi_on_INST_0_i_1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.651 r  yoshi_unit/yoshi_on_INST_0/O
                         net (fo=12, routed)          1.009    13.660    object_on
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124    13.784 r  rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.784    rgb_reg[10]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X42Y42         FDRE (Setup_fdre_C_D)        0.077    15.009    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 2.653ns (30.641%)  route 6.005ns (69.359%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.799    12.267    yoshi_unit/rgb_out11_out
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.119    12.386 r  yoshi_unit/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           1.017    13.403    object_rgb[0]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.332    13.735 r  rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.735    rgb_reg[0]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.031    14.963    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 2.600ns (29.772%)  route 6.133ns (70.228%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.787    12.254    yoshi_unit/rgb_out11_out
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124    12.378 r  yoshi_unit/yoshi_on_INST_0_i_1/O
                         net (fo=1, routed)           0.149    12.527    yoshi_unit/yoshi_on_INST_0_i_1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.651 r  yoshi_unit/yoshi_on_INST_0/O
                         net (fo=12, routed)          1.009    13.660    object_on
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.810 r  rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    13.810    rgb_reg[11]_i_2_n_0
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X42Y42         FDRE (Setup_fdre_C_D)        0.118    15.050    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 2.574ns (29.845%)  route 6.051ns (70.155%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.787    12.254    yoshi_unit/rgb_out11_out
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124    12.378 r  yoshi_unit/yoshi_on_INST_0_i_1/O
                         net (fo=1, routed)           0.149    12.527    yoshi_unit/yoshi_on_INST_0_i_1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.651 r  yoshi_unit/yoshi_on_INST_0/O
                         net (fo=12, routed)          0.926    13.577    object_on
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124    13.701 r  rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.701    rgb_reg[2]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.029    14.962    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 2.674ns (30.909%)  route 5.977ns (69.091%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.810    12.278    yoshi_unit/rgb_out11_out
    SLICE_X40Y47         LUT2 (Prop_lut2_I0_O)        0.118    12.396 r  yoshi_unit/rgb_out[7]_INST_0/O
                         net (fo=1, routed)           0.979    13.374    object_rgb[7]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.354    13.728 r  rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.728    rgb_reg[7]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.075    15.008    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 2.600ns (30.056%)  route 6.051ns (69.944%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.787    12.254    yoshi_unit/rgb_out11_out
    SLICE_X43Y47         LUT5 (Prop_lut5_I2_O)        0.124    12.378 r  yoshi_unit/yoshi_on_INST_0_i_1/O
                         net (fo=1, routed)           0.149    12.527    yoshi_unit/yoshi_on_INST_0_i_1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.651 r  yoshi_unit/yoshi_on_INST_0/O
                         net (fo=12, routed)          0.926    13.577    object_on
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.150    13.727 r  rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.727    rgb_reg[3]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.075    15.008    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.727    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 2.653ns (30.675%)  route 5.996ns (69.325%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.787    12.254    yoshi_unit/rgb_out11_out
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.119    12.373 r  yoshi_unit/rgb_out[4]_INST_0/O
                         net (fo=1, routed)           1.020    13.394    object_rgb[4]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.332    13.726 r  rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.726    rgb_reg[4]_i_1_n_0
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X42Y42         FDRE (Setup_fdre_C_D)        0.081    15.013    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.672ns (31.113%)  route 5.916ns (68.887%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.834    10.619    yoshi_unit/head_on5
    SLICE_X42Y51         LUT5 (Prop_lut5_I0_O)        0.355    10.974 r  yoshi_unit/rgb_out[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.165    11.140    yoshi_unit/rgb_out[11]_INST_0_i_5_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.328    11.468 r  yoshi_unit/rgb_out[11]_INST_0_i_1/O
                         net (fo=15, routed)          0.795    12.263    yoshi_unit/rgb_out11_out
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.118    12.381 r  yoshi_unit/rgb_out[9]_INST_0/O
                         net (fo=1, routed)           0.932    13.313    object_rgb[9]
    SLICE_X41Y42         LUT3 (Prop_lut3_I1_O)        0.352    13.665 r  rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.665    rgb_reg[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.075    15.007    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 yoshi_unit/s_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/yoshi_rom_unit/color_data[0]_INST_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 2.324ns (28.837%)  route 5.735ns (71.163%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT6=4)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.556     5.077    yoshi_unit/clk
    SLICE_X47Y51         FDCE                                         r  yoshi_unit/s_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  yoshi_unit/s_x_reg_reg[5]/Q
                         net (fo=28, routed)          1.214     6.747    yoshi_unit/s_x_reg_reg_n_0_[5]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.871 f  yoshi_unit/rgb_out[11]_INST_0_i_120/O
                         net (fo=3, routed)           0.955     7.826    yoshi_unit/rgb_out[11]_INST_0_i_120_n_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.146     7.972 r  yoshi_unit/rgb_out[11]_INST_0_i_75/O
                         net (fo=3, routed)           0.452     8.424    yoshi_unit/rgb_out[11]_INST_0_i_75_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.328     8.752 r  yoshi_unit/rgb_out[11]_INST_0_i_41/O
                         net (fo=1, routed)           0.568     9.320    yoshi_unit/rgb_out[11]_INST_0_i_41_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     9.785 r  yoshi_unit/rgb_out[11]_INST_0_i_16/CO[1]
                         net (fo=4, routed)           0.451    10.236    yoshi_unit/head_on5
    SLICE_X42Y52         LUT6 (Prop_lut6_I5_O)        0.329    10.565 r  yoshi_unit/yoshi_rom_unit_i_12/O
                         net (fo=14, routed)          0.836    11.401    yoshi_unit/head_on
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.150    11.551 r  yoshi_unit/yoshi_rom_unit_i_22/O
                         net (fo=1, routed)           0.433    11.985    yoshi_unit/yoshi_rom_unit_i_22_n_0
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.326    12.311 r  yoshi_unit/yoshi_rom_unit_i_9/O
                         net (fo=1, routed)           0.826    13.136    yoshi_unit/yoshi_rom_unit/col[2]
    RAMB36_X1Y10         RAMB36E1                                     r  yoshi_unit/yoshi_rom_unit/color_data[0]_INST_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.483    14.824    yoshi_unit/yoshi_rom_unit/clk
    RAMB36_X1Y10         RAMB36E1                                     r  yoshi_unit/yoshi_rom_unit/color_data[0]_INST_0/CLKARDCLK
                         clock pessimism              0.258    15.082    
                         clock uncertainty           -0.035    15.047    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.481    yoshi_unit/yoshi_rom_unit/color_data[0]_INST_0
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -13.136    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.449%)  route 0.311ns (62.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.561     1.444    vsync_unit/clk
    SLICE_X39Y54         FDCE                                         r  vsync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vsync_unit/h_count_reg_reg[4]/Q
                         net (fo=59, routed)          0.311     1.896    vsync_unit/x[4]
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  vsync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.941    vsync_unit/hsync_next
    SLICE_X38Y48         FDCE                                         r  vsync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.833     1.960    vsync_unit/clk
    SLICE_X38Y48         FDCE                                         r  vsync_unit/hsync_reg_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.120     1.836    vsync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[2]_INST_0_i_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.760%)  route 0.538ns (79.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.562     1.445    vsync_unit/clk
    SLICE_X37Y51         FDCE                                         r  vsync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vsync_unit/v_count_reg_reg[6]/Q
                         net (fo=87, routed)          0.538     2.124    background_unit/row[6]
    RAMB36_X0Y9          RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.879     2.007    background_unit/clk
    RAMB36_X0Y9          RAMB36E1                                     r  background_unit/color_data[2]_INST_0_i_2/CLKARDCLK
                         clock pessimism             -0.244     1.763    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.943    background_unit/color_data[2]_INST_0_i_2
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[7]_INST_0_i_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.654%)  route 0.542ns (79.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.561     1.444    vsync_unit/clk
    SLICE_X39Y54         FDCE                                         r  vsync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vsync_unit/h_count_reg_reg[1]/Q
                         net (fo=67, routed)          0.542     2.127    background_unit/col[1]
    RAMB36_X0Y10         RAMB36E1                                     r  background_unit/color_data[7]_INST_0_i_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.876     2.004    background_unit/clk
    RAMB36_X0Y10         RAMB36E1                                     r  background_unit/color_data[7]_INST_0_i_3/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.938    background_unit/color_data[7]_INST_0_i_3
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.561     1.444    yoshi_unit/clk
    SLICE_X32Y53         FDCE                                         r  yoshi_unit/extra_up_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  yoshi_unit/extra_up_reg_reg[22]/Q
                         net (fo=5, routed)           0.109     1.694    yoshi_unit/extra_up_reg[22]
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  yoshi_unit/extra_up_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.739    yoshi_unit/extra_up_reg[23]_i_1_n_0
    SLICE_X33Y53         FDCE                                         r  yoshi_unit/extra_up_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.829     1.957    yoshi_unit/clk
    SLICE_X33Y53         FDCE                                         r  yoshi_unit/extra_up_reg_reg[23]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y53         FDCE (Hold_fdce_C_D)         0.091     1.548    yoshi_unit/extra_up_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 yoshi_unit/s_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_x_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.288ns (50.788%)  route 0.279ns (49.212%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.565     1.448    yoshi_unit/clk
    SLICE_X45Y48         FDCE                                         r  yoshi_unit/s_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  yoshi_unit/s_x_reg_reg[0]/Q
                         net (fo=29, routed)          0.279     1.868    yoshi_unit/s_x_reg_reg_n_0_[0]
    SLICE_X47Y50         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.015 r  yoshi_unit/s_x_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    yoshi_unit/s_x_next[1]
    SLICE_X47Y50         FDCE                                         r  yoshi_unit/s_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.833     1.960    yoshi_unit/clk
    SLICE_X47Y50         FDCE                                         r  yoshi_unit/s_x_reg_reg[1]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    yoshi_unit/s_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vsync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[7]_INST_0_i_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.182%)  route 0.558ns (79.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.562     1.445    vsync_unit/clk
    SLICE_X37Y52         FDCE                                         r  vsync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  vsync_unit/v_count_reg_reg[4]/Q
                         net (fo=63, routed)          0.558     2.144    background_unit/row[4]
    RAMB36_X0Y10         RAMB36E1                                     r  background_unit/color_data[7]_INST_0_i_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.876     2.004    background_unit/clk
    RAMB36_X0Y10         RAMB36E1                                     r  background_unit/color_data[7]_INST_0_i_3/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.938    background_unit/color_data[7]_INST_0_i_3
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 yoshi_unit/s_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/s_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.308ns (52.465%)  route 0.279ns (47.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.565     1.448    yoshi_unit/clk
    SLICE_X45Y48         FDCE                                         r  yoshi_unit/s_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  yoshi_unit/s_x_reg_reg[0]/Q
                         net (fo=29, routed)          0.279     1.868    yoshi_unit/s_x_reg_reg_n_0_[0]
    SLICE_X47Y50         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.035 r  yoshi_unit/s_x_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    yoshi_unit/s_x_next[3]
    SLICE_X47Y50         FDCE                                         r  yoshi_unit/s_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.833     1.960    yoshi_unit/clk
    SLICE_X47Y50         FDCE                                         r  yoshi_unit/s_x_reg_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    yoshi_unit/s_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.412%)  route 0.132ns (41.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.561     1.444    vsync_unit/clk
    SLICE_X40Y54         FDCE                                         r  vsync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vsync_unit/h_count_reg_reg[7]/Q
                         net (fo=63, routed)          0.132     1.718    vsync_unit/x[7]
    SLICE_X41Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  vsync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.763    vsync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  vsync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.831     1.958    vsync_unit/clk
    SLICE_X41Y54         FDCE                                         r  vsync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.091     1.548    vsync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vsync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/color_data[8]_INST_0_i_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.697%)  route 0.575ns (80.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.561     1.444    vsync_unit/clk
    SLICE_X39Y54         FDCE                                         r  vsync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vsync_unit/h_count_reg_reg[4]/Q
                         net (fo=59, routed)          0.575     2.160    background_unit/col[4]
    RAMB36_X1Y9          RAMB36E1                                     r  background_unit/color_data[8]_INST_0_i_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.879     2.007    background_unit/clk
    RAMB36_X1Y9          RAMB36E1                                     r  background_unit/color_data[8]_INST_0_i_1/CLKARDCLK
                         clock pessimism             -0.244     1.763    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.946    background_unit/color_data[8]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.801%)  route 0.136ns (42.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.562     1.445    yoshi_unit/clk
    SLICE_X33Y52         FDCE                                         r  yoshi_unit/extra_up_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  yoshi_unit/extra_up_reg_reg[21]/Q
                         net (fo=5, routed)           0.136     1.722    yoshi_unit/extra_up_reg[21]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  yoshi_unit/extra_up_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.767    yoshi_unit/extra_up_reg[22]_i_1_n_0
    SLICE_X32Y53         FDCE                                         r  yoshi_unit/extra_up_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.829     1.957    yoshi_unit/clk
    SLICE_X32Y53         FDCE                                         r  yoshi_unit/extra_up_reg_reg[22]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X32Y53         FDCE (Hold_fdce_C_D)         0.091     1.551    yoshi_unit/extra_up_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  background_unit/color_data[0]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  background_unit/color_data[10]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   background_unit/color_data[11]_INST_0_i_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  background_unit/color_data[1]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  background_unit/color_data[2]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15  background_unit/color_data[3]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   background_unit/color_data[4]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   background_unit/color_data[5]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17  background_unit/color_data[6]_INST_0_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  background_unit/color_data[7]_INST_0_i_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43  background_unit/color_data[11]_INST_0_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y42  rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y42  rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y43  rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y43  rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  rgb_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38  background_unit/background_unit/color_data[0]_INST_0_i_3_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56  up_fsm/temp_pressed_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y54  vsync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y54  vsync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y54  vsync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y54  vsync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y54  vsync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y54  vsync_unit/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y54  vsync_unit/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y54  vsync_unit/h_count_reg_reg[7]/C



