{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684001132107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684001132107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 11:05:32 2023 " "Processing started: Sat May 13 11:05:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684001132107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001132107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off struct_diag -c struct_diag " "Command: quartus_map --read_settings_files=on --write_settings_files=off struct_diag -c struct_diag" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001132108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684001132615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684001132615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/struct_diag.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/struct_diag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 struct_diag " "Found entity 1: struct_diag" {  } { { "../rtl/struct_diag.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/posedge_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/posedge_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_pulse " "Found entity 1: posedge_pulse" {  } { { "../rtl/posedge_pulse.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/posedge_pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/negedge_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/negedge_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negedge_pulse " "Found entity 1: negedge_pulse" {  } { { "../rtl/negedge_pulse.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/negedge_pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/lcd_int3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/lcd_int3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_int " "Found entity 1: lcd_int" {  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/ct_mod_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/ct_mod_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mod_N " "Found entity 1: ct_mod_N" {  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm_clock_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm_clock_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_controller " "Found entity 1: alarm_clock_controller" {  } { { "../rtl/alarm_clock_controller.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/alarm_clock_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "../rtl/alarm.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/alarm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "struct_diag " "Elaborating entity \"struct_diag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684001139205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedge_pulse negedge_pulse:negedge_pulse_M_tick " "Elaborating entity \"negedge_pulse\" for hierarchy \"negedge_pulse:negedge_pulse_M_tick\"" {  } { { "../rtl/struct_diag.sv" "negedge_pulse_M_tick" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_pulse posedge_pulse:posedge_pulse_S_tick " "Elaborating entity \"posedge_pulse\" for hierarchy \"posedge_pulse:posedge_pulse_S_tick\"" {  } { { "../rtl/struct_diag.sv" "posedge_pulse_S_tick" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock_controller alarm_clock_controller:alarm_clock_controller " "Elaborating entity \"alarm_clock_controller\" for hierarchy \"alarm_clock_controller:alarm_clock_controller\"" {  } { { "../rtl/struct_diag.sv" "alarm_clock_controller" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod_N ct_mod_N:Sct " "Elaborating entity \"ct_mod_N\" for hierarchy \"ct_mod_N:Sct\"" {  } { { "../rtl/struct_diag.sv" "Sct" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ct_mod_N.sv(17) " "Verilog HDL assignment warning at ct_mod_N.sv(17): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684001139251 "|struct_diag|ct_mod_N:Sct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod_N ct_mod_N:Hct " "Elaborating entity \"ct_mod_N\" for hierarchy \"ct_mod_N:Hct\"" {  } { { "../rtl/struct_diag.sv" "Hct" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ct_mod_N.sv(17) " "Verilog HDL assignment warning at ct_mod_N.sv(17): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684001139257 "|struct_diag|ct_mod_N:Hct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_int lcd_int:Sdisp " "Elaborating entity \"lcd_int\" for hierarchy \"lcd_int:Sdisp\"" {  } { { "../rtl/struct_diag.sv" "Sdisp" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_int3.sv(7) " "Verilog HDL assignment warning at lcd_int3.sv(7): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684001139262 "|struct_diag|lcd_int:Sdisp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_int3.sv(9) " "Verilog HDL assignment warning at lcd_int3.sv(9): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684001139262 "|struct_diag|lcd_int:Sdisp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:a1 " "Elaborating entity \"alarm\" for hierarchy \"alarm:a1\"" {  } { { "../rtl/struct_diag.sv" "a1" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139268 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Sdisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Sdisp\|Mod0\"" {  } { { "../rtl/lcd_int3.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Sdisp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Sdisp\|Div0\"" {  } { { "../rtl/lcd_int3.sv" "Div0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Mdisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Mdisp\|Mod0\"" {  } { { "../rtl/lcd_int3.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Mdisp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Mdisp\|Div0\"" {  } { { "../rtl/lcd_int3.sv" "Div0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Hdisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Hdisp\|Mod0\"" {  } { { "../rtl/lcd_int3.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Hdisp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Hdisp\|Div0\"" {  } { { "../rtl/lcd_int3.sv" "Div0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Sct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Sct\|Mod0\"" {  } { { "../rtl/ct_mod_N.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Mct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Mct\|Mod0\"" {  } { { "../rtl/ct_mod_N.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Mreg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Mreg\|Mod0\"" {  } { { "../rtl/ct_mod_N.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Hreg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Hreg\|Mod0\"" {  } { { "../rtl/ct_mod_N.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Hct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Hct\|Mod0\"" {  } { { "../rtl/ct_mod_N.sv" "Mod0" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684001139650 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684001139650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_int:Sdisp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcd_int:Sdisp\|lpm_divide:Mod0\"" {  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001139816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_int:Sdisp\|lpm_divide:Mod0 " "Instantiated megafunction \"lcd_int:Sdisp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001139816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001139816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001139816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001139816 ""}  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684001139816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_46m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_46m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_46m " "Found entity 1: lpm_divide_46m" {  } { { "db/lpm_divide_46m.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/lpm_divide_46m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_n0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n0f " "Found entity 1: alt_u_div_n0f" {  } { { "db/alt_u_div_n0f.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/alt_u_div_n0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001139931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001139931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_int:Sdisp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcd_int:Sdisp\|lpm_divide:Div0\"" {  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001140073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_int:Sdisp\|lpm_divide:Div0 " "Instantiated megafunction \"lcd_int:Sdisp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140073 ""}  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684001140073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ffm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ffm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ffm " "Found entity 1: lpm_divide_ffm" {  } { { "db/lpm_divide_ffm.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/lpm_divide_ffm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_j3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_j3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_j3f " "Found entity 1: alt_u_div_j3f" {  } { { "db/alt_u_div_j3f.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/alt_u_div_j3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mod_N:Sct\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ct_mod_N:Sct\|lpm_divide:Mod0\"" {  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001140263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mod_N:Sct\|lpm_divide:Mod0 " "Instantiated megafunction \"ct_mod_N:Sct\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140264 ""}  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684001140264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_76m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_76m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_76m " "Found entity 1: lpm_divide_76m" {  } { { "db/lpm_divide_76m.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/lpm_divide_76m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t0f " "Found entity 1: alt_u_div_t0f" {  } { { "db/alt_u_div_t0f.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/alt_u_div_t0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mod_N:Hct\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ct_mod_N:Hct\|lpm_divide:Mod0\"" {  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001140395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mod_N:Hct\|lpm_divide:Mod0 " "Instantiated megafunction \"ct_mod_N:Hct\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684001140396 ""}  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684001140396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_66m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_66m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_66m " "Found entity 1: lpm_divide_66m" {  } { { "db/lpm_divide_66m.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/lpm_divide_66m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r0f " "Found entity 1: alt_u_div_r0f" {  } { { "db/alt_u_div_r0f.tdf" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/synthesis/db/alt_u_div_r0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001140480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001140480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684001140882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684001141228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684001141228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "684 " "Implemented 684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684001141392 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684001141392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "634 " "Implemented 634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684001141392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684001141392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684001141407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 11:05:41 2023 " "Processing ended: Sat May 13 11:05:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684001141407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684001141407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684001141407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001141407 ""}
