###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Thu May  4 15:36:31 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              394                    0
PCI_CLK/func_worst_mode          1              394                    0
PCI_CLK/test_best_mode           1              394                    0
PCI_CLK/test_worst_mode          1              394                    0
SDRAM_CLK/func_best_mode         1             2860                   34
SDRAM_CLK/func_worst_mode        1             2860                   34
SDRAM_CLK/test_best_mode         1             2860                   34
SDRAM_CLK/test_worst_mode        1             2860                   34
SYS_2x_CLK/func_best_mode        1             1928                    0
SYS_2x_CLK/func_worst_mode       1             1928                    0
SYS_2x_CLK/test_best_mode        1             1928                    0
SYS_2x_CLK/test_worst_mode       1             1928                    0
SYS_CLK/func_best_mode           1             1724                    0
SYS_CLK/func_worst_mode          1             1724                    0
SYS_CLK/test_best_mode           1             1724                    0
SYS_CLK/test_worst_mode          1             1724                    0
ate_clk/test_best_mode           1             5162                   34
ate_clk/test_worst_mode          1             5162                   34
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.712     0.853     0.828        0.021       ignored                  -         0.142              -
                            PCI_CLK/func_worst_mode           -        0.712     0.853     0.828        0.021       ignored                  -         0.142              -
                            PCI_CLK/test_best_mode            -        0.712     0.853     0.828        0.021       ignored                  -         0.142              -
                            PCI_CLK/test_worst_mode           -        0.712     0.853     0.828        0.021       ignored                  -         0.142              -
                            SDRAM_CLK/func_best_mode          -        0.910     1.033     1.013        0.014       ignored                  -         0.123              -
                            SDRAM_CLK/func_worst_mode         -        0.910     1.033     1.013        0.014       ignored                  -         0.123              -
                            SDRAM_CLK/test_best_mode          -        0.910     1.033     1.013        0.014       ignored                  -         0.123              -
                            SDRAM_CLK/test_worst_mode         -        0.910     1.033     1.013        0.014       ignored                  -         0.123              -
                            SYS_2x_CLK/func_best_mode         -        1.247     1.413     1.365        0.028       ignored                  -         0.166              -
                            SYS_2x_CLK/func_worst_mode        -        1.247     1.413     1.365        0.028       ignored                  -         0.166              -
                            SYS_2x_CLK/test_best_mode         -        1.247     1.413     1.365        0.028       ignored                  -         0.166              -
                            SYS_2x_CLK/test_worst_mode        -        1.247     1.413     1.365        0.028       ignored                  -         0.166              -
                            SYS_CLK/func_best_mode            -        0.977     1.143     1.099        0.025       ignored                  -         0.166              -
                            SYS_CLK/func_worst_mode           -        0.977     1.143     1.099        0.025       ignored                  -         0.166              -
                            SYS_CLK/test_best_mode            -        0.977     1.143     1.099        0.025       ignored                  -         0.166              -
                            SYS_CLK/test_worst_mode           -        0.977     1.143     1.099        0.025       ignored                  -         0.166              -
                            ate_clk/test_best_mode            -        0.944     1.111     1.070        0.019       ignored                  -         0.167              -
                            ate_clk/test_worst_mode           -        0.944     1.111     1.070        0.019       ignored                  -         0.167              -
worst_corner:setup.late     PCI_CLK/func_best_mode        none         0.722     0.893     0.863        0.025       auto computed        0.176         0.172    100% {0.722, 0.893}
                            PCI_CLK/func_worst_mode       none         0.722     0.893     0.863        0.025       auto computed        0.176         0.172    100% {0.722, 0.893}
                            PCI_CLK/test_best_mode        none         0.722     0.893     0.863        0.025       auto computed        0.176         0.172    100% {0.722, 0.893}
                            PCI_CLK/test_worst_mode       none         0.722     0.893     0.863        0.025       auto computed        0.176         0.172    100% {0.722, 0.893}
                            SDRAM_CLK/func_best_mode      none         0.921     1.082     1.058        0.019       auto computed        0.176         0.161    100% {0.921, 1.082}
                            SDRAM_CLK/func_worst_mode     none         0.921     1.082     1.058        0.019       auto computed        0.176         0.161    100% {0.921, 1.082}
                            SDRAM_CLK/test_best_mode      none         0.921     1.082     1.058        0.019       auto computed        0.176         0.161    100% {0.921, 1.082}
                            SDRAM_CLK/test_worst_mode     none         0.921     1.082     1.058        0.019       auto computed        0.176         0.161    100% {0.921, 1.082}
                            SYS_2x_CLK/func_best_mode     none         1.292     1.459     1.422        0.034       auto computed        0.176         0.166    100% {1.292, 1.459}
                            SYS_2x_CLK/func_worst_mode    none         1.292     1.459     1.422        0.034       auto computed        0.176         0.166    100% {1.292, 1.459}
                            SYS_2x_CLK/test_best_mode     none         1.292     1.459     1.422        0.034       auto computed        0.176         0.166    100% {1.292, 1.459}
                            SYS_2x_CLK/test_worst_mode    none         1.292     1.459     1.422        0.034       auto computed        0.176         0.166    100% {1.292, 1.459}
                            SYS_CLK/func_best_mode        none         1.019     1.185     1.155        0.029       auto computed        0.177         0.166    100% {1.019, 1.185}
                            SYS_CLK/func_worst_mode       none         1.019     1.185     1.155        0.029       auto computed        0.177         0.166    100% {1.019, 1.185}
                            SYS_CLK/test_best_mode        none         1.019     1.185     1.155        0.029       auto computed        0.177         0.166    100% {1.019, 1.185}
                            SYS_CLK/test_worst_mode       none         1.019     1.185     1.155        0.029       auto computed        0.177         0.166    100% {1.019, 1.185}
                            ate_clk/test_best_mode        none         0.959     1.150     1.115        0.023       auto computed       *0.176         0.191    99.9% {0.975, 1.150}
                            ate_clk/test_worst_mode       none         0.959     1.150     1.115        0.023       auto computed       *0.176         0.191    99.9% {0.975, 1.150}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.131     0.195     0.173        0.011       ignored                  -         0.064              -
                            PCI_CLK/func_worst_mode           -        0.131     0.195     0.173        0.011       ignored                  -         0.064              -
                            PCI_CLK/test_best_mode            -        0.131     0.195     0.173        0.011       ignored                  -         0.064              -
                            PCI_CLK/test_worst_mode           -        0.131     0.195     0.173        0.011       ignored                  -         0.064              -
                            SDRAM_CLK/func_best_mode          -        0.164     0.220     0.206        0.006       ignored                  -         0.056              -
                            SDRAM_CLK/func_worst_mode         -        0.164     0.220     0.206        0.006       ignored                  -         0.056              -
                            SDRAM_CLK/test_best_mode          -        0.164     0.220     0.206        0.006       ignored                  -         0.056              -
                            SDRAM_CLK/test_worst_mode         -        0.164     0.220     0.206        0.006       ignored                  -         0.056              -
                            SYS_2x_CLK/func_best_mode         -        0.237     0.340     0.295        0.013       ignored                  -         0.104              -
                            SYS_2x_CLK/func_worst_mode        -        0.237     0.340     0.295        0.013       ignored                  -         0.104              -
                            SYS_2x_CLK/test_best_mode         -        0.237     0.340     0.295        0.013       ignored                  -         0.104              -
                            SYS_2x_CLK/test_worst_mode        -        0.237     0.340     0.295        0.013       ignored                  -         0.104              -
                            SYS_CLK/func_best_mode            -        0.185     0.285     0.241        0.008       ignored                  -         0.100              -
                            SYS_CLK/func_worst_mode           -        0.185     0.285     0.241        0.008       ignored                  -         0.100              -
                            SYS_CLK/test_best_mode            -        0.185     0.285     0.241        0.008       ignored                  -         0.100              -
                            SYS_CLK/test_worst_mode           -        0.185     0.285     0.241        0.008       ignored                  -         0.100              -
                            ate_clk/test_best_mode            -        0.183     0.295     0.224        0.014       ignored                  -         0.112              -
                            ate_clk/test_worst_mode           -        0.183     0.295     0.224        0.014       ignored                  -         0.112              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.134     0.202     0.177        0.012       ignored                  -         0.069              -
                            PCI_CLK/func_worst_mode           -        0.134     0.202     0.177        0.012       ignored                  -         0.069              -
                            PCI_CLK/test_best_mode            -        0.134     0.202     0.177        0.012       ignored                  -         0.069              -
                            PCI_CLK/test_worst_mode           -        0.134     0.202     0.177        0.012       ignored                  -         0.069              -
                            SDRAM_CLK/func_best_mode          -        0.167     0.227     0.212        0.007       ignored                  -         0.060              -
                            SDRAM_CLK/func_worst_mode         -        0.167     0.227     0.212        0.007       ignored                  -         0.060              -
                            SDRAM_CLK/test_best_mode          -        0.167     0.227     0.212        0.007       ignored                  -         0.060              -
                            SDRAM_CLK/test_worst_mode         -        0.167     0.227     0.212        0.007       ignored                  -         0.060              -
                            SYS_2x_CLK/func_best_mode         -        0.242     0.345     0.302        0.013       ignored                  -         0.103              -
                            SYS_2x_CLK/func_worst_mode        -        0.242     0.345     0.302        0.013       ignored                  -         0.103              -
                            SYS_2x_CLK/test_best_mode         -        0.242     0.345     0.302        0.013       ignored                  -         0.103              -
                            SYS_2x_CLK/test_worst_mode        -        0.242     0.345     0.302        0.013       ignored                  -         0.103              -
                            SYS_CLK/func_best_mode            -        0.190     0.290     0.248        0.008       ignored                  -         0.100              -
                            SYS_CLK/func_worst_mode           -        0.190     0.290     0.248        0.008       ignored                  -         0.100              -
                            SYS_CLK/test_best_mode            -        0.190     0.290     0.248        0.008       ignored                  -         0.100              -
                            SYS_CLK/test_worst_mode           -        0.190     0.290     0.248        0.008       ignored                  -         0.100              -
                            ate_clk/test_best_mode            -        0.187     0.300     0.230        0.014       ignored                  -         0.113              -
                            ate_clk/test_worst_mode           -        0.187     0.300     0.230        0.014       ignored                  -         0.113              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.712       -       0.853       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            PCI_CLK/func_worst_mode       0.712       -       0.853       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            PCI_CLK/test_best_mode        0.712       -       0.853       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            PCI_CLK/test_worst_mode       0.712       -       0.853       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            SDRAM_CLK/func_best_mode      0.910       -       1.033       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SDRAM_CLK/func_worst_mode     0.910       -       1.033       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SDRAM_CLK/test_best_mode      0.910       -       1.033       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SDRAM_CLK/test_worst_mode     0.910       -       1.033       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SYS_2x_CLK/func_best_mode     1.247       -       1.413       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_2x_CLK/func_worst_mode    1.247       -       1.413       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_2x_CLK/test_best_mode     1.247       -       1.413       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_2x_CLK/test_worst_mode    1.247       -       1.413       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/func_best_mode        0.977       -       1.143       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/func_worst_mode       0.977       -       1.143       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_best_mode        0.977       -       1.143       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_worst_mode       0.977       -       1.143       -
-    min I_PARSER/out_bus_reg_8_/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            ate_clk/test_best_mode        0.944       -       1.111       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            ate_clk/test_worst_mode       0.944       -       1.111       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
worst_corner:setup.late     PCI_CLK/func_best_mode        0.722       -       0.893       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            PCI_CLK/func_worst_mode       0.722       -       0.893       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            PCI_CLK/test_best_mode        0.722       -       0.893       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            PCI_CLK/test_worst_mode       0.722       -       0.893       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            SDRAM_CLK/func_best_mode      0.921       -       1.082       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SDRAM_CLK/func_worst_mode     0.921       -       1.082       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SDRAM_CLK/test_best_mode      0.921       -       1.082       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SDRAM_CLK/test_worst_mode     0.921       -       1.082       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__31_/CLK
                            SYS_2x_CLK/func_best_mode     1.292       -       1.459       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_2x_CLK/func_worst_mode    1.292       -       1.459       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_2x_CLK/test_best_mode     1.292       -       1.459       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_2x_CLK/test_worst_mode    1.292       -       1.459       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/func_best_mode        1.019       -       1.185       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/func_worst_mode       1.019       -       1.185       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_best_mode        1.019       -       1.185       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_worst_mode       1.019       -       1.185       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            ate_clk/test_best_mode        0.959       -       1.150       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK
                            ate_clk/test_worst_mode       0.959       -       1.150       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.131       -       0.195       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            PCI_CLK/func_worst_mode       0.131       -       0.195       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            PCI_CLK/test_best_mode        0.131       -       0.195       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            PCI_CLK/test_worst_mode       0.131       -       0.195       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__28_/CLK
                            SDRAM_CLK/func_best_mode      0.164       -       0.220       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SDRAM_CLK/func_worst_mode     0.164       -       0.220       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SDRAM_CLK/test_best_mode      0.164       -       0.220       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SDRAM_CLK/test_worst_mode     0.164       -       0.220       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SYS_2x_CLK/func_best_mode     0.237       -       0.340       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_2x_CLK/func_worst_mode    0.237       -       0.340       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_2x_CLK/test_best_mode     0.237       -       0.340       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_2x_CLK/test_worst_mode    0.237       -       0.340       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_CLK/func_best_mode        0.185       -       0.285       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/func_worst_mode       0.185       -       0.285       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_best_mode        0.185       -       0.285       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_worst_mode       0.185       -       0.285       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            ate_clk/test_best_mode        0.183       -       0.295       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            ate_clk/test_worst_mode       0.183       -       0.295       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.134       -       0.202       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            PCI_CLK/func_worst_mode       0.134       -       0.202       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            PCI_CLK/test_best_mode        0.134       -       0.202       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            PCI_CLK/test_worst_mode       0.134       -       0.202       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__30_/CLK
                            SDRAM_CLK/func_best_mode      0.167       -       0.227       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SDRAM_CLK/func_worst_mode     0.167       -       0.227       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SDRAM_CLK/test_best_mode      0.167       -       0.227       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SDRAM_CLK/test_worst_mode     0.167       -       0.227       -
-    min occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
                            SYS_2x_CLK/func_best_mode     0.242       -       0.345       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_2x_CLK/func_worst_mode    0.242       -       0.345       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_2x_CLK/test_best_mode     0.242       -       0.345       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_2x_CLK/test_worst_mode    0.242       -       0.345       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            SYS_CLK/func_best_mode        0.190       -       0.290       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/func_worst_mode       0.190       -       0.290       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_best_mode        0.190       -       0.290       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            SYS_CLK/test_worst_mode       0.190       -       0.290       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1
                            ate_clk/test_best_mode        0.187       -       0.300       -
-    min occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
                            ate_clk/test_worst_mode       0.187       -       0.300       -
-    min occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK
----------------------------------------------------------------------------------------------

