Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 00:07:30 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CountDownTimer_timing_summary_routed.rpt -pb CountDownTimer_timing_summary_routed.pb -rpx CountDownTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : CountDownTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_onehot_s_currentState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_onehot_s_currentState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_but_debouncer/s_pulsedOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.151        0.000                      0                  275        0.189        0.000                      0                  275        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.151        0.000                      0                  275        0.189        0.000                      0                  275        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.952ns (20.813%)  route 3.622ns (79.187%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.724     5.327    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  start_but_debouncer/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.697     6.479    start_but_debouncer/s_debounceCnt_reg_n_0_[15]
    SLICE_X81Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.603 r  start_but_debouncer/s_debounceCnt[22]_i_7/O
                         net (fo=2, routed)           0.804     7.407    start_but_debouncer/s_debounceCnt[22]_i_7_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.531 r  start_but_debouncer/s_debounceCnt[22]_i_4/O
                         net (fo=1, routed)           0.665     8.196    start_but_debouncer/s_debounceCnt[22]_i_4_n_0
    SLICE_X85Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.320 r  start_but_debouncer/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.721     9.041    start_but_debouncer/p_2_in
    SLICE_X80Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.165 r  start_but_debouncer/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.736     9.901    start_but_debouncer/s_debounceCnt[23]_i_2_n_0
    SLICE_X85Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610    15.033    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[10]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.051    start_but_debouncer/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.952ns (20.813%)  route 3.622ns (79.187%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.724     5.327    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  start_but_debouncer/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.697     6.479    start_but_debouncer/s_debounceCnt_reg_n_0_[15]
    SLICE_X81Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.603 r  start_but_debouncer/s_debounceCnt[22]_i_7/O
                         net (fo=2, routed)           0.804     7.407    start_but_debouncer/s_debounceCnt[22]_i_7_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.531 r  start_but_debouncer/s_debounceCnt[22]_i_4/O
                         net (fo=1, routed)           0.665     8.196    start_but_debouncer/s_debounceCnt[22]_i_4_n_0
    SLICE_X85Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.320 r  start_but_debouncer/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.721     9.041    start_but_debouncer/p_2_in
    SLICE_X80Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.165 r  start_but_debouncer/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.736     9.901    start_but_debouncer/s_debounceCnt[23]_i_2_n_0
    SLICE_X85Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610    15.033    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[19]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.051    start_but_debouncer/s_debounceCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.120ns (27.694%)  route 2.924ns (72.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y53         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=5, routed)           1.019     6.870    pulse_generator/s_counter_reg[10]
    SLICE_X85Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.022 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=5, routed)           0.485     7.507    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X86Y56         LUT6 (Prop_lut6_I4_O)        0.326     7.833 r  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.580     8.413    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X85Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          0.840     9.377    pulse_generator/clear
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.611    15.034    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y51         FDRE (Setup_fdre_C_R)       -0.524    14.749    pulse_generator/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.120ns (27.694%)  route 2.924ns (72.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y53         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=5, routed)           1.019     6.870    pulse_generator/s_counter_reg[10]
    SLICE_X85Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.022 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=5, routed)           0.485     7.507    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X86Y56         LUT6 (Prop_lut6_I4_O)        0.326     7.833 r  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.580     8.413    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X85Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          0.840     9.377    pulse_generator/clear
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.611    15.034    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[1]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y51         FDRE (Setup_fdre_C_R)       -0.524    14.749    pulse_generator/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.120ns (27.694%)  route 2.924ns (72.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y53         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=5, routed)           1.019     6.870    pulse_generator/s_counter_reg[10]
    SLICE_X85Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.022 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=5, routed)           0.485     7.507    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X86Y56         LUT6 (Prop_lut6_I4_O)        0.326     7.833 r  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.580     8.413    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X85Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          0.840     9.377    pulse_generator/clear
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.611    15.034    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[2]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y51         FDRE (Setup_fdre_C_R)       -0.524    14.749    pulse_generator/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.120ns (27.694%)  route 2.924ns (72.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.730     5.333    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y53         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=5, routed)           1.019     6.870    pulse_generator/s_counter_reg[10]
    SLICE_X85Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.022 r  pulse_generator/pulse1Hz_i_8/O
                         net (fo=5, routed)           0.485     7.507    pulse_generator/pulse1Hz_i_8_n_0
    SLICE_X86Y56         LUT6 (Prop_lut6_I4_O)        0.326     7.833 r  pulse_generator/pulse1Hz_i_4/O
                         net (fo=1, routed)           0.580     8.413    pulse_generator/pulse1Hz_i_4_n_0
    SLICE_X85Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=35, routed)          0.840     9.377    pulse_generator/clear
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.611    15.034    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y51         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X84Y51         FDRE (Setup_fdre_C_R)       -0.524    14.749    pulse_generator/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.952ns (21.729%)  route 3.429ns (78.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.724     5.327    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  start_but_debouncer/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.697     6.479    start_but_debouncer/s_debounceCnt_reg_n_0_[15]
    SLICE_X81Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.603 r  start_but_debouncer/s_debounceCnt[22]_i_7/O
                         net (fo=2, routed)           0.804     7.407    start_but_debouncer/s_debounceCnt[22]_i_7_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.531 r  start_but_debouncer/s_debounceCnt[22]_i_4/O
                         net (fo=1, routed)           0.665     8.196    start_but_debouncer/s_debounceCnt[22]_i_4_n_0
    SLICE_X85Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.320 r  start_but_debouncer/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.721     9.041    start_but_debouncer/p_2_in
    SLICE_X80Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.165 r  start_but_debouncer/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.543     9.708    start_but_debouncer/s_debounceCnt[23]_i_2_n_0
    SLICE_X80Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603    15.026    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[23]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X80Y55         FDRE (Setup_fdre_C_CE)      -0.169    15.097    start_but_debouncer/s_debounceCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.952ns (21.729%)  route 3.429ns (78.271%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.724     5.327    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  start_but_debouncer/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.697     6.479    start_but_debouncer/s_debounceCnt_reg_n_0_[15]
    SLICE_X81Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.603 r  start_but_debouncer/s_debounceCnt[22]_i_7/O
                         net (fo=2, routed)           0.804     7.407    start_but_debouncer/s_debounceCnt[22]_i_7_n_0
    SLICE_X85Y54         LUT5 (Prop_lut5_I4_O)        0.124     7.531 r  start_but_debouncer/s_debounceCnt[22]_i_4/O
                         net (fo=1, routed)           0.665     8.196    start_but_debouncer/s_debounceCnt[22]_i_4_n_0
    SLICE_X85Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.320 r  start_but_debouncer/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.721     9.041    start_but_debouncer/p_2_in
    SLICE_X80Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.165 r  start_but_debouncer/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.543     9.708    start_but_debouncer/s_debounceCnt[23]_i_2_n_0
    SLICE_X80Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.603    15.026    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X80Y55         FDRE (Setup_fdre_C_CE)      -0.169    15.097    start_but_debouncer/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.087ns (25.283%)  route 3.212ns (74.717%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.729     5.332    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDRE (Prop_fdre_C_Q)         0.419     5.751 r  set_but_debouncer/s_debounceCnt_reg[23]/Q
                         net (fo=2, routed)           0.656     6.407    set_but_debouncer/s_debounceCnt_reg_n_0_[23]
    SLICE_X85Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.703 r  set_but_debouncer/s_debounceCnt[22]_i_7__0/O
                         net (fo=2, routed)           0.888     7.591    set_but_debouncer/s_debounceCnt[22]_i_7__0_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.715 r  set_but_debouncer/s_debounceCnt[22]_i_4__0/O
                         net (fo=1, routed)           0.403     8.118    set_but_debouncer/s_debounceCnt[22]_i_4__0_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.242 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.558     8.799    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.923 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.708     9.631    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X85Y56         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610    15.033    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y56         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[15]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.067    set_but_debouncer/s_debounceCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.087ns (25.283%)  route 3.212ns (74.717%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.729     5.332    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDRE (Prop_fdre_C_Q)         0.419     5.751 r  set_but_debouncer/s_debounceCnt_reg[23]/Q
                         net (fo=2, routed)           0.656     6.407    set_but_debouncer/s_debounceCnt_reg_n_0_[23]
    SLICE_X85Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.703 r  set_but_debouncer/s_debounceCnt[22]_i_7__0/O
                         net (fo=2, routed)           0.888     7.591    set_but_debouncer/s_debounceCnt[22]_i_7__0_n_0
    SLICE_X81Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.715 r  set_but_debouncer/s_debounceCnt[22]_i_4__0/O
                         net (fo=1, routed)           0.403     8.118    set_but_debouncer/s_debounceCnt[22]_i_4__0_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.242 r  set_but_debouncer/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.558     8.799    set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.923 r  set_but_debouncer/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.708     9.631    set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X85Y56         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610    15.033    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y56         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[7]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y56         FDRE (Setup_fdre_C_CE)      -0.205    15.067    set_but_debouncer/s_debounceCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pulse_generator/pulseDisplay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.244%)  route 0.147ns (43.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.607     1.526    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_generator/pulseDisplay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_generator/pulseDisplay_reg/Q
                         net (fo=3, routed)           0.147     1.814    display_driver/pulseDisplay
    SLICE_X88Y55         LUT4 (Prop_lut4_I2_O)        0.048     1.862 r  display_driver/s_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    display_driver/s_counter[2]_i_1_n_0
    SLICE_X88Y55         FDRE                                         r  display_driver/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.879     2.044    display_driver/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  display_driver/s_counter_reg[2]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.131     1.673    display_driver/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pulse_generator/pulseDisplay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.529%)  route 0.143ns (43.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.607     1.526    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_generator/pulseDisplay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_generator/pulseDisplay_reg/Q
                         net (fo=3, routed)           0.143     1.810    display_driver/pulseDisplay
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  display_driver/s_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    display_driver/s_counter[0]_i_1_n_0
    SLICE_X88Y55         FDRE                                         r  display_driver/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.879     2.044    display_driver/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  display_driver/s_counter_reg[0]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.120     1.662    display_driver/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pulse_generator/pulseDisplay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.850%)  route 0.147ns (44.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.607     1.526    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_generator/pulseDisplay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_generator/pulseDisplay_reg/Q
                         net (fo=3, routed)           0.147     1.814    display_driver/pulseDisplay
    SLICE_X88Y55         LUT3 (Prop_lut3_I1_O)        0.045     1.859 r  display_driver/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    display_driver/s_counter[1]_i_1_n_0
    SLICE_X88Y55         FDRE                                         r  display_driver/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.879     2.044    display_driver/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  display_driver/s_counter_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.121     1.663    display_driver/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_s_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_s_currentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.608     1.527    control_unit/clk_IBUF_BUFG
    SLICE_X87Y52         FDRE                                         r  control_unit/FSM_onehot_s_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  control_unit/FSM_onehot_s_currentState_reg[1]/Q
                         net (fo=4, routed)           0.069     1.724    control_unit/FSM_onehot_s_currentState_reg_n_0_[1]
    SLICE_X87Y52         LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  control_unit/FSM_onehot_s_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    control_unit/FSM_onehot_s_currentState[0]_i_1_n_0
    SLICE_X87Y52         FDSE                                         r  control_unit/FSM_onehot_s_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.880     2.045    control_unit/clk_IBUF_BUFG
    SLICE_X87Y52         FDSE                                         r  control_unit/FSM_onehot_s_currentState_reg[0]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X87Y52         FDSE (Hold_fdse_C_D)         0.091     1.618    control_unit/FSM_onehot_s_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 count_datapath/MIN_MS_COUNTER/s_value_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/MIN_MS_COUNTER/s_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.179%)  route 0.101ns (30.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.608     1.527    count_datapath/MIN_MS_COUNTER/clk_IBUF_BUFG
    SLICE_X89Y52         FDSE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDSE (Prop_fdse_C_Q)         0.128     1.655 r  count_datapath/MIN_MS_COUNTER/s_value_reg[2]/Q
                         net (fo=5, routed)           0.101     1.756    count_datapath/MIN_MS_COUNTER/s_value_reg[2]_1
    SLICE_X89Y52         LUT5 (Prop_lut5_I1_O)        0.099     1.855 r  count_datapath/MIN_MS_COUNTER/s_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    count_datapath/MIN_MS_COUNTER/s_value[1]_i_1_n_0
    SLICE_X89Y52         FDRE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.880     2.045    count_datapath/MIN_MS_COUNTER/clk_IBUF_BUFG
    SLICE_X89Y52         FDRE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[1]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X89Y52         FDRE (Hold_fdre_C_D)         0.092     1.619    count_datapath/MIN_MS_COUNTER/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/SEC_LS_COUNTER/s_value_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.708%)  route 0.176ns (45.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.608     1.527    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X88Y51         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDSE (Prop_fdse_C_Q)         0.164     1.691 r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/Q
                         net (fo=6, routed)           0.176     1.867    count_datapath/SEC_LS_COUNTER/Q[0]
    SLICE_X88Y52         LUT5 (Prop_lut5_I4_O)        0.048     1.915 r  count_datapath/SEC_LS_COUNTER/s_value[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.915    count_datapath/SEC_LS_COUNTER/s_value[3]_i_2__0_n_0
    SLICE_X88Y52         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.880     2.045    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X88Y52         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[3]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X88Y52         FDSE (Hold_fdse_C_D)         0.133     1.676    count_datapath/SEC_LS_COUNTER/s_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.606     1.525    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  start_but_debouncer/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.079     1.745    start_but_debouncer/s_debounceCnt_reg_n_0_[17]
    SLICE_X83Y56         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     1.869    start_but_debouncer/s_debounceCnt0[18]
    SLICE_X83Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.878     2.043    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.105     1.630    start_but_debouncer/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.606     1.525    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  start_but_debouncer/s_debounceCnt_reg[13]/Q
                         net (fo=4, routed)           0.079     1.746    start_but_debouncer/s_debounceCnt_reg_n_0_[13]
    SLICE_X83Y55         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.870 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     1.870    start_but_debouncer/s_debounceCnt0[14]
    SLICE_X83Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.878     2.043    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.105     1.630    start_but_debouncer/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.605     1.524    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  start_but_debouncer/s_debounceCnt_reg[21]/Q
                         net (fo=3, routed)           0.079     1.745    start_but_debouncer/s_debounceCnt_reg_n_0_[21]
    SLICE_X83Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     1.869    start_but_debouncer/s_debounceCnt0[22]
    SLICE_X83Y57         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.877     2.042    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[22]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.105     1.629    start_but_debouncer/s_debounceCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.606     1.525    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  start_but_debouncer/s_debounceCnt_reg[5]/Q
                         net (fo=3, routed)           0.081     1.748    start_but_debouncer/s_debounceCnt_reg_n_0_[5]
    SLICE_X83Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.872 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     1.872    start_but_debouncer/s_debounceCnt0[6]
    SLICE_X83Y53         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.878     2.043    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.105     1.630    start_but_debouncer/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52    control_unit/FSM_onehot_s_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52    control_unit/FSM_onehot_s_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y52    control_unit/FSM_onehot_s_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y52    control_unit/FSM_onehot_s_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y52    control_unit/FSM_onehot_s_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52    control_unit/FSM_onehot_s_currentState_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    count_datapath/MIN_LS_COUNTER/s_value_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X89Y52    count_datapath/MIN_MS_COUNTER/s_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y52    count_datapath/MIN_MS_COUNTER/s_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    s_btnDown_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    s_btnUp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y54    set_but_debouncer/s_debounceCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    set_but_debouncer/s_pulsedOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    set_but_debouncer/s_pulsedOut_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    start_but_debouncer/s_debounceCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y55    start_but_debouncer/s_debounceCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    start_but_debouncer/s_debounceCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y55    start_but_debouncer/s_debounceCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    start_but_debouncer/s_debounceCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    pulse_generator/s_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    pulse_generator/s_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    pulse_generator/s_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    pulse_generator/s_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    pulse_generator/s_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    pulse_generator/s_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    pulse_generator/s_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    set_but_debouncer/s_debounceCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    set_but_debouncer/s_debounceCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    start_but_debouncer/s_debounceCnt_reg[21]/C



