---
title: "Designing Efficient Parallel Processing in 3D Standard-chip Stacking System with Standard Bus"
collection: publications
permalink: /publication/2017-09-18-Designing-Efficient-Parallel-Processing
venue: 'MCSoC2017'
date: 2017-09-18
paperurl: 'https://ieeexplore.ieee.org/abstract/document/8326615'
citation: 'Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota, Katsuya Kikuchi, Masahiro Aoyagi, "Designing Efficient Parallel Processing in 3D Standard-chip Stacking System with Standard Bus," IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-17), Seoul, Korea, September 18-20, 2017.'
---

