#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 20 16:30:20 2020
# Process ID: 14132
# Current directory: C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18536 C:\Users\chlwl\Desktop\MultiCycle_MIPS_Modified\MultiCycle_MIPS.xpr
# Log file: C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/vivado.log
# Journal file: C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/chlwl/Desktop/MultiCycle_MIPS' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 879.859 ; gain = 216.863
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_MultiCycle_MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_MultiCycle_MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module Four2One
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/MultiCycle_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycle_MIPS_TOP
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/MultiCycle_MIPS_TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sim_1/imports/MultiCycle_MIPS/tb_top_MultiCycle_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_MultiCycle_MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim'
"xelab -wto 76b98eeeced24f8a8c24be542bfdb5ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_MultiCycle_MIPS_behav xil_defaultlib.tb_top_MultiCycle_MIPS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 76b98eeeced24f8a8c24be542bfdb5ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_MultiCycle_MIPS_behav xil_defaultlib.tb_top_MultiCycle_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Four2One
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MultiCycle_MIPS_TOP
Compiling module xil_defaultlib.tb_top_MultiCycle_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_MultiCycle_MIPS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 886.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_MultiCycle_MIPS_behav -key {Behavioral:sim_1:Functional:tb_top_MultiCycle_MIPS} -tclbatch {tb_top_MultiCycle_MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top_MultiCycle_MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 1 us : File "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sim_1/imports/MultiCycle_MIPS/tb_top_MultiCycle_MIPS.v" Line 103
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 910.211 ; gain = 23.633
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_MultiCycle_MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 910.211 ; gain = 23.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 20 16:50:48 2020...
