<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTPS_TVAL_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTPS_TVAL_EL1, Counter-timer Physical Secure Timer TimerValue register</h1><p>The CNTPS_TVAL_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Holds the timer value for the secure physical timer, usually accessible at EL3 but configurably accessible at EL1 in Secure state.</p>
        <p>This 
        register
       is part of the Generic Timer registers functional group.</p><h2>Configuration</h2><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CNTPS_TVAL_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTPS_TVAL_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#TimerValue">TimerValue</a></td></tr></tbody></table><h4 id="TimerValue">TimerValue, bits [31:0]
                  </h4>
              <p>The TimerValue view of the secure physical timer.</p>
            
              <p>On a read of this register:</p>
            
              <ul>
                <li>
                  If <a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a>.ENABLE is 0, the value returned is <span class="arm-defined-word">UNKNOWN</span>.
                </li>
                <li>
                  If <a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a>.ENABLE is 1, the value returned is (<a href="AArch64-cntps_cval_el1.html">CNTPS_CVAL_EL1</a> - <a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a>).
                </li>
              </ul>
            
              <p>On a write of this register, <a href="AArch64-cntps_cval_el1.html">CNTPS_CVAL_EL1</a> is set to (<a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a> + TimerValue), where TimerValue is treated as a signed 32-bit integer.</p>
            
              <p>When <a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a>.ENABLE is 1, the timer condition is met when (<a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a> - <a href="AArch64-cntps_cval_el1.html">CNTPS_CVAL_EL1</a>) is greater than zero. This means that TimerValue acts like a 32-bit downcounter timer. When the timer condition is met:</p>
            
              <ul>
                <li>
                  <a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a>.ISTATUS is set to 1.
                </li>
                <li>
                  If <a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a>.IMASK is 0, an interrupt is generated.
                </li>
              </ul>
            
              <p>When <a href="AArch64-cntps_ctl_el1.html">CNTPS_CTL_EL1</a>.ENABLE is 0, the timer condition is not met, but <a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a> continues to count, so the TimerValue view appears to continue to count down.</p>
            <div class="access_mechanisms"><h2>Accessing the CNTPS_TVAL_EL1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>CNTPS_TVAL_EL1</td><td>11</td><td>111</td><td>1110</td><td>0010</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>RW</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td><td>RW</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>RW</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL3 is implemented and is using AArch64
        and
        SCR_EL3.NS==0
        :
      </p><ul><li><p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.ST==0, Secure accesses to this register from EL1 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
