Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 21 22:43:08 2021
| Host         : LAPTOP-CCFS063F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (31)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.267        0.000                      0                13016        0.052        0.000                      0                13016        4.500        0.000                       0                  4622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)                 Period(ns)      Frequency(MHz)
-----    ------------                 ----------      --------------
clk      {0.000 5.000}                10.000          100.000         
cpuclk   {0.000 10.000}               20.000          50.000          
segclk   {0.000 655359.996}           1310719.992     0.001           
uartclk  {0.000 4340.000}             8680.000        0.115           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
clk                  7.684         0.000                      0                   16         0.252         0.000                      0                   16         4.500         0.000                       0                    18  
cpuclk               0.267         0.000                      0                12961         0.052         0.000                      0                12961         9.020         0.000                       0                  4586  
segclk         1310718.875         0.000                      0                    2         0.263         0.000                      0                    2    655359.438         0.000                       0                     2  
uartclk           8675.456         0.000                      0                   34         0.265         0.000                      0                   34      4339.500         0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock           WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------           -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
cpuclk        clk                  6.125         0.000                      0                   17         1.349         0.000                      0                   17  
segclk        clk                  6.228         0.000                      0                    1         1.688         0.000                      0                    1  
uartclk       cpuclk              12.840         0.000                      0                    4         0.815         0.000                      0                    4  
cpuclk        uartclk             10.016         0.000                      0                   10         3.105         0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpuclk             cpuclk                  18.320        0.000                      0                    2        0.468        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.695ns (73.459%)  route 0.612ns (26.541%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.217 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    counter_reg[12]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.440 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.440    counter_reg[16]_i_1_n_7
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.433    14.838    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)        0.062    15.124    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 1.692ns (73.425%)  route 0.612ns (26.575%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.437 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.437    counter_reg[12]_i_1_n_6
    SLICE_X43Y26         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.671ns (73.180%)  route 0.612ns (26.820%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.416 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.416    counter_reg[12]_i_1_n_4
    SLICE_X43Y26         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.597ns (72.282%)  route 0.612ns (27.718%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.342 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.342    counter_reg[12]_i_1_n_5
    SLICE_X43Y26         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 1.581ns (72.080%)  route 0.612ns (27.920%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.326 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.326    counter_reg[12]_i_1_n_7
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 1.578ns (72.041%)  route 0.612ns (27.959%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.323 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.323    counter_reg[8]_i_1_n_6
    SLICE_X43Y25         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.259    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    15.121    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.557ns (71.771%)  route 0.612ns (28.229%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.302 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.302    counter_reg[8]_i_1_n_4
    SLICE_X43Y25         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.259    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    15.121    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 1.483ns (70.774%)  route 0.612ns (29.226%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.228 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.228    counter_reg[8]_i_1_n_5
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.259    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    15.121    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.909ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.467ns (70.549%)  route 0.612ns (29.451%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.989    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.212 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.212    counter_reg[8]_i_1_n_7
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.259    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    15.121    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.464ns (70.814%)  route 0.603ns (29.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.548     5.132    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.603     6.192    counter_reg_n_0_[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.866 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.200 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.200    counter_reg[4]_i_1_n_6
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.273    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.062    15.135    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  7.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.744    counter_reg_n_0_[15]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    counter_reg[12]_i_1_n_4
    SLICE_X43Y26         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.105     1.600    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.744    counter_reg_n_0_[3]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    counter_reg[0]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105     1.600    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.550     1.494    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.743    counter_reg_n_0_[11]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    counter_reg[8]_i_1_n_4
    SLICE_X43Y25         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817     2.007    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.105     1.599    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.550     1.494    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.743    counter_reg_n_0_[7]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    counter_reg[4]_i_1_n_4
    SLICE_X43Y24         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817     2.007    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105     1.599    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.741    counter_reg_n_0_[12]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    counter_reg[12]_i_1_n_7
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.105     1.600    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.550     1.494    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.740    counter_reg_n_0_[4]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    counter_reg[4]_i_1_n_7
    SLICE_X43Y24         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817     2.007    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105     1.599    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.741    counter_reg_n_0_[12]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.892 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.892    counter_reg[12]_i_1_n_6
    SLICE_X43Y26         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.105     1.600    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.550     1.494    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.740    counter_reg_n_0_[4]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.891 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.891    counter_reg[4]_i_1_n_6
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817     2.007    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105     1.599    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.451%)  route 0.167ns (39.549%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.550     1.494    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  counter_reg[8]/Q
                         net (fo=1, routed)           0.167     1.802    counter_reg_n_0_[8]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    counter_reg[8]_i_1_n_7
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817     2.007    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.105     1.599    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.332ns (75.943%)  route 0.105ns (24.057%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.741    counter_reg_n_0_[12]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.932 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    counter_reg[12]_i_1_n_5
    SLICE_X43Y26         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.105     1.600    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y27   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y23   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y25   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y25   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y26   counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y27   counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y25   counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 imem/idata_reg_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_RS2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk rise@20.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        9.569ns  (logic 3.322ns (34.715%)  route 6.247ns (65.285%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 26.486 - 20.000 ) 
    Source Clock Delay      (SCD):    7.418ns = ( 17.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           5.715    15.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.811 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.607    17.418    imem/idata_reg_7_8
    RAMB36_X0Y7          RAMB36E1                                     r  imem/idata_reg_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.872 r  imem/idata_reg_5/DOBDO[3]
                         net (fo=1, routed)           1.812    21.684    imem/mdata_reg[23]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124    21.808 r  imem/ram_i_159/O
                         net (fo=1, routed)           1.310    23.118    cpu/seg_data_reg[23]
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.124    23.242 r  cpu/ram_i_57/O
                         net (fo=1, routed)           0.466    23.708    cpu/ram_i_57_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.832 r  cpu/ram_i_15/O
                         net (fo=15, routed)          0.783    24.615    cpu/MDATA[23]
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.739 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.520    25.260    cpu/WR_RS[31]_i_4_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.384 r  cpu/WR_RS[31]_i_3/O
                         net (fo=48, routed)          0.868    26.251    cpu/regs/EXE_RS1_reg[16]_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    26.375 r  cpu/regs/EXE_RS2[31]_i_4/O
                         net (fo=1, routed)           0.488    26.863    cpu/regs/EXE_RS2[31]_i_4_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.124    26.987 r  cpu/regs/EXE_RS2[31]_i_1/O
                         net (fo=1, routed)           0.000    26.987    cpu/regs_n_27
    SLICE_X39Y12         FDRE                                         r  cpu/EXE_RS2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.441    26.486    cpu/counter_reg_BUFG[0]
    SLICE_X39Y12         FDRE                                         r  cpu/EXE_RS2_reg[31]/C
                         clock pessimism              0.774    27.260    
                         clock uncertainty           -0.035    27.225    
    SLICE_X39Y12         FDRE (Setup_fdre_C_D)        0.029    27.254    cpu/EXE_RS2_reg[31]
  -------------------------------------------------------------------
                         required time                         27.254    
                         arrival time                         -26.987    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 imem/idata_reg_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_RS2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk rise@20.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        9.615ns  (logic 3.322ns (34.551%)  route 6.293ns (65.449%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 26.494 - 20.000 ) 
    Source Clock Delay      (SCD):    7.418ns = ( 17.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           5.715    15.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.811 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.607    17.418    imem/idata_reg_7_8
    RAMB36_X0Y7          RAMB36E1                                     r  imem/idata_reg_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.872 r  imem/idata_reg_5/DOBDO[3]
                         net (fo=1, routed)           1.812    21.684    imem/mdata_reg[23]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124    21.808 r  imem/ram_i_159/O
                         net (fo=1, routed)           1.310    23.118    cpu/seg_data_reg[23]
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.124    23.242 r  cpu/ram_i_57/O
                         net (fo=1, routed)           0.466    23.708    cpu/ram_i_57_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.832 r  cpu/ram_i_15/O
                         net (fo=15, routed)          0.783    24.615    cpu/MDATA[23]
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.739 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.520    25.260    cpu/WR_RS[31]_i_4_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.384 r  cpu/WR_RS[31]_i_3/O
                         net (fo=48, routed)          0.985    26.368    cpu/regs/EXE_RS1_reg[16]_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.492 r  cpu/regs/EXE_RS2[20]_i_2/O
                         net (fo=1, routed)           0.416    26.909    cpu/regs/EXE_RS2[20]_i_2_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I3_O)        0.124    27.033 r  cpu/regs/EXE_RS2[20]_i_1/O
                         net (fo=1, routed)           0.000    27.033    cpu/regs_n_38
    SLICE_X50Y11         FDRE                                         r  cpu/EXE_RS2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.449    26.494    cpu/counter_reg_BUFG[0]
    SLICE_X50Y11         FDRE                                         r  cpu/EXE_RS2_reg[20]/C
                         clock pessimism              0.774    27.268    
                         clock uncertainty           -0.035    27.233    
    SLICE_X50Y11         FDRE (Setup_fdre_C_D)        0.077    27.310    cpu/EXE_RS2_reg[20]
  -------------------------------------------------------------------
                         required time                         27.310    
                         arrival time                         -27.033    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_RS2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk rise@20.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        9.631ns  (logic 3.322ns (34.494%)  route 6.309ns (65.506%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.482ns = ( 26.482 - 20.000 ) 
    Source Clock Delay      (SCD):    7.423ns = ( 17.423 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           5.715    15.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.811 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.612    17.423    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    19.877 r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.704    21.581    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[3]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    21.705 r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           1.206    22.911    cpu/douta[19]
    SLICE_X51Y19         LUT6 (Prop_lut6_I4_O)        0.124    23.035 r  cpu/ram_i_182/O
                         net (fo=1, routed)           0.615    23.651    cpu/ram_i_182_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I2_O)        0.124    23.775 r  cpu/ram_i_65/O
                         net (fo=1, routed)           0.609    24.383    cpu/ram_i_65_n_0
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.124    24.507 r  cpu/ram_i_19/O
                         net (fo=14, routed)          1.129    25.636    cpu/MDATA[19]
    SLICE_X47Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.760 r  cpu/WR_RS[3]_i_2/O
                         net (fo=3, routed)           0.549    26.309    cpu/regs/EXE_RS1_reg[3]
    SLICE_X46Y19         LUT6 (Prop_lut6_I4_O)        0.124    26.433 r  cpu/regs/EXE_RS2[3]_i_2/O
                         net (fo=1, routed)           0.496    26.929    cpu/regs/EXE_RS2[3]_i_2_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124    27.053 r  cpu/regs/EXE_RS2[3]_i_1/O
                         net (fo=1, routed)           0.000    27.053    cpu/regs_n_54
    SLICE_X46Y19         FDRE                                         r  cpu/EXE_RS2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.437    26.482    cpu/counter_reg_BUFG[0]
    SLICE_X46Y19         FDRE                                         r  cpu/EXE_RS2_reg[3]/C
                         clock pessimism              0.846    27.328    
                         clock uncertainty           -0.035    27.293    
    SLICE_X46Y19         FDRE (Setup_fdre_C_D)        0.077    27.370    cpu/EXE_RS2_reg[3]
  -------------------------------------------------------------------
                         required time                         27.370    
                         arrival time                         -27.053    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 imem/idata_reg_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_RS2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk rise@20.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        9.539ns  (logic 3.322ns (34.827%)  route 6.217ns (65.173%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 26.492 - 20.000 ) 
    Source Clock Delay      (SCD):    7.418ns = ( 17.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           5.715    15.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.811 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.607    17.418    imem/idata_reg_7_8
    RAMB36_X0Y7          RAMB36E1                                     r  imem/idata_reg_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.872 r  imem/idata_reg_5/DOBDO[3]
                         net (fo=1, routed)           1.812    21.684    imem/mdata_reg[23]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124    21.808 r  imem/ram_i_159/O
                         net (fo=1, routed)           1.310    23.118    cpu/seg_data_reg[23]
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.124    23.242 r  cpu/ram_i_57/O
                         net (fo=1, routed)           0.466    23.708    cpu/ram_i_57_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.832 r  cpu/ram_i_15/O
                         net (fo=15, routed)          0.783    24.615    cpu/MDATA[23]
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.739 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.520    25.260    cpu/WR_RS[31]_i_4_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.384 r  cpu/WR_RS[31]_i_3/O
                         net (fo=48, routed)          1.043    26.426    cpu/regs/EXE_RS1_reg[16]_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.124    26.550 r  cpu/regs/EXE_RS2[18]_i_2/O
                         net (fo=1, routed)           0.282    26.832    cpu/regs/EXE_RS2[18]_i_2_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.124    26.956 r  cpu/regs/EXE_RS2[18]_i_1/O
                         net (fo=1, routed)           0.000    26.956    cpu/regs_n_40
    SLICE_X50Y13         FDRE                                         r  cpu/EXE_RS2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.447    26.492    cpu/counter_reg_BUFG[0]
    SLICE_X50Y13         FDRE                                         r  cpu/EXE_RS2_reg[18]/C
                         clock pessimism              0.774    27.266    
                         clock uncertainty           -0.035    27.231    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.079    27.310    cpu/EXE_RS2_reg[18]
  -------------------------------------------------------------------
                         required time                         27.310    
                         arrival time                         -26.956    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 imem/idata_reg_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_RS2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk rise@20.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        9.537ns  (logic 3.322ns (34.833%)  route 6.215ns (65.167%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.492ns = ( 26.492 - 20.000 ) 
    Source Clock Delay      (SCD):    7.418ns = ( 17.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           5.715    15.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.811 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.607    17.418    imem/idata_reg_7_8
    RAMB36_X0Y7          RAMB36E1                                     r  imem/idata_reg_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.872 r  imem/idata_reg_5/DOBDO[3]
                         net (fo=1, routed)           1.812    21.684    imem/mdata_reg[23]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124    21.808 r  imem/ram_i_159/O
                         net (fo=1, routed)           1.310    23.118    cpu/seg_data_reg[23]
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.124    23.242 r  cpu/ram_i_57/O
                         net (fo=1, routed)           0.466    23.708    cpu/ram_i_57_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.832 r  cpu/ram_i_15/O
                         net (fo=15, routed)          0.783    24.615    cpu/MDATA[23]
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.739 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.520    25.260    cpu/WR_RS[31]_i_4_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.384 r  cpu/WR_RS[31]_i_3/O
                         net (fo=48, routed)          1.037    26.420    cpu/regs/EXE_RS1_reg[16]_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.124    26.544 r  cpu/regs/EXE_RS2[27]_i_2/O
                         net (fo=1, routed)           0.286    26.831    cpu/regs/EXE_RS2[27]_i_2_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.124    26.955 r  cpu/regs/EXE_RS2[27]_i_1/O
                         net (fo=1, routed)           0.000    26.955    cpu/regs_n_31
    SLICE_X50Y13         FDRE                                         r  cpu/EXE_RS2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.447    26.492    cpu/counter_reg_BUFG[0]
    SLICE_X50Y13         FDRE                                         r  cpu/EXE_RS2_reg[27]/C
                         clock pessimism              0.774    27.266    
                         clock uncertainty           -0.035    27.231    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.081    27.312    cpu/EXE_RS2_reg[27]
  -------------------------------------------------------------------
                         required time                         27.312    
                         arrival time                         -26.955    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 imem/idata_reg_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_RS1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk rise@20.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        9.416ns  (logic 3.322ns (35.281%)  route 6.094ns (64.719%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.486ns = ( 26.486 - 20.000 ) 
    Source Clock Delay      (SCD):    7.418ns = ( 17.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           5.715    15.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.811 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.607    17.418    imem/idata_reg_7_8
    RAMB36_X0Y7          RAMB36E1                                     r  imem/idata_reg_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.872 r  imem/idata_reg_5/DOBDO[3]
                         net (fo=1, routed)           1.812    21.684    imem/mdata_reg[23]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124    21.808 r  imem/ram_i_159/O
                         net (fo=1, routed)           1.310    23.118    cpu/seg_data_reg[23]
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.124    23.242 r  cpu/ram_i_57/O
                         net (fo=1, routed)           0.466    23.708    cpu/ram_i_57_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.832 r  cpu/ram_i_15/O
                         net (fo=15, routed)          0.783    24.615    cpu/MDATA[23]
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.739 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.632    25.371    cpu/WR_RS[31]_i_4_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.124    25.495 r  cpu/WR_RS[11]_i_2/O
                         net (fo=3, routed)           0.687    26.182    cpu/regs/EXE_RS1_reg[11]
    SLICE_X47Y16         LUT6 (Prop_lut6_I1_O)        0.124    26.306 r  cpu/regs/EXE_RS1[11]_i_2/O
                         net (fo=1, routed)           0.403    26.709    cpu/alu/div/EXE_RS1_reg[11]
    SLICE_X47Y16         LUT6 (Prop_lut6_I5_O)        0.124    26.833 r  cpu/alu/div/EXE_RS1[11]_i_1/O
                         net (fo=1, routed)           0.000    26.833    cpu/alu_n_122
    SLICE_X47Y16         FDRE                                         r  cpu/EXE_RS1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.441    26.486    cpu/counter_reg_BUFG[0]
    SLICE_X47Y16         FDRE                                         r  cpu/EXE_RS1_reg[11]/C
                         clock pessimism              0.774    27.260    
                         clock uncertainty           -0.035    27.225    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.029    27.254    cpu/EXE_RS1_reg[11]
  -------------------------------------------------------------------
                         required time                         27.254    
                         arrival time                         -26.833    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 imem/idata_reg_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_RS1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk rise@20.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        9.416ns  (logic 3.322ns (35.279%)  route 6.094ns (64.721%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 26.489 - 20.000 ) 
    Source Clock Delay      (SCD):    7.418ns = ( 17.418 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           5.715    15.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    15.811 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.607    17.418    imem/idata_reg_7_8
    RAMB36_X0Y7          RAMB36E1                                     r  imem/idata_reg_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.872 r  imem/idata_reg_5/DOBDO[3]
                         net (fo=1, routed)           1.812    21.684    imem/mdata_reg[23]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124    21.808 r  imem/ram_i_159/O
                         net (fo=1, routed)           1.310    23.118    cpu/seg_data_reg[23]
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.124    23.242 r  cpu/ram_i_57/O
                         net (fo=1, routed)           0.466    23.708    cpu/ram_i_57_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I0_O)        0.124    23.832 r  cpu/ram_i_15/O
                         net (fo=15, routed)          0.783    24.615    cpu/MDATA[23]
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.739 r  cpu/WR_RS[31]_i_4/O
                         net (fo=9, routed)           0.520    25.260    cpu/WR_RS[31]_i_4_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.384 r  cpu/WR_RS[31]_i_3/O
                         net (fo=48, routed)          0.666    26.049    cpu/regs/EXE_RS1_reg[16]_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I4_O)        0.124    26.173 r  cpu/regs/EXE_RS1[30]_i_2/O
                         net (fo=1, routed)           0.537    26.710    cpu/alu/div/EXE_RS1_reg[30]
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124    26.834 r  cpu/alu/div/EXE_RS1[30]_i_1/O
                         net (fo=1, routed)           0.000    26.834    cpu/alu_n_103
    SLICE_X44Y12         FDRE                                         r  cpu/EXE_RS1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.444    26.489    cpu/counter_reg_BUFG[0]
    SLICE_X44Y12         FDRE                                         r  cpu/EXE_RS1_reg[30]/C
                         clock pessimism              0.774    27.263    
                         clock uncertainty           -0.035    27.228    
    SLICE_X44Y12         FDRE (Setup_fdre_C_D)        0.031    27.259    cpu/EXE_RS1_reg[30]
  -------------------------------------------------------------------
                         required time                         27.259    
                         arrival time                         -26.834    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk fall@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.798ns  (logic 2.127ns (24.175%)  route 6.671ns (75.825%))
  Logic Levels:           9  (LUT2=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.538ns = ( 16.538 - 10.000 ) 
    Source Clock Delay      (SCD):    7.372ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.561     7.372    cpu/counter_reg_BUFG[0]
    SLICE_X42Y14         FDRE                                         r  cpu/MEM_ADDR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     7.890 r  cpu/MEM_ADDR_reg[21]/Q
                         net (fo=5, routed)           0.822     8.713    cpu/MADDR[21]
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  cpu/rx_fifo_i_9/O
                         net (fo=1, routed)           0.291     9.128    cpu/rx_fifo_i_9_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.252 r  cpu/rx_fifo_i_6/O
                         net (fo=1, routed)           0.619     9.871    cpu/rx_fifo_i_6_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  cpu/rx_fifo_i_4/O
                         net (fo=3, routed)           0.465    10.460    cpu/rx_fifo_i_4_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.584 r  cpu/rx_fifo_i_3/O
                         net (fo=6, routed)           0.315    10.899    cpu/rx_fifo_i_3_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.023 r  cpu/seg_data[31]_i_2/O
                         net (fo=5, routed)           0.433    11.456    cpu/seg_data[31]_i_2_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    11.580 r  cpu/ram_i_308/O
                         net (fo=64, routed)          1.469    13.049    cpu/leds/MDATA1
    SLICE_X52Y16         LUT4 (Prop_lut4_I0_O)        0.150    13.199 r  cpu/ram_i_173/O
                         net (fo=1, routed)           0.881    14.080    cpu/ram_i_173_n_0
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.360    14.440 r  cpu/ram_i_62/O
                         net (fo=1, routed)           0.430    14.870    cpu/ram_i_62_n_0
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.355    15.225 r  cpu/ram_i_17/O
                         net (fo=14, routed)          0.946    16.171    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    14.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.045 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.493    16.538    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.846    17.384    
                         clock uncertainty           -0.035    17.348    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    16.611    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -16.171    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk fall@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 1.898ns (21.568%)  route 6.902ns (78.432%))
  Logic Levels:           9  (LUT2=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 16.540 - 10.000 ) 
    Source Clock Delay      (SCD):    7.372ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.561     7.372    cpu/counter_reg_BUFG[0]
    SLICE_X42Y14         FDRE                                         r  cpu/MEM_ADDR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     7.890 r  cpu/MEM_ADDR_reg[21]/Q
                         net (fo=5, routed)           0.822     8.713    cpu/MADDR[21]
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  cpu/rx_fifo_i_9/O
                         net (fo=1, routed)           0.291     9.128    cpu/rx_fifo_i_9_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.252 r  cpu/rx_fifo_i_6/O
                         net (fo=1, routed)           0.619     9.871    cpu/rx_fifo_i_6_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  cpu/rx_fifo_i_4/O
                         net (fo=3, routed)           0.465    10.460    cpu/rx_fifo_i_4_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.584 r  cpu/rx_fifo_i_3/O
                         net (fo=6, routed)           0.315    10.899    cpu/rx_fifo_i_3_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.023 r  cpu/seg_data[31]_i_2/O
                         net (fo=5, routed)           0.433    11.456    cpu/seg_data[31]_i_2_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    11.580 r  cpu/ram_i_308/O
                         net (fo=64, routed)          1.486    13.066    cpu/leds/MDATA1
    SLICE_X50Y16         LUT4 (Prop_lut4_I0_O)        0.124    13.190 r  cpu/ram_i_161/O
                         net (fo=1, routed)           0.944    14.135    cpu/ram_i_161_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I1_O)        0.157    14.292 r  cpu/ram_i_58/O
                         net (fo=1, routed)           0.430    14.721    cpu/ram_i_58_n_0
    SLICE_X52Y16         LUT2 (Prop_lut2_I1_O)        0.355    15.076 r  cpu/ram_i_15/O
                         net (fo=15, routed)          1.096    16.172    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    14.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.045 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.495    16.540    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.846    17.386    
                         clock uncertainty           -0.035    17.350    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    16.613    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.613    
                         arrival time                         -16.172    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 cpu/MEM_ADDR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpuclk fall@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 2.127ns (24.212%)  route 6.658ns (75.788%))
  Logic Levels:           9  (LUT2=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.540ns = ( 16.540 - 10.000 ) 
    Source Clock Delay      (SCD):    7.372ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.561     7.372    cpu/counter_reg_BUFG[0]
    SLICE_X42Y14         FDRE                                         r  cpu/MEM_ADDR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     7.890 r  cpu/MEM_ADDR_reg[21]/Q
                         net (fo=5, routed)           0.822     8.713    cpu/MADDR[21]
    SLICE_X42Y14         LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  cpu/rx_fifo_i_9/O
                         net (fo=1, routed)           0.291     9.128    cpu/rx_fifo_i_9_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.252 r  cpu/rx_fifo_i_6/O
                         net (fo=1, routed)           0.619     9.871    cpu/rx_fifo_i_6_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  cpu/rx_fifo_i_4/O
                         net (fo=3, routed)           0.465    10.460    cpu/rx_fifo_i_4_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.584 r  cpu/rx_fifo_i_3/O
                         net (fo=6, routed)           0.315    10.899    cpu/rx_fifo_i_3_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.023 r  cpu/seg_data[31]_i_2/O
                         net (fo=5, routed)           0.433    11.456    cpu/seg_data[31]_i_2_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    11.580 r  cpu/ram_i_308/O
                         net (fo=64, routed)          1.469    13.049    cpu/leds/MDATA1
    SLICE_X52Y16         LUT4 (Prop_lut4_I0_O)        0.150    13.199 r  cpu/ram_i_173/O
                         net (fo=1, routed)           0.881    14.080    cpu/ram_i_173_n_0
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.360    14.440 r  cpu/ram_i_62/O
                         net (fo=1, routed)           0.430    14.870    cpu/ram_i_62_n_0
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.355    15.225 r  cpu/ram_i_17/O
                         net (fo=14, routed)          0.932    16.157    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    14.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.045 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.495    16.540    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.846    17.386    
                         clock uncertainty           -0.035    17.350    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    16.613    dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.613    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                  0.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.115%)  route 0.239ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.936ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.550     3.327    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X32Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     3.468 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.239     3.707    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[14]
    SLICE_X36Y23         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.817     3.936    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X36Y23         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.347     3.589    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.066     3.655    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.247%)  route 0.218ns (60.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.550     3.327    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X32Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     3.468 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.218     3.687    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[23]
    SLICE_X36Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.816     3.935    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X36Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.347     3.588    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.046     3.634    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.634    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.801%)  route 0.202ns (55.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.936ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.550     3.327    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X34Y23         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164     3.491 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.202     3.694    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[6]
    SLICE_X37Y23         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.817     3.936    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X37Y23         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.347     3.589    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.047     3.636    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.905%)  route 0.185ns (59.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.550     3.327    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X32Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.128     3.455 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.185     3.640    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[5]
    SLICE_X36Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.816     3.935    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X36Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.347     3.588    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)        -0.006     3.582    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.637%)  route 0.221ns (63.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.936ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.550     3.327    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X33Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.128     3.455 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.221     3.677    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[12]
    SLICE_X36Y23         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.817     3.936    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X36Y23         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.347     3.589    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.017     3.606    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.151%)  route 0.184ns (42.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.560     3.337    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/aclk
    SLICE_X34Y38         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.148     3.485 f  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.184     3.670    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_fin[16]
    SLICE_X37Y37         LUT1 (Prop_lut1_I0_O)        0.098     3.768 r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[16]_i_1__2/O
                         net (fo=1, routed)           0.000     3.768    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[16]
    SLICE_X37Y37         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.828     3.947    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X37Y37         FDRE                                         r  cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.347     3.600    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.092     3.692    cpu/alu/div/divideru/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.692    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.482%)  route 0.205ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.550     3.327    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X33Y25         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.128     3.455 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.205     3.660    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[9]
    SLICE_X36Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.816     3.935    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X36Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.347     3.588    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)        -0.006     3.582    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.451%)  route 0.241ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.550     3.327    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X34Y26         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     3.491 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=2, routed)           0.241     3.733    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/D[13]
    SLICE_X44Y26         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.819     3.938    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X44Y26         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.347     3.591    
    SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.055     3.646    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.279ns (56.869%)  route 0.212ns (43.131%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    3.326ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.549     3.326    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X34Y24         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     3.490 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.212     3.702    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[31][4]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.045     3.747 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/i_reg_arch_simp.i_q.q_i[7]_i_5/O
                         net (fo=1, routed)           0.000     3.747    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/i_reg_arch_simp.i_q.q_i[7]_i_5_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.817 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.817    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/D[4]
    SLICE_X38Y29         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.821     3.940    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X38Y29         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]/C
                         clock pessimism             -0.347     3.593    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.134     3.727    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.300%)  route 0.282ns (66.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.552     3.329    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X35Y22         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     3.470 r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.282     3.753    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[10]
    SLICE_X39Y22         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.819     3.938    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X39Y22         FDRE                                         r  cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.347     3.591    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.070     3.661    cpu/alu/div/dividers/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.661    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { counter_reg[0]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         20.000      15.725     DSP48_X1Y7    dfpu/fpmul/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         20.000      16.313     DSP48_X1Y11   dfpu/fpmul/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y3   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y3   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y0   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y0   dmem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y27  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[4].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y27  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[4].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y27  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[5].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y27  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[5].i_srl16e1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y25  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.runt_srl_loop.i_srl16e/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y25  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y25  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y25  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[1].i_srl16e0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y25  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[1].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y5   cpu/alu/mul/su_mul/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X52Y26  dfpu/fpadd/inst/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[3].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[3].i_srl16e0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[3].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y26  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[3].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X10Y28  cpu/alu/mul/ss_mulh/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/dN_hlutnm.srl_loop[6].i_srl16e0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  segclk
  To Clock:  segclk

Setup :            0  Failing Endpoints,  Worst Slack  1310718.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   655359.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1310718.875ns  (required time - arrival time)
  Source:                 segs/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Destination:            segs/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Path Group:             segclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1310720.000ns  (segclk rise@1310720.000ns - segclk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 1310720.625 - 1310720.000 ) 
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock segclk rise edge)     0.000     0.000 r  
    SLICE_X43Y27         FDRE                         0.000     0.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.730     0.730    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     1.186 f  segs/state_reg[0]/Q
                         net (fo=14, routed)          0.524     1.710    segs/state[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     1.834 r  segs/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    segs/p_1_in[0]
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock segclk rise edge) 1310720.000 1310720.000 r  
    SLICE_X43Y27         FDRE                         0.000 1310720.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.631 1310720.625    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[0]/C
                         clock pessimism              0.099 1310720.750    
                         clock uncertainty           -0.035 1310720.750    
    SLICE_X44Y20         FDRE (Setup_fdre_C_D)        0.029 1310720.750    segs/state_reg[0]
  -------------------------------------------------------------------
                         required time                      1310720.750    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                              1310718.875    

Slack (MET) :             1310719.000ns  (required time - arrival time)
  Source:                 segs/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Destination:            segs/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Path Group:             segclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1310720.000ns  (segclk rise@1310720.000ns - segclk rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.712ns (61.369%)  route 0.448ns (38.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 1310720.625 - 1310720.000 ) 
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock segclk rise edge)     0.000     0.000 r  
    SLICE_X43Y27         FDRE                         0.000     0.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.730     0.730    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.419     1.149 r  segs/state_reg[1]/Q
                         net (fo=13, routed)          0.448     1.597    segs/state[1]
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.293     1.890 r  segs/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    segs/p_1_in[1]
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock segclk rise edge) 1310720.000 1310720.000 r  
    SLICE_X43Y27         FDRE                         0.000 1310720.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.631 1310720.625    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[1]/C
                         clock pessimism              0.099 1310720.750    
                         clock uncertainty           -0.035 1310720.750    
    SLICE_X44Y20         FDRE (Setup_fdre_C_D)        0.075 1310720.875    segs/state_reg[1]
  -------------------------------------------------------------------
                         required time                      1310720.750    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                              1310719.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segs/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Destination:            segs/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Path Group:             segclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (segclk rise@0.000ns - segclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.464%)  route 0.187ns (50.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock segclk rise edge)     0.000     0.000 r  
    SLICE_X43Y27         FDRE                         0.000     0.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.319     0.319    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.460 r  segs/state_reg[0]/Q
                         net (fo=14, routed)          0.187     0.647    segs/state[0]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.042     0.689 r  segs/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.689    segs/p_1_in[1]
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock segclk rise edge)     0.000     0.000 r  
    SLICE_X43Y27         FDRE                         0.000     0.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.365     0.365    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[1]/C
                         clock pessimism             -0.046     0.319    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.107     0.426    segs/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 segs/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Destination:            segs/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by segclk  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Path Group:             segclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (segclk rise@0.000ns - segclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock segclk rise edge)     0.000     0.000 r  
    SLICE_X43Y27         FDRE                         0.000     0.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.319     0.319    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     0.460 f  segs/state_reg[0]/Q
                         net (fo=14, routed)          0.187     0.647    segs/state[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.692 r  segs/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.692    segs/p_1_in[0]
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock segclk rise edge)     0.000     0.000 r  
    SLICE_X43Y27         FDRE                         0.000     0.000 r  counter_reg[16]/Q
                         net (fo=3, routed)           0.365     0.365    segs/out
    SLICE_X44Y20         FDRE                                         r  segs/state_reg[0]/C
                         clock pessimism             -0.046     0.319    
    SLICE_X44Y20         FDRE (Hold_fdre_C_D)         0.091     0.410    segs/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         segclk
Waveform(ns):       { 0.000 655360.000 }
Period(ns):         1310720.000
Sources:            { counter_reg[16]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1310719.992  1310718.944  SLICE_X44Y20  segs/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1310719.992  1310718.944  SLICE_X44Y20  segs/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         655359.938   655359.414   SLICE_X44Y20  segs/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         655359.938   655359.414   SLICE_X44Y20  segs/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         655360.054   655359.530   SLICE_X44Y20  segs/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         655360.054   655359.530   SLICE_X44Y20  segs/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         655359.996   655359.472   SLICE_X44Y20  segs/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         655359.996   655359.472   SLICE_X44Y20  segs/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         655359.996   655359.472   SLICE_X44Y20  segs/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         655359.996   655359.472   SLICE_X44Y20  segs/state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  uartclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack     8675.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4339.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8675.456ns  (required time - arrival time)
  Source:                 uart/tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.580ns (15.159%)  route 3.246ns (84.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 8680.918 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.200     1.200    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     1.656 f  uart/tx/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          2.718     4.374    uart/tx/state[1]
    SLICE_X49Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.498 r  uart/tx/tx_shift[0]_i_1/O
                         net (fo=1, routed)           0.528     5.026    uart/tx/tx_shift[0]_i_1_n_0
    SLICE_X49Y39         FDSE                                         r  uart/tx/tx_shift_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.918  8680.918    uart/tx/uartClk_reg_n_0
    SLICE_X49Y39         FDSE                                         r  uart/tx/tx_shift_reg[0]/C
                         clock pessimism              0.029  8680.947    
                         clock uncertainty           -0.035  8680.912    
    SLICE_X49Y39         FDSE (Setup_fdse_C_S)       -0.429  8680.483    uart/tx/tx_shift_reg[0]
  -------------------------------------------------------------------
                         required time                       8680.483    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                               8675.456    

Slack (MET) :             8676.792ns  (required time - arrival time)
  Source:                 uart/tx/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.715ns (27.761%)  route 1.861ns (72.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 8680.918 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.340     1.340    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.419     1.759 r  uart/tx/dataCount_reg[2]/Q
                         net (fo=5, routed)           0.862     2.621    uart/tx/dataCount[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.296     2.917 r  uart/tx/tx_shift[8]_i_1/O
                         net (fo=10, routed)          0.999     3.915    uart/tx/tx_shift[8]_i_1_n_0
    SLICE_X49Y39         FDSE                                         r  uart/tx/tx_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.918  8680.918    uart/tx/uartClk_reg_n_0
    SLICE_X49Y39         FDSE                                         r  uart/tx/tx_shift_reg[0]/C
                         clock pessimism              0.029  8680.947    
                         clock uncertainty           -0.035  8680.912    
    SLICE_X49Y39         FDSE (Setup_fdse_C_CE)      -0.205  8680.707    uart/tx/tx_shift_reg[0]
  -------------------------------------------------------------------
                         required time                       8680.708    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                               8676.792    

Slack (MET) :             8676.818ns  (required time - arrival time)
  Source:                 uart/tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.580ns (16.753%)  route 2.882ns (83.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.200     1.200    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     1.656 r  uart/tx/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          2.882     4.538    uart/tx/state[1]
    SLICE_X58Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.662 r  uart/tx/tx_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     4.662    uart/tx/n_tx_shift[6]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.032  8681.480    uart/tx/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                       8681.480    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                               8676.818    

Slack (MET) :             8676.836ns  (required time - arrival time)
  Source:                 uart/tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.605ns (17.350%)  route 2.882ns (82.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.200     1.200    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     1.656 r  uart/tx/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          2.882     4.538    uart/tx/state[1]
    SLICE_X58Y34         LUT3 (Prop_lut3_I1_O)        0.149     4.687 r  uart/tx/tx_shift[7]_i_1/O
                         net (fo=1, routed)           0.000     4.687    uart/tx/n_tx_shift[7]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[7]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.075  8681.523    uart/tx/tx_shift_reg[7]
  -------------------------------------------------------------------
                         required time                       8681.523    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                               8676.836    

Slack (MET) :             8676.985ns  (required time - arrival time)
  Source:                 uart/tx/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.715ns (24.490%)  route 2.205ns (75.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.340     1.340    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.419     1.759 r  uart/tx/dataCount_reg[2]/Q
                         net (fo=5, routed)           0.862     2.621    uart/tx/dataCount[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.296     2.917 r  uart/tx/tx_shift[8]_i_1/O
                         net (fo=10, routed)          1.343     4.260    uart/tx/tx_shift[8]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[1]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205  8681.243    uart/tx/tx_shift_reg[1]
  -------------------------------------------------------------------
                         required time                       8681.244    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                               8676.985    

Slack (MET) :             8676.985ns  (required time - arrival time)
  Source:                 uart/tx/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.715ns (24.490%)  route 2.205ns (75.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.340     1.340    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.419     1.759 r  uart/tx/dataCount_reg[2]/Q
                         net (fo=5, routed)           0.862     2.621    uart/tx/dataCount[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.296     2.917 r  uart/tx/tx_shift[8]_i_1/O
                         net (fo=10, routed)          1.343     4.260    uart/tx/tx_shift[8]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205  8681.243    uart/tx/tx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                       8681.244    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                               8676.985    

Slack (MET) :             8676.985ns  (required time - arrival time)
  Source:                 uart/tx/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.715ns (24.490%)  route 2.205ns (75.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.340     1.340    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.419     1.759 r  uart/tx/dataCount_reg[2]/Q
                         net (fo=5, routed)           0.862     2.621    uart/tx/dataCount[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.296     2.917 r  uart/tx/tx_shift[8]_i_1/O
                         net (fo=10, routed)          1.343     4.260    uart/tx/tx_shift[8]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205  8681.243    uart/tx/tx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                       8681.244    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                               8676.985    

Slack (MET) :             8676.985ns  (required time - arrival time)
  Source:                 uart/tx/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.715ns (24.490%)  route 2.205ns (75.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.340     1.340    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.419     1.759 r  uart/tx/dataCount_reg[2]/Q
                         net (fo=5, routed)           0.862     2.621    uart/tx/dataCount[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.296     2.917 r  uart/tx/tx_shift[8]_i_1/O
                         net (fo=10, routed)          1.343     4.260    uart/tx/tx_shift[8]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205  8681.243    uart/tx/tx_shift_reg[4]
  -------------------------------------------------------------------
                         required time                       8681.244    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                               8676.985    

Slack (MET) :             8676.985ns  (required time - arrival time)
  Source:                 uart/tx/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.715ns (24.490%)  route 2.205ns (75.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.340     1.340    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.419     1.759 r  uart/tx/dataCount_reg[2]/Q
                         net (fo=5, routed)           0.862     2.621    uart/tx/dataCount[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.296     2.917 r  uart/tx/tx_shift[8]_i_1/O
                         net (fo=10, routed)          1.343     4.260    uart/tx/tx_shift[8]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[5]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205  8681.243    uart/tx/tx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                       8681.244    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                               8676.985    

Slack (MET) :             8676.985ns  (required time - arrival time)
  Source:                 uart/tx/dataCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8680.000ns  (uartclk rise@8680.000ns - uartclk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.715ns (24.490%)  route 2.205ns (75.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.340     1.340    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.419     1.759 r  uart/tx/dataCount_reg[2]/Q
                         net (fo=5, routed)           0.862     2.621    uart/tx/dataCount[2]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.296     2.917 r  uart/tx/tx_shift[8]_i_1/O
                         net (fo=10, routed)          1.343     4.260    uart/tx/tx_shift[8]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/C
                         clock pessimism              0.089  8681.483    
                         clock uncertainty           -0.035  8681.448    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205  8681.243    uart/tx/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                       8681.244    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                               8676.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart/tx/dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.880%)  route 0.147ns (44.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.622ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.606     0.606    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  uart/tx/dataCount_reg[1]/Q
                         net (fo=6, routed)           0.147     0.894    uart/tx/dataCount[1]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.939 r  uart/tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    uart/tx/n_state[0]
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.622     0.622    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.040     0.582    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.091     0.673    uart/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 uart/tx/dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/dataCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.606     0.606    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  uart/tx/dataCount_reg[0]/Q
                         net (fo=6, routed)           0.190     0.937    uart/tx/dataCount[0]
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.042     0.979 r  uart/tx/dataCount[3]_i_3/O
                         net (fo=1, routed)           0.000     0.979    uart/tx/dataCount[3]_i_3_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.693     0.693    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[3]/C
                         clock pessimism             -0.087     0.606    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.107     0.713    uart/tx/dataCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uart/tx/dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/dataCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.606     0.606    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  uart/tx/dataCount_reg[0]/Q
                         net (fo=6, routed)           0.192     0.939    uart/tx/dataCount[0]
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.043     0.982 r  uart/tx/dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.982    uart/tx/dataCount[2]_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.693     0.693    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[2]/C
                         clock pessimism             -0.087     0.606    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.107     0.713    uart/tx/dataCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 uart/tx/dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/dataCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.606     0.606    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.747 f  uart/tx/dataCount_reg[0]/Q
                         net (fo=6, routed)           0.190     0.937    uart/tx/dataCount[0]
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.982 r  uart/tx/dataCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.982    uart/tx/dataCount[0]_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.693     0.693    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[0]/C
                         clock pessimism             -0.087     0.606    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.091     0.697    uart/tx/dataCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 uart/tx/dataCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/dataCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.606     0.606    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  uart/tx/dataCount_reg[0]/Q
                         net (fo=6, routed)           0.192     0.939    uart/tx/dataCount[0]
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.984 r  uart/tx/dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.984    uart/tx/dataCount[1]_i_1_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.693     0.693    uart/tx/uartClk_reg_n_0
    SLICE_X51Y30         FDRE                                         r  uart/tx/dataCount_reg[1]/C
                         clock pessimism             -0.087     0.606    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.092     0.698    uart/tx/dataCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart/tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.622ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.546     0.546    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  uart/tx/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.242     0.930    uart/tx/state[1]
    SLICE_X49Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.975 r  uart/tx/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.975    uart/tx/n_state[1]
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.622     0.622    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.076     0.546    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.092     0.638    uart/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 uart/tx/tx_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.770%)  route 0.228ns (50.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.774     0.774    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.128     0.902 r  uart/tx/tx_shift_reg[3]/Q
                         net (fo=1, routed)           0.228     1.130    uart/tx/tx_shift_reg_n_0_[3]
    SLICE_X58Y34         LUT3 (Prop_lut3_I0_O)        0.098     1.228 r  uart/tx/tx_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.228    uart/tx/n_tx_shift[2]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/C
                         clock pessimism             -0.099     0.774    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.092     0.866    uart/tx/tx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 uart/tx/tx_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.682%)  route 0.229ns (50.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.774     0.774    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.128     0.902 r  uart/tx/tx_shift_reg[5]/Q
                         net (fo=1, routed)           0.229     1.131    uart/tx/tx_shift_reg_n_0_[5]
    SLICE_X58Y34         LUT3 (Prop_lut3_I0_O)        0.098     1.229 r  uart/tx/tx_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.229    uart/tx/n_tx_shift[4]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/C
                         clock pessimism             -0.099     0.774    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.092     0.866    uart/tx/tx_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 uart/tx/tx_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.374%)  route 0.470ns (71.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.774     0.774    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     0.915 r  uart/tx/tx_shift_reg[4]/Q
                         net (fo=1, routed)           0.470     1.384    uart/tx/tx_shift_reg_n_0_[4]
    SLICE_X58Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.429 r  uart/tx/tx_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.429    uart/tx/n_tx_shift[3]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/C
                         clock pessimism             -0.099     0.774    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.107     0.881    uart/tx/tx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 uart/tx/tx_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/tx_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.226ns (34.269%)  route 0.433ns (65.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.774     0.774    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.128     0.902 r  uart/tx/tx_shift_reg[7]/Q
                         net (fo=1, routed)           0.433     1.335    uart/tx/tx_shift_reg_n_0_[7]
    SLICE_X58Y34         LUT3 (Prop_lut3_I0_O)        0.098     1.433 r  uart/tx/tx_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.433    uart/tx/n_tx_shift[6]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/C
                         clock pessimism             -0.099     0.774    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.092     0.866    uart/tx/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.567    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uartclk
Waveform(ns):       { 0.000 4340.000 }
Period(ns):         8680.000
Sources:            { uart/tx/uartClk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X51Y30  uart/tx/dataCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X51Y30  uart/tx/dataCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X51Y30  uart/tx/dataCount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X51Y30  uart/tx/dataCount_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         8680.000    8679.000   SLICE_X49Y39  uart/tx/tx_shift_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X58Y34  uart/tx/tx_shift_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X58Y34  uart/tx/tx_shift_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8680.000    8679.000   SLICE_X58Y34  uart/tx/tx_shift_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4340.000    4339.499   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4340.000    4339.499   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.499   SLICE_X51Y30  uart/tx/dataCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.499   SLICE_X51Y30  uart/tx/dataCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.499   SLICE_X51Y30  uart/tx/dataCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.499   SLICE_X51Y30  uart/tx/dataCount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.499   SLICE_X58Y33  uart/tx/tx_shift_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X51Y30  uart/tx/dataCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X49Y30  uart/tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X51Y30  uart/tx/dataCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X51Y30  uart/tx/dataCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X51Y30  uart/tx/dataCount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X51Y30  uart/tx/dataCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X51Y30  uart/tx/dataCount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4340.000    4339.500   SLICE_X51Y30  uart/tx/dataCount_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 1.317ns (15.069%)  route 7.423ns (84.931%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.403 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    counter_reg[12]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.740 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.740    counter_reg[16]_i_1_n_7
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.433    14.838    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.000    14.838    
                         clock uncertainty           -0.035    14.803    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)        0.062    14.865    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 1.314ns (15.039%)  route 7.423ns (84.961%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.403 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.737 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.737    counter_reg[12]_i_1_n_6
    SLICE_X43Y26         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.000    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    14.864    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 1.293ns (14.835%)  route 7.423ns (85.165%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.403 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.716    counter_reg[12]_i_1_n_4
    SLICE_X43Y26         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.000    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    14.864    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.219ns (14.105%)  route 7.423ns (85.895%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.403 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.642 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.642    counter_reg[12]_i_1_n_5
    SLICE_X43Y26         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.000    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    14.864    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 1.203ns (13.946%)  route 7.423ns (86.054%))
  Logic Levels:           6  (BUFG=1 CARRY4=4 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.403 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.403    counter_reg[8]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.626 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.626    counter_reg[12]_i_1_n_7
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.432    14.837    clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.000    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.062    14.864    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 1.200ns (13.916%)  route 7.423ns (86.084%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.623 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.623    counter_reg[8]_i_1_n_6
    SLICE_X43Y25         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.035    14.800    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    14.862    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 1.179ns (13.706%)  route 7.423ns (86.294%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.602 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.602    counter_reg[8]_i_1_n_4
    SLICE_X43Y25         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.035    14.800    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    14.862    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 1.105ns (12.957%)  route 7.423ns (87.043%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.528 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.528    counter_reg[8]_i_1_n_5
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.035    14.800    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    14.862    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 1.089ns (12.794%)  route 7.423ns (87.206%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.280 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.289    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.512 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.512    counter_reg[8]_i_1_n_7
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.035    14.800    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.062    14.862    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 1.086ns (12.776%)  route 7.414ns (87.224%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.699     7.510    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.634 f  ram_i_1/O
                         net (fo=1, routed)           0.000     7.634    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.166 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.166    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.500 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.500    counter_reg[4]_i_1_n_6
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.430    14.835    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.000    14.835    
                         clock uncertainty           -0.035    14.800    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.062    14.862    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.497ns  (logic 0.141ns (4.032%)  route 3.356ns (95.968%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    13.497 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.497    counter_reg[0]_i_1_n_7
    SLICE_X43Y23         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818    12.008    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty            0.035    12.043    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105    12.148    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.148    
                         arrival time                          13.497    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.533ns  (logic 0.177ns (5.010%)  route 3.356ns (94.990%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    13.533 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.533    counter_reg[0]_i_1_n_6
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818    12.008    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty            0.035    12.043    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105    12.148    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.148    
                         arrival time                          13.533    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.573ns  (logic 0.217ns (6.073%)  route 3.356ns (93.927%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146    13.573 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.573    counter_reg[0]_i_1_n_5
    SLICE_X43Y23         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818    12.008    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty            0.035    12.043    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105    12.148    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.148    
                         arrival time                          13.573    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.593ns  (logic 0.237ns (6.596%)  route 3.356ns (93.404%))
  Logic Levels:           3  (BUFG=1 CARRY4=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166    13.593 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.593    counter_reg[0]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.818    12.008    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty            0.035    12.043    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105    12.148    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.148    
                         arrival time                          13.593    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.633ns  (logic 0.277ns (7.624%)  route 3.356ns (92.376%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.579 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.633 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.633    counter_reg[4]_i_1_n_7
    SLICE_X43Y24         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817    12.007    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty            0.035    12.042    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105    12.147    counter_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          13.633    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.644ns  (logic 0.288ns (7.903%)  route 3.356ns (92.097%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.579 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.644 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.644    counter_reg[4]_i_1_n_5
    SLICE_X43Y24         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817    12.007    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty            0.035    12.042    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105    12.147    counter_reg[6]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          13.644    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.669ns  (logic 0.313ns (8.530%)  route 3.356ns (91.470%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.579 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    13.669 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.669    counter_reg[4]_i_1_n_6
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817    12.007    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty            0.035    12.042    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105    12.147    counter_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          13.669    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.669ns  (logic 0.313ns (8.530%)  route 3.356ns (91.470%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.579 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    13.669 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.669    counter_reg[4]_i_1_n_4
    SLICE_X43Y24         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817    12.007    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty            0.035    12.042    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105    12.147    counter_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          13.669    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.681ns  (logic 0.316ns (8.584%)  route 3.365ns (91.416%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.579 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.618 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.627    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.681 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.681    counter_reg[8]_i_1_n_7
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817    12.007    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty            0.035    12.042    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.105    12.147    counter_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          13.681    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 counter_reg[0]/Q
                            (clock source 'cpuclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@10.000ns - cpuclk fall@10.000ns)
  Data Path Delay:        3.692ns  (logic 0.327ns (8.856%)  route 3.365ns (91.144%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk fall edge)    10.000    10.000 f  
    SLICE_X43Y23         FDRE                         0.000    10.000 f  counter_reg[0]/Q
                         net (fo=1, routed)           2.752    12.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.778 f  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.604    13.382    counter_reg_BUFG[0]
    SLICE_X43Y23         LUT1 (Prop_lut1_I0_O)        0.045    13.427 r  ram_i_1/O
                         net (fo=1, routed)           0.000    13.427    ram_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    13.579 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.579    counter_reg[0]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.618 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.627    counter_reg[4]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.692 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.692    counter_reg[8]_i_1_n_5
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.817    12.007    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.000    12.007    
                         clock uncertainty            0.035    12.042    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.105    12.147    counter_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.147    
                         arrival time                          13.692    
  -------------------------------------------------------------------
                         slack                                  1.545    





---------------------------------------------------------------------------------------------------
From Clock:  segclk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 counter_reg[16]/Q
                            (clock source 'segclk'  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.012ns  (clk rise@655370.000ns - segclk fall@655360.000ns)
  Data Path Delay:        8.615ns  (logic 0.371ns (4.307%)  route 8.264ns (95.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 655374.812 - 655370.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 655360.000 - 655360.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock segclk fall edge) 655360.000 655360.000 f  
    SLICE_X43Y27         FDRE                         0.000 655360.000 f  counter_reg[16]/Q
                         net (fo=3, routed)           8.264 655368.250    clk_seg
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371 655368.625 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000 655368.625    counter_reg[16]_i_1_n_7
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    655370.000 655370.000 r  
    N14                                               0.000 655370.000 r  clk (IN)
                         net (fo=0)                   0.000 655370.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 655371.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 655373.312    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 655373.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.433 655374.812    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.000 655374.812    
                         clock uncertainty           -0.035 655374.750    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)        0.062 655374.812    counter_reg[16]
  -------------------------------------------------------------------
                         required time                      655374.812    
                         arrival time                       -655368.625    
  -------------------------------------------------------------------
                         slack                                  6.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 counter_reg[16]/Q
                            (clock source 'segclk'  {rise@0.000ns fall@655360.000ns period=1310720.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@655360.000ns - segclk fall@655360.000ns)
  Data Path Delay:        3.900ns  (logic 0.115ns (2.949%)  route 3.763ns (96.486%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 655362.000 - 655360.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 655360.000 - 655360.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock segclk fall edge) 655360.000 655360.000 f  
    SLICE_X43Y27         FDRE                         0.000 655360.000 f  counter_reg[16]/Q
                         net (fo=3, routed)           3.763 655363.750    clk_seg
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115 655363.875 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000 655363.875    counter_reg[16]_i_1_n_7
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    655360.000 655360.000 r  
    N14                                               0.000 655360.000 r  clk (IN)
                         net (fo=0)                   0.000 655360.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472 655360.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689 655361.188    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029 655361.188 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.820 655362.000    clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.000 655362.000    
                         clock uncertainty            0.035 655362.062    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.105 655362.188    counter_reg[16]
  -------------------------------------------------------------------
                         required time                      -655362.188    
                         arrival time                       655363.875    
  -------------------------------------------------------------------
                         slack                                  1.688    





---------------------------------------------------------------------------------------------------
From Clock:  uartclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       12.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.840ns  (required time - arrival time)
  Source:                 uart/tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - uartclk rise@0.000ns)
  Data Path Delay:        12.446ns  (logic 0.580ns (4.660%)  route 11.866ns (95.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.493ns = ( 26.493 - 20.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.200     1.200    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     1.656 f  uart/tx/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)         11.866    13.523    uart/tx/state[1]
    SLICE_X49Y38         LUT5 (Prop_lut5_I2_O)        0.124    13.647 r  uart/tx/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.647    uart/state__0[0]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.448    26.493    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000    26.493    
                         clock uncertainty           -0.035    26.458    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.029    26.487    uart/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.487    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                 12.840    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 uart/tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/ustart_reg/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - uartclk rise@0.000ns)
  Data Path Delay:        12.427ns  (logic 0.580ns (4.667%)  route 11.847ns (95.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.493ns = ( 26.493 - 20.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.200     1.200    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     1.656 f  uart/tx/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)         11.847    13.503    uart/tx/state[1]
    SLICE_X49Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.627 r  uart/tx/ustart_i_1/O
                         net (fo=1, routed)           0.000    13.627    uart/tx_n_0
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.448    26.493    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/C
                         clock pessimism              0.000    26.493    
                         clock uncertainty           -0.035    26.458    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.031    26.489    uart/ustart_reg
  -------------------------------------------------------------------
                         required time                         26.489    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.892ns  (required time - arrival time)
  Source:                 uart/tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - uartclk rise@0.000ns)
  Data Path Delay:        12.440ns  (logic 0.574ns (4.614%)  route 11.866ns (95.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.493ns = ( 26.493 - 20.000 ) 
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.200     1.200    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     1.656 r  uart/tx/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)         11.866    13.523    uart/tx/state[1]
    SLICE_X49Y38         LUT4 (Prop_lut4_I2_O)        0.118    13.641 r  uart/tx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.641    uart/state__0[1]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.448    26.493    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000    26.493    
                         clock uncertainty           -0.035    26.458    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)        0.075    26.533    uart/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.533    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                 12.892    

Slack (MET) :             15.647ns  (required time - arrival time)
  Source:                 uart/tx/uartClk_reg/Q
                            (clock source 'uartclk'  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/uartClk_reg/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@4360.000ns - uartclk fall@4340.000ns)
  Data Path Delay:        10.834ns  (logic 0.124ns (1.145%)  route 10.710ns (98.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.488ns = ( 4366.488 - 4360.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4340.000 - 4340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk fall edge) 4340.000  4340.000 f  
    SLICE_X31Y40         FDRE                         0.000  4340.000 f  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)         10.710  4350.710    uart/tx/uartClk_reg_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124  4350.834 r  uart/tx/uartClk_i_1/O
                         net (fo=1, routed)           0.000  4350.834    uart/tx/uartClk_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  uart/tx/uartClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)  4360.000  4360.000 r  
    SLICE_X43Y23         FDRE                         0.000  4360.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954  4364.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4365.044 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.443  4366.488    uart/tx/counter_reg_BUFG[0]
    SLICE_X31Y40         FDRE                                         r  uart/tx/uartClk_reg/C
                         clock pessimism              0.000  4366.488    
                         clock uncertainty           -0.035  4366.453    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.029  4366.481    uart/tx/uartClk_reg
  -------------------------------------------------------------------
                         required time                       4366.482    
                         arrival time                       -4350.834    
  -------------------------------------------------------------------
                         slack                                 15.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 uart/tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/ustart_reg/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.186ns (4.276%)  route 4.164ns (95.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.546     0.546    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     0.687 f  uart/tx/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           4.164     4.851    uart/tx/state[0]
    SLICE_X49Y38         LUT6 (Prop_lut6_I5_O)        0.045     4.896 r  uart/tx/ustart_i_1/O
                         net (fo=1, routed)           0.000     4.896    uart/tx_n_0
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.834     3.953    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/C
                         clock pessimism              0.000     3.953    
                         clock uncertainty            0.035     3.989    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.092     4.081    uart/ustart_reg
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 uart/tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.187ns (4.275%)  route 4.187ns (95.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.546     0.546    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  uart/tx/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           4.187     4.875    uart/tx/state[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.046     4.921 r  uart/tx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.921    uart/state__0[1]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.834     3.953    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     3.953    
                         clock uncertainty            0.035     3.989    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.107     4.096    uart/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.096    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 uart/tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.186ns (4.253%)  route 4.187ns (95.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.546     0.546    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     0.687 f  uart/tx/FSM_sequential_state_reg[0]/Q
                         net (fo=9, routed)           4.187     4.875    uart/tx/state[0]
    SLICE_X49Y38         LUT5 (Prop_lut5_I3_O)        0.045     4.920 r  uart/tx/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.920    uart/state__0[0]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.834     3.953    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     3.953    
                         clock uncertainty            0.035     3.989    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.091     4.080    uart/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.080    
                         arrival time                           4.920    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 uart/tx/uartClk_reg/Q
                            (clock source 'uartclk'  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Destination:            uart/tx/uartClk_reg/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - uartclk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.045ns (0.894%)  route 4.990ns (99.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          4.990     4.990    uart/tx/uartClk_reg_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.045     5.035 r  uart/tx/uartClk_i_1/O
                         net (fo=1, routed)           0.000     5.035    uart/tx/uartClk_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  uart/tx/uartClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.831     3.950    uart/tx/counter_reg_BUFG[0]
    SLICE_X31Y40         FDRE                                         r  uart/tx/uartClk_reg/C
                         clock pessimism              0.000     3.950    
                         clock uncertainty            0.035     3.986    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.091     4.077    uart/tx/uartClk_reg
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           5.035    
  -------------------------------------------------------------------
                         slack                                  0.958    





---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  uartclk

Setup :            0  Failing Endpoints,  Worst Slack       10.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.016ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.996ns  (logic 2.606ns (65.209%)  route 1.390ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[6])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[6]
                         net (fo=1, routed)           1.390  8671.267    uart/tx/dout[6]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.152  8671.419 r  uart/tx/tx_shift[8]_i_2/O
                         net (fo=1, routed)           0.000  8671.419    uart/tx/n_tx_shift[8]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[8]/C
                         clock pessimism              0.000  8681.395    
                         clock uncertainty           -0.035  8681.359    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.075  8681.435    uart/tx/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                       8681.435    
                         arrival time                       -8671.418    
  -------------------------------------------------------------------
                         slack                                 10.016    

Slack (MET) :             10.153ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.817ns  (logic 2.578ns (67.546%)  route 1.239ns (32.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[4])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[4]
                         net (fo=1, routed)           1.239  8671.114    uart/tx/dout[4]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.124  8671.238 r  uart/tx/tx_shift[6]_i_1/O
                         net (fo=1, routed)           0.000  8671.238    uart/tx/n_tx_shift[6]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/C
                         clock pessimism              0.000  8681.395    
                         clock uncertainty           -0.035  8681.359    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.032  8681.392    uart/tx/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                       8681.392    
                         arrival time                       -8671.239    
  -------------------------------------------------------------------
                         slack                                 10.153    

Slack (MET) :             10.296ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.716ns  (logic 2.606ns (70.127%)  route 1.110ns (29.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.110  8670.986    uart/tx/dout[1]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.152  8671.139 r  uart/tx/tx_shift[3]_i_1/O
                         net (fo=1, routed)           0.000  8671.139    uart/tx/n_tx_shift[3]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/C
                         clock pessimism              0.000  8681.395    
                         clock uncertainty           -0.035  8681.359    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.075  8681.435    uart/tx/tx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                       8681.435    
                         arrival time                       -8671.138    
  -------------------------------------------------------------------
                         slack                                 10.296    

Slack (MET) :             10.334ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.679ns  (logic 2.603ns (70.760%)  route 1.076ns (29.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[5])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[5]
                         net (fo=1, routed)           1.076  8670.951    uart/tx/dout[5]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.149  8671.101 r  uart/tx/tx_shift[7]_i_1/O
                         net (fo=1, routed)           0.000  8671.101    uart/tx/n_tx_shift[7]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[7]/C
                         clock pessimism              0.000  8681.395    
                         clock uncertainty           -0.035  8681.359    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.075  8681.435    uart/tx/tx_shift_reg[7]
  -------------------------------------------------------------------
                         required time                       8681.435    
                         arrival time                       -8671.101    
  -------------------------------------------------------------------
                         slack                                 10.334    

Slack (MET) :             10.441ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.527ns  (logic 2.578ns (73.084%)  route 0.949ns (26.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[0]
                         net (fo=1, routed)           0.949  8670.825    uart/tx/dout[0]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.124  8670.949 r  uart/tx/tx_shift[2]_i_1/O
                         net (fo=1, routed)           0.000  8670.949    uart/tx/n_tx_shift[2]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/C
                         clock pessimism              0.000  8681.395    
                         clock uncertainty           -0.035  8681.359    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.031  8681.391    uart/tx/tx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                       8681.391    
                         arrival time                       -8670.949    
  -------------------------------------------------------------------
                         slack                                 10.441    

Slack (MET) :             10.487ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.492ns  (logic 2.578ns (73.821%)  route 0.914ns (26.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 8681.408 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[7])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[7]
                         net (fo=1, routed)           0.914  8670.790    uart/tx/dout[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I1_O)        0.124  8670.914 r  uart/tx/tx_shift[9]_i_1/O
                         net (fo=1, routed)           0.000  8670.914    uart/tx/tx_shift[9]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  uart/tx/tx_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.408  8681.408    uart/tx/uartClk_reg_n_0
    SLICE_X58Y33         FDRE                                         r  uart/tx/tx_shift_reg[9]/C
                         clock pessimism              0.000  8681.408    
                         clock uncertainty           -0.035  8681.373    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.029  8681.402    uart/tx/tx_shift_reg[9]
  -------------------------------------------------------------------
                         required time                       8681.401    
                         arrival time                       -8670.914    
  -------------------------------------------------------------------
                         slack                                 10.487    

Slack (MET) :             10.502ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.467ns  (logic 2.578ns (74.362%)  route 0.889ns (25.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[2])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[2]
                         net (fo=1, routed)           0.889  8670.765    uart/tx/dout[2]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.124  8670.889 r  uart/tx/tx_shift[4]_i_1/O
                         net (fo=1, routed)           0.000  8670.889    uart/tx/n_tx_shift[4]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/C
                         clock pessimism              0.000  8681.395    
                         clock uncertainty           -0.035  8681.359    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.031  8681.391    uart/tx/tx_shift_reg[4]
  -------------------------------------------------------------------
                         required time                       8681.391    
                         arrival time                       -8670.889    
  -------------------------------------------------------------------
                         slack                                 10.502    

Slack (MET) :             10.707ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        3.305ns  (logic 2.574ns (77.881%)  route 0.731ns (22.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 8681.395 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.422ns = ( 8667.422 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.611  8667.422    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[3])
                                                      2.454  8669.876 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[3]
                         net (fo=1, routed)           0.731  8670.607    uart/tx/dout[3]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.120  8670.728 r  uart/tx/tx_shift[5]_i_1/O
                         net (fo=1, routed)           0.000  8670.728    uart/tx/n_tx_shift[5]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.395  8681.395    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[5]/C
                         clock pessimism              0.000  8681.395    
                         clock uncertainty           -0.035  8681.359    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.075  8681.435    uart/tx/tx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                       8681.435    
                         arrival time                       -8670.727    
  -------------------------------------------------------------------
                         slack                                 10.707    

Slack (MET) :             11.873ns  (required time - arrival time)
  Source:                 uart/ustart_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        1.778ns  (logic 0.580ns (32.630%)  route 1.198ns (67.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.035ns = ( 8681.035 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.378ns = ( 8667.378 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.567  8667.378    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456  8667.834 r  uart/ustart_reg/Q
                         net (fo=3, routed)           1.198  8669.031    uart/tx/ustart
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124  8669.155 r  uart/tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000  8669.155    uart/tx/n_state[0]
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.035  8681.035    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000  8681.035    
                         clock uncertainty           -0.035  8681.000    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.029  8681.029    uart/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8681.028    
                         arrival time                       -8669.156    
  -------------------------------------------------------------------
                         slack                                 11.873    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 uart/ustart_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uartclk rise@8680.000ns - cpuclk rise@8660.000ns)
  Data Path Delay:        1.526ns  (logic 0.580ns (38.007%)  route 0.946ns (61.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.035ns = ( 8681.035 - 8680.000 ) 
    Source Clock Delay      (SCD):    7.378ns = ( 8667.378 - 8660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)  8660.000  8660.000 r  
    SLICE_X43Y23         FDRE                         0.000  8660.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715  8665.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  8665.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.567  8667.378    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456  8667.834 r  uart/ustart_reg/Q
                         net (fo=3, routed)           0.946  8668.780    uart/tx/ustart
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.124  8668.904 r  uart/tx/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000  8668.904    uart/tx/n_state[1]
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge) 8680.000  8680.000 r  
    SLICE_X31Y40         FDRE                         0.000  8680.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          1.035  8681.035    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000  8681.035    
                         clock uncertainty           -0.035  8681.000    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.031  8681.031    uart/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8681.031    
                         arrival time                       -8668.904    
  -------------------------------------------------------------------
                         slack                                 12.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.105ns  (arrival time - required time)
  Source:                 uart/ustart_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.256%)  route 0.327ns (63.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.622ns
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.564     3.341    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     3.482 r  uart/ustart_reg/Q
                         net (fo=3, routed)           0.327     3.809    uart/tx/ustart
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.045     3.854 r  uart/tx/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.854    uart/tx/n_state[1]
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.622     0.622    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     0.622    
                         clock uncertainty            0.035     0.658    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.092     0.750    uart/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.187ns  (arrival time - required time)
  Source:                 uart/ustart_reg/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.287%)  route 0.409ns (68.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.622ns
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.564     3.341    uart/counter_reg_BUFG[0]
    SLICE_X49Y38         FDRE                                         r  uart/ustart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     3.482 r  uart/ustart_reg/Q
                         net (fo=3, routed)           0.409     3.891    uart/tx/ustart
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.045     3.936 r  uart/tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.936    uart/tx/n_state[0]
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.622     0.622    uart/tx/uartClk_reg_n_0
    SLICE_X49Y30         FDRE                                         r  uart/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     0.622    
                         clock uncertainty            0.035     0.658    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.091     0.749    uart/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.324ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.636ns (66.733%)  route 0.317ns (33.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[3])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[3]
                         net (fo=1, routed)           0.317     4.288    uart/tx/dout[3]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.051     4.339 r  uart/tx/tx_shift[5]_i_1/O
                         net (fo=1, routed)           0.000     4.339    uart/tx/n_tx_shift[5]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[5]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.035     0.908    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.107     1.015    uart/tx/tx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.378ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.630ns (63.519%)  route 0.362ns (36.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[2])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[2]
                         net (fo=1, routed)           0.362     4.333    uart/tx/dout[2]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.045     4.378 r  uart/tx/tx_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     4.378    uart/tx/n_tx_shift[4]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[4]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.035     0.908    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.092     1.000    uart/tx/tx_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.391ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.630ns (62.659%)  route 0.375ns (37.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[0])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[0]
                         net (fo=1, routed)           0.375     4.346    uart/tx/dout[0]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.045     4.391 r  uart/tx/tx_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     4.391    uart/tx/n_tx_shift[2]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[2]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.035     0.908    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.092     1.000    uart/tx/tx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.403ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.630ns (61.033%)  route 0.402ns (38.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[7])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[7]
                         net (fo=1, routed)           0.402     4.373    uart/tx/dout[7]
    SLICE_X58Y33         LUT4 (Prop_lut4_I1_O)        0.045     4.418 r  uart/tx/tx_shift[9]_i_1/O
                         net (fo=1, routed)           0.000     4.418    uart/tx/tx_shift[9]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  uart/tx/tx_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.889     0.889    uart/tx/uartClk_reg_n_0
    SLICE_X58Y33         FDRE                                         r  uart/tx/tx_shift_reg[9]/C
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.035     0.924    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.091     1.015    uart/tx/tx_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.439ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.628ns (58.794%)  route 0.440ns (41.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           0.440     4.411    uart/tx/dout[1]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.043     4.454 r  uart/tx/tx_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     4.454    uart/tx/n_tx_shift[3]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[3]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.035     0.908    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.107     1.015    uart/tx/tx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           4.454    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.439ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.627ns (58.672%)  route 0.442ns (41.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[5])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[5]
                         net (fo=1, routed)           0.442     4.413    uart/tx/dout[5]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.042     4.455 r  uart/tx/tx_shift[7]_i_1/O
                         net (fo=1, routed)           0.000     4.455    uart/tx/n_tx_shift[7]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[7]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.035     0.908    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.107     1.015    uart/tx/tx_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           4.455    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.519ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.630ns (55.572%)  route 0.504ns (44.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[4])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[4]
                         net (fo=1, routed)           0.504     4.475    uart/tx/dout[4]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.045     4.520 r  uart/tx/tx_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     4.520    uart/tx/n_tx_shift[6]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[6]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.035     0.908    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.092     1.000    uart/tx/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           4.520    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.547ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx/tx_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by uartclk  {rise@0.000ns fall@4340.000ns period=8680.000ns})
  Path Group:             uartclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uartclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.629ns (53.469%)  route 0.547ns (46.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.608     3.386    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y14         FIFO18E1                                     r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[6])
                                                      0.585     3.971 r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[6]
                         net (fo=1, routed)           0.547     4.518    uart/tx/dout[6]
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.044     4.562 r  uart/tx/tx_shift[8]_i_2/O
                         net (fo=1, routed)           0.000     4.562    uart/tx/n_tx_shift[8]
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock uartclk rise edge)    0.000     0.000 r  
    SLICE_X31Y40         FDRE                         0.000     0.000 r  uart/tx/uartClk_reg/Q
                         net (fo=17, routed)          0.873     0.873    uart/tx/uartClk_reg_n_0
    SLICE_X58Y34         FDRE                                         r  uart/tx/tx_shift_reg[8]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.035     0.908    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.107     1.015    uart/tx/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           4.562    
  -------------------------------------------------------------------
                         slack                                  3.547    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       18.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.320ns  (required time - arrival time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.419ns (39.071%)  route 0.653ns (60.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.487ns = ( 26.487 - 20.000 ) 
    Source Clock Delay      (SCD):    7.374ns
    Clock Pessimism Removal (CPR):    0.846ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.563     7.374    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X41Y38         FDPE                                         r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDPE (Prop_fdpe_C_Q)         0.419     7.793 f  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.653     8.447    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X37Y38         FDPE                                         f  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.442    26.487    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X37Y38         FDPE                                         r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.846    27.333    
                         clock uncertainty           -0.035    27.298    
    SLICE_X37Y38         FDPE (Recov_fdpe_C_PRE)     -0.531    26.767    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         26.767    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 18.320    

Slack (MET) :             18.360ns  (required time - arrival time)
  Source:                 uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.489ns = ( 26.489 - 20.000 ) 
    Source Clock Delay      (SCD):    7.374ns
    Clock Pessimism Removal (CPR):    0.863ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           5.715     5.715    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.811 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.563     7.374    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X41Y38         FDPE                                         r  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDPE (Prop_fdpe_C_Q)         0.419     7.793 f  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.630     8.423    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X40Y38         FDPE                                         f  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    SLICE_X43Y23         FDRE                         0.000    20.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           4.954    24.954    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.045 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        1.444    26.489    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y38         FDPE                                         r  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.863    27.352    
                         clock uncertainty           -0.035    27.317    
    SLICE_X40Y38         FDPE (Recov_fdpe_C_PRE)     -0.534    26.783    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         26.783    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 18.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.015%)  route 0.227ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.561     3.338    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X41Y38         FDPE                                         r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDPE (Prop_fdpe_C_Q)         0.128     3.466 f  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.227     3.694    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X37Y38         FDPE                                         f  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.830     3.949    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X37Y38         FDPE                                         r  uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.576     3.373    
    SLICE_X37Y38         FDPE (Remov_fdpe_C_PRE)     -0.148     3.225    uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.950ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           2.752     2.752    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.778 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.561     3.338    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X41Y38         FDPE                                         r  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDPE (Prop_fdpe_C_Q)         0.128     3.466 f  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.239     3.705    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X40Y38         FDPE                                         f  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    SLICE_X43Y23         FDRE                         0.000     0.000 r  counter_reg[0]/Q
                         net (fo=1, routed)           3.091     3.091    counter_reg[0]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.120 r  counter_reg_BUFG[0]_inst/O
                         net (fo=4593, routed)        0.831     3.950    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y38         FDPE                                         r  uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.599     3.351    
    SLICE_X40Y38         FDPE (Remov_fdpe_C_PRE)     -0.149     3.202    uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.503    





