// Seed: 1599986497
`define pp_5 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output reg id_3,
    input id_4
);
  task id_5(id_6);
    begin
      id_3 <= 1'd0;
    end
  endtask
  logic id_7;
  type_0 id_8 (
      .id_0(id_3),
      .id_1(1)
  );
  logic id_9;
  supply0 id_10, id_11;
  logic id_12;
  assign id_10[1] = 1;
  assign id_6 = 1;
endmodule
