BANK_SELECT_0,FUNC_0
BANK_SELECT_1,FUNC_1
DRM_INFO,FUNC_2
EFFECTIVE_L1_QUEUE_SIZE,FUNC_3
EFFECTIVE_L1_TLB_SIZE,FUNC_4
EFFECTIVE_L2_QUEUE_SIZE,FUNC_5
EINVAL,VAR_0
ENABLE_CONTEXT,VAR_1
ENABLE_L1_FRAGMENT_PROCESSING,VAR_2
ENABLE_L1_STRICT_ORDERING,VAR_3
ENABLE_L1_TLB,VAR_4
ENABLE_L2_CACHE,VAR_5
ENABLE_L2_FRAGMENT_PROCESSING,VAR_6
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_7
ENABLE_SEMAPHORE_MODE,VAR_8
ENABLE_WAIT_L2_QUERY,VAR_9
MC_VM_L1_TLB_MCB_RD_GFX_CNTL,VAR_10
MC_VM_L1_TLB_MCB_RD_HDP_CNTL,VAR_11
MC_VM_L1_TLB_MCB_RD_PDMA_CNTL,VAR_12
MC_VM_L1_TLB_MCB_RD_SEM_CNTL,VAR_13
MC_VM_L1_TLB_MCB_RD_SYS_CNTL,VAR_14
MC_VM_L1_TLB_MCB_RD_UVD_CNTL,VAR_15
MC_VM_L1_TLB_MCB_WR_GFX_CNTL,VAR_16
MC_VM_L1_TLB_MCB_WR_HDP_CNTL,VAR_17
MC_VM_L1_TLB_MCB_WR_PDMA_CNTL,VAR_18
MC_VM_L1_TLB_MCB_WR_SEM_CNTL,VAR_19
MC_VM_L1_TLB_MCB_WR_SYS_CNTL,VAR_20
MC_VM_L1_TLB_MCB_WR_UVD_CNTL,VAR_21
MC_VM_L1_TLB_MCD_RD_A_CNTL,VAR_22
MC_VM_L1_TLB_MCD_RD_B_CNTL,VAR_23
MC_VM_L1_TLB_MCD_WR_A_CNTL,VAR_24
MC_VM_L1_TLB_MCD_WR_B_CNTL,VAR_25
PAGE_TABLE_DEPTH,FUNC_6
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_26
SYSTEM_ACCESS_MODE_NOT_IN_SYS,VAR_27
VM_CONTEXT0_CNTL,VAR_28
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_29
VM_CONTEXT0_PAGE_TABLE_END_ADDR,VAR_30
VM_CONTEXT0_PAGE_TABLE_START_ADDR,VAR_31
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,VAR_32
VM_L2_CNTL,VAR_33
VM_L2_CNTL2,VAR_34
VM_L2_CNTL3,VAR_35
WREG32,FUNC_7
dev_err,FUNC_8
r600_pcie_gart_tlb_flush,FUNC_9
radeon_gart_table_vram_pin,FUNC_10
r600_pcie_gart_enable,FUNC_11
rdev,VAR_36
tmp,VAR_37
r,VAR_38
i,VAR_39
