--- <p>layout: post<p>title: 2017-11-11 fpga need to move now<p>---<p><h4>2017-11-11 fpga need to move now</h4>
<p><strong>FPGA</strong></p>
<ul>
<li>Open-source: ICE40 &amp; RPi </li>
<li>Perfs: SRAM + HX4K at least: IceZero ? Take the design, throw in 8Mb instead of 4Mb</li>
<li>IceZero board design can be reused</li>
<li>Silkscreening:</li>
<li>Keeping a clear markup of the different functions</li>
<li>ADC: 10 bit, 65Msps</li>
<li>10 bits measures (or pseudo-12 with decimation ? by x3)</li>
<li>6 bits remaining by acq: 2 top tour, Pon, Poff, 2 IOs</li>
<li>Interact</li>
<li>2 buttons<ul>
<li>Manual Trig</li>
<li>Select mode</li>
</ul>
</li>
<li>4 LEDs<ul>
<li>Single mode</li>
<li>Loop mode</li>
<li>Acq (ready: on, data in: flashing)</li>
</ul>
</li>
<li>Modes:</li>
<li><em>Single capture</em><ul>
<li>200us long captures at 65Msps : 208kbits</li>
<li>Capacity of close to 35+ captures if needed in RAM</li>
</ul>
</li>
<li><em>Loop</em><ul>
<li>130us acq at 24 Msps over 16 bits: 57.6 kbits</li>
<li>That's more than 130 lines over a 8000000 bit SRAM </li>
</ul>
</li>
<li>Transfer back to RPi through SPI</li>
<li>Variables (to be stored as a header of the file sent back)</li>
<li>Pon length</li>
<li>Poff length</li>
<li>Tdelay length</li>
<li>Tacq</li>
<li>RT -- repetition time</li>
<li>N acq -- number of acquisition</li>
<li>Implicit: <ul>
<li>ADC bits used</li>
<li>Mode (loop or single)</li>
</ul>
</li>
<li>Expose: </li>
<li>i2c: min. a OLED screen space kept on board</li>
<li>Gain Output</li>
<li>Logic (bidirectionally buffered): Trig, Pon, Poff, 2 top tours, 2 extra IOs</li>
<li>mini USB for power on</li>
<li>5V and GND pads</li>
</ul>
<p>ebay
* is Kretz VSW3-5  linear ?
* same for SW4/5B ?</p>
<ul>
<li>S-VDW5-8B  for parts ? endoprobe</li>
</ul>
<h4>


