{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398917017490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398917017490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 23:03:37 2014 " "Processing started: Wed Apr 30 23:03:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398917017490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398917017490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398917017490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398917018446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385-master/lab9_vga_vhdl_spring2014/dreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385-master/lab9_vga_vhdl_spring2014/dreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dreg-Behavioral " "Found design unit 1: Dreg-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/dreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/dreg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385-master/lab9_vga_vhdl_spring2014/psclksample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385-master/lab9_vga_vhdl_spring2014/psclksample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psclk-Behavioral " "Found design unit 1: psclk-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018895 ""} { "Info" "ISGN_ENTITY_NAME" "1 psclk " "Found entity 1: psclk" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385-master/lab9_vga_vhdl_spring2014/clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385-master/lab9_vga_vhdl_spring2014/clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-Behavioral " "Found design unit 1: clkDiv-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018896 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385-master/lab9/hexdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385-master/lab9/hexdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDriver-behavioral " "Found design unit 1: hexDriver-behavioral" {  } { { "../lab9/hexDriver.vhd" "" { Text "E:/Documents/ECE385-master/lab9/hexDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018898 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDriver " "Found entity 1: hexDriver" {  } { { "../lab9/hexDriver.vhd" "" { Text "E:/Documents/ECE385-master/lab9/hexDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385-master/lab9_vga_vhdl_spring2014/keyboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ece385-master/lab9_vga_vhdl_spring2014/keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "" { Schematic "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385-master/lab9_vga_vhdl_spring2014/keymap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385-master/lab9_vga_vhdl_spring2014/keymap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyMap-Behavioral " "Found design unit 1: keyMap-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keymap.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018902 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyMap " "Found entity 1: keyMap" {  } { { "../lab9_vga_vhdl_Spring2014/keymap.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keymap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ece385-master/lab9_vga_vhdl_spring2014/keycapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/ece385-master/lab9_vga_vhdl_spring2014/keycapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyCapture-Behavioral " "Found design unit 1: keyCapture-Behavioral" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018904 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyCapture " "Found entity 1: keyCapture" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2048.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2048.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2048 " "Found entity 1: 2048" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboardh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gameboardh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameBoardH-behavioral " "Found design unit 1: gameBoardH-behavioral" {  } { { "gameBoardH.vhd" "" { Text "E:/Documents/ECE385-master/2048/gameBoardH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018907 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameBoardH " "Found entity 1: gameBoardH" {  } { { "gameBoardH.vhd" "" { Text "E:/Documents/ECE385-master/2048/gameBoardH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newtile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newtile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 newTile-behavioral " "Found design unit 1: newTile-behavioral" {  } { { "newTile.vhd" "" { Text "E:/Documents/ECE385-master/2048/newTile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018908 ""} { "Info" "ISGN_ENTITY_NAME" "1 newTile " "Found entity 1: newTile" {  } { { "newTile.vhd" "" { Text "E:/Documents/ECE385-master/2048/newTile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyInterface-behavioral " "Found design unit 1: keyInterface-behavioral" {  } { { "keyInterface.vhd" "" { Text "E:/Documents/ECE385-master/2048/keyInterface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018910 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyInterface " "Found entity 1: keyInterface" {  } { { "keyInterface.vhd" "" { Text "E:/Documents/ECE385-master/2048/keyInterface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameLogic-behavioral " "Found design unit 1: gameLogic-behavioral" {  } { { "gameLogic.vhd" "" { Text "E:/Documents/ECE385-master/2048/gameLogic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018912 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameLogic " "Found entity 1: gameLogic" {  } { { "gameLogic.vhd" "" { Text "E:/Documents/ECE385-master/2048/gameLogic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboard1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gameboard1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameBoard1-Behavioral " "Found design unit 1: GameBoard1-Behavioral" {  } { { "GameBoard1.vhd" "" { Text "E:/Documents/ECE385-master/2048/GameBoard1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018914 ""} { "Info" "ISGN_ENTITY_NAME" "1 GameBoard1 " "Found entity 1: GameBoard1" {  } { { "GameBoard1.vhd" "" { Text "E:/Documents/ECE385-master/2048/GameBoard1.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tiles-Behavioral " "Found design unit 1: Tiles-Behavioral" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tiles " "Found entity 1: Tiles" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Color_Mapper-Behavioral " "Found design unit 1: Color_Mapper-Behavioral" {  } { { "Color_Mapper.vhd" "" { Text "E:/Documents/ECE385-master/2048/Color_Mapper.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018919 ""} { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "Color_Mapper.vhd" "" { Text "E:/Documents/ECE385-master/2048/Color_Mapper.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboardarray.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gameboardarray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_board_array " "Found design unit 1: game_board_array" {  } { { "gameboardarray.vhd" "" { Text "E:/Documents/ECE385-master/2048/gameboardarray.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controllerz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controllerz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controllerz-Behavioral " "Found design unit 1: vga_controllerz-Behavioral" {  } { { "VGA_Controllerz.vhd" "" { Text "E:/Documents/ECE385-master/2048/VGA_Controllerz.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018922 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controllerz " "Found entity 1: vga_controllerz" {  } { { "VGA_Controllerz.vhd" "" { Text "E:/Documents/ECE385-master/2048/VGA_Controllerz.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprites.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sprites-Behavioral " "Found design unit 1: Sprites-Behavioral" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sprites " "Found entity 1: Sprites" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_location.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sprite_location.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite_set " "Found design unit 1: sprite_set" {  } { { "Sprite_location.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprite_location.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_board_free.vhd 1 0 " "Found 1 design units, including 0 entities, in source file game_board_free.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_board_free " "Found design unit 1: game_board_free" {  } { { "game_board_free.vhd" "" { Text "E:/Documents/ECE385-master/2048/game_board_free.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sprite_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sprite_Image " "Found design unit 1: Sprite_Image" {  } { { "Sprite_Image.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprite_Image.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_sprite.vhd 1 0 " "Found 1 design units, including 0 entities, in source file standard_sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 standard_sprite " "Found design unit 1: standard_sprite" {  } { { "standard_sprite.vhd" "" { Text "E:/Documents/ECE385-master/2048/standard_sprite.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917018931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917018931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "2048 " "Elaborating entity \"2048\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398917018986 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "freeTiles\[15..0\] " "Pin \"freeTiles\[15..0\]\" is missing source" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1398917018986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameBoard1 GameBoard1:inst6 " "Elaborating entity \"GameBoard1\" for hierarchy \"GameBoard1:inst6\"" {  } { { "2048.bdf" "inst6" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 264 680 880 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917018988 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outSprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outSprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917018992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controllerz GameBoard1:inst6\|vga_controllerz:vgaSync_instance " "Elaborating entity \"vga_controllerz\" for hierarchy \"GameBoard1:inst6\|vga_controllerz:vgaSync_instance\"" {  } { { "GameBoard1.vhd" "vgaSync_instance" { Text "E:/Documents/ECE385-master/2048/GameBoard1.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917018994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tiles GameBoard1:inst6\|Tiles:tiles_instance " "Elaborating entity \"Tiles\" for hierarchy \"GameBoard1:inst6\|Tiles:tiles_instance\"" {  } { { "GameBoard1.vhd" "tiles_instance" { Text "E:/Documents/ECE385-master/2048/GameBoard1.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917018996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scoreup Tiles.vhd(92) " "Verilog HDL or VHDL warning at Tiles.vhd(92): object \"scoreup\" assigned a value but never read" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398917018999 "|2048|GameBoard1:inst6|Tiles:tiles_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scorenum Tiles.vhd(93) " "Verilog HDL or VHDL warning at Tiles.vhd(93): object \"scorenum\" assigned a value but never read" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398917018999 "|2048|GameBoard1:inst6|Tiles:tiles_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score Tiles.vhd(87) " "VHDL Process Statement warning at Tiles.vhd(87): inferring latch(es) for signal or variable \"score\", which holds its previous value in one or more paths through the process" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1398917019056 "|2048|GameBoard1:inst6|Tiles:tiles_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_tiles:score\[0\] Tiles.vhd(95) " "Inferred latch for \"Move_tiles:score\[0\]\" at Tiles.vhd(95)" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398917019794 "|2048|GameBoard1:inst6|Tiles:tiles_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outSprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outSprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917019873 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Move_tiles:gb " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Move_tiles:gb\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917019873 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outSprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outSprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917019873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper GameBoard1:inst6\|Color_Mapper:color_instance " "Elaborating entity \"Color_Mapper\" for hierarchy \"GameBoard1:inst6\|Color_Mapper:color_instance\"" {  } { { "GameBoard1.vhd" "color_instance" { Text "E:/Documents/ECE385-master/2048/GameBoard1.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019924 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outSprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outSprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917019935 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outSprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outSprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917019935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprites GameBoard1:inst6\|Sprites:sprites_instance " "Elaborating entity \"Sprites\" for hierarchy \"GameBoard1:inst6\|Sprites:sprites_instance\"" {  } { { "GameBoard1.vhd" "sprites_instance" { Text "E:/Documents/ECE385-master/2048/GameBoard1.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019937 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_2 Sprites.vhd(923) " "VHDL Process Statement warning at Sprites.vhd(923): signal \"sprite_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 923 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_4 Sprites.vhd(933) " "VHDL Process Statement warning at Sprites.vhd(933): signal \"sprite_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 933 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_8 Sprites.vhd(943) " "VHDL Process Statement warning at Sprites.vhd(943): signal \"sprite_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_16 Sprites.vhd(953) " "VHDL Process Statement warning at Sprites.vhd(953): signal \"sprite_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 953 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_32 Sprites.vhd(963) " "VHDL Process Statement warning at Sprites.vhd(963): signal \"sprite_32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 963 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_64 Sprites.vhd(973) " "VHDL Process Statement warning at Sprites.vhd(973): signal \"sprite_64\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 973 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_128 Sprites.vhd(983) " "VHDL Process Statement warning at Sprites.vhd(983): signal \"sprite_128\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_256 Sprites.vhd(993) " "VHDL Process Statement warning at Sprites.vhd(993): signal \"sprite_256\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_512 Sprites.vhd(1003) " "VHDL Process Statement warning at Sprites.vhd(1003): signal \"sprite_512\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 1003 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_1024 Sprites.vhd(1013) " "VHDL Process Statement warning at Sprites.vhd(1013): signal \"sprite_1024\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 1013 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019946 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_2048 Sprites.vhd(1023) " "VHDL Process Statement warning at Sprites.vhd(1023): signal \"sprite_2048\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 1023 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019947 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_2 Sprites.vhd(1033) " "VHDL Process Statement warning at Sprites.vhd(1033): signal \"sprite_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sprites.vhd" "" { Text "E:/Documents/ECE385-master/2048/Sprites.vhd" 1033 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398917019947 "|2048|GameBoard1:inst6|Sprites:sprites_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outSprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outSprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917019947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "outSprites " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"outSprites\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1398917019947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst\"" {  } { { "2048.bdf" "inst" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 152 200 376 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyMap keyboard:inst\|keyMap:inst3 " "Elaborating entity \"keyMap\" for hierarchy \"keyboard:inst\|keyMap:inst3\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst3" { Schematic "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 56 1040 1232 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv keyboard:inst\|clkDiv:inst " "Elaborating entity \"clkDiv\" for hierarchy \"keyboard:inst\|clkDiv:inst\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst" { Schematic "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 136 320 472 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCapture keyboard:inst\|keyCapture:ins3t " "Elaborating entity \"keyCapture\" for hierarchy \"keyboard:inst\|keyCapture:ins3t\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "ins3t" { Schematic "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 104 792 984 216 "ins3t" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019954 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keyReady keyCapt.vhd(18) " "VHDL Process Statement warning at keyCapt.vhd(18): inferring latch(es) for signal or variable \"keyReady\", which holds its previous value in one or more paths through the process" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1398917019955 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyReady keyCapt.vhd(18) " "Inferred latch for \"keyReady\" at keyCapt.vhd(18)" {  } { { "../lab9_vga_vhdl_Spring2014/keyCapt.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyCapt.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398917019955 "|2048|keyboard:inst|keyCapture:ins3t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psclk keyboard:inst\|psclk:inst2 " "Elaborating entity \"psclk\" for hierarchy \"keyboard:inst\|psclk:inst2\"" {  } { { "../lab9_vga_vhdl_Spring2014/keyboard.bdf" "inst2" { Schematic "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/keyboard.bdf" { { 120 560 720 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:inst\|psclk:inst2\|Dreg:reg1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:inst\|psclk:inst2\|Dreg:reg1\"" {  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "reg1" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDriver hexDriver:inst3 " "Elaborating entity \"hexDriver\" for hierarchy \"hexDriver:inst3\"" {  } { { "2048.bdf" "inst3" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 600 528 720 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917019960 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Div3\"" {  } { { "Tiles.vhd" "Div3" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Mod4\"" {  } { { "Tiles.vhd" "Mod4" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Div2\"" {  } { { "Tiles.vhd" "Div2" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Mod3\"" {  } { { "Tiles.vhd" "Mod3" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Div1\"" {  } { { "Tiles.vhd" "Div1" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Mod2\"" {  } { { "Tiles.vhd" "Mod2" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Mod0\"" {  } { { "Tiles.vhd" "Mod0" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 228 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Div0\"" {  } { { "Tiles.vhd" "Div0" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "GameBoard1:inst6\|Tiles:tiles_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"GameBoard1:inst6\|Tiles:tiles_instance\|Mod1\"" {  } { { "Tiles.vhd" "Mod1" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034841 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1398917034841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div3\"" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917034872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div3 " "Instantiated megafunction \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917034873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917034873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917034873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917034873 ""}  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398917034873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2gm " "Found entity 1: lpm_divide_2gm" {  } { { "db/lpm_divide_2gm.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/lpm_divide_2gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917034928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917034928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917034938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917034938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q5f " "Found entity 1: alt_u_div_q5f" {  } { { "db/alt_u_div_q5f.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_q5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917034964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917034964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod4\"" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917035094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod4 " "Instantiated megafunction \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035094 ""}  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398917035094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_88m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_88m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_88m " "Found entity 1: lpm_divide_88m" {  } { { "db/lpm_divide_88m.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/lpm_divide_88m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_06f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_06f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_06f " "Found entity 1: alt_u_div_06f" {  } { { "db/alt_u_div_06f.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div2\"" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 231 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917035207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div2 " "Instantiated megafunction \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035207 ""}  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 231 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398917035207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ufm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ufm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ufm " "Found entity 1: lpm_divide_ufm" {  } { { "db/lpm_divide_ufm.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/lpm_divide_ufm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i5f " "Found entity 1: alt_u_div_i5f" {  } { { "db/alt_u_div_i5f.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_i5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div1\"" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917035323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div1 " "Instantiated megafunction \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035323 ""}  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398917035323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kem " "Found entity 1: lpm_divide_kem" {  } { { "db/lpm_divide_kem.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/lpm_divide_kem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_u2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod0\"" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 228 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917035436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035436 ""}  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 228 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398917035436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div0\"" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 229 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917035448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div0 " "Instantiated megafunction \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398917035448 ""}  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 229 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1398917035448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398917035533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398917035533 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Tiles.vhd" "" { Text "E:/Documents/ECE385-master/2048/Tiles.vhd" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1398917037772 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1398917037772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 360 984 1160 376 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[15\] GND " "Pin \"freeTiles\[15\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[14\] GND " "Pin \"freeTiles\[14\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[13\] GND " "Pin \"freeTiles\[13\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[12\] GND " "Pin \"freeTiles\[12\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[11\] GND " "Pin \"freeTiles\[11\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[10\] GND " "Pin \"freeTiles\[10\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[9\] GND " "Pin \"freeTiles\[9\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[8\] GND " "Pin \"freeTiles\[8\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[7\] GND " "Pin \"freeTiles\[7\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[6\] GND " "Pin \"freeTiles\[6\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[5\] GND " "Pin \"freeTiles\[5\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[4\] GND " "Pin \"freeTiles\[4\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[3\] GND " "Pin \"freeTiles\[3\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[2\] GND " "Pin \"freeTiles\[2\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[1\] GND " "Pin \"freeTiles\[1\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "freeTiles\[0\] GND " "Pin \"freeTiles\[0\]\" is stuck at GND" {  } { { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 104 888 1064 120 "freeTiles\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1398917076567 "|2048|freeTiles[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1398917076567 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GameBoard1:inst6\|Tiles:tiles_instance\|\\Move_tiles:score\[3\] Low " "Register GameBoard1:inst6\|Tiles:tiles_instance\|\\Move_tiles:score\[3\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1398917076979 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GameBoard1:inst6\|Tiles:tiles_instance\|\\Move_tiles:score\[1\] Low " "Register GameBoard1:inst6\|Tiles:tiles_instance\|\\Move_tiles:score\[1\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1398917076979 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1398917076979 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod4\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_7~16 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod4\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_7~16\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_3~18 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_4~22 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_14_result_int\[0\]~30" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_15_result_int\[0\]~32" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod3\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_16_result_int\[0\]~34" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_15~18 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|op_15~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_10_result_int\[0\]~22" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_11_result_int\[0\]~24" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_12_result_int\[0\]~26" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_13_result_int\[0\]~28" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_14_result_int\[0\]~30" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_15_result_int\[0\]~32" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""} { "Info" "ISCL_SCL_CELL_NAME" "GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"GameBoard1:inst6\|Tiles:tiles_instance\|lpm_divide:Mod2\|lpm_divide_88m:auto_generated\|sign_div_unsign_fnh:divider\|alt_u_div_06f:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_06f.tdf" "add_sub_16_result_int\[0\]~34" { Text "E:/Documents/ECE385-master/2048/db/alt_u_div_06f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917088960 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1398917088960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398917089513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398917089513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9470 " "Implemented 9470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398917090036 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398917090036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9401 " "Implemented 9401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398917090036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398917090036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398917090081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 23:04:50 2014 " "Processing ended: Wed Apr 30 23:04:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398917090081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398917090081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398917090081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398917090081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398917091106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398917091107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 23:04:50 2014 " "Processing started: Wed Apr 30 23:04:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398917091107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1398917091107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1398917091107 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1398917091162 ""}
{ "Info" "0" "" "Project  = 2048" {  } {  } 0 0 "Project  = 2048" 0 0 "Fitter" 0 0 1398917091163 ""}
{ "Info" "0" "" "Revision = 2048" {  } {  } 0 0 "Revision = 2048" 0 0 "Fitter" 0 0 1398917091163 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1398917091581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "2048 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"2048\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1398917091648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398917091675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1398917091676 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1398917091841 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1398917091850 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398917092395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1398917092395 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1398917092395 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 13734 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398917092413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 13735 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398917092413 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 13736 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1398917092413 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1398917092413 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1398917093525 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048.sdc " "Synopsys Design Constraints File file not found: '2048.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1398917093532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1398917093532 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1398917093616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398917094086 ""}  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 208 -80 88 224 "clk" "" } } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398917094086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "Automatically promoted node GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398917094087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vs " "Destination node vs" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { vs } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vs" } } } } { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 392 984 1160 408 "vs" "" } } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398917094087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1398917094087 ""}  } { { "VGA_Controllerz.vhd" "" { Text "E:/Documents/ECE385-master/2048/VGA_Controllerz.vhd" 13 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GameBoard1:inst6|vga_controllerz:vgaSync_instance|vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 1393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398917094087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv  " "Automatically promoted node GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398917094087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv~0 " "Destination node GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv~0" {  } { { "VGA_Controllerz.vhd" "" { Text "E:/Documents/ECE385-master/2048/VGA_Controllerz.vhd" 42 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GameBoard1:inst6|vga_controllerz:vgaSync_instance|clkdiv~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 13724 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398917094087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clk " "Destination node VGA_clk" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_clk } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_clk" } } } } { "2048.bdf" "" { Schematic "E:/Documents/ECE385-master/2048/2048.bdf" { { 336 984 1160 352 "VGA_clk" "" } } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398917094087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1398917094087 ""}  } { { "VGA_Controllerz.vhd" "" { Text "E:/Documents/ECE385-master/2048/VGA_Controllerz.vhd" 42 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GameBoard1:inst6|vga_controllerz:vgaSync_instance|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 1388 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398917094087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:inst\|psclk:inst2\|fall_edge  " "Automatically promoted node keyboard:inst\|psclk:inst2\|fall_edge " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398917094088 ""}  } { { "../lab9_vga_vhdl_Spring2014/psclkSample.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/psclkSample.vhd" 8 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|psclk:inst2|fall_edge } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398917094088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:inst\|clkDiv:inst\|temp  " "Automatically promoted node keyboard:inst\|clkDiv:inst\|temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1398917094088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:inst\|psclk:inst2\|Dreg:reg2\|Q " "Destination node keyboard:inst\|psclk:inst2\|Dreg:reg2\|Q" {  } { { "../lab9_vga_vhdl_Spring2014/dreg.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/dreg.vhd" 8 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|psclk:inst2|Dreg:reg2|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 1404 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398917094088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:inst\|clkDiv:inst\|temp~0 " "Destination node keyboard:inst\|clkDiv:inst\|temp~0" {  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 18 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|clkDiv:inst|temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 12740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1398917094088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1398917094088 ""}  } { { "../lab9_vga_vhdl_Spring2014/clkDiv.vhd" "" { Text "E:/Documents/ECE385-master/lab9_vga_vhdl_Spring2014/clkDiv.vhd" 18 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:inst|clkDiv:inst|temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1398917094088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1398917094957 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398917094961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1398917094961 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398917094965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1398917094969 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1398917094972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1398917094972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1398917094975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1398917095177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1398917095182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1398917095182 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dir\[0\] " "Node \"dir\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dir\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398917095318 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dir\[1\] " "Node \"dir\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dir\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398917095318 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "moveAck " "Node \"moveAck\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "moveAck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398917095318 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "newMove " "Node \"newMove\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "newMove" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1398917095318 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1398917095318 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398917095318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1398917097708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398917103230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1398917103285 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1398917125248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398917125248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1398917126340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "E:/Documents/ECE385-master/2048/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1398917134404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1398917134404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398917140967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1398917140970 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1398917140970 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.66 " "Total time spent on timing analysis during the Fitter is 4.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1398917141190 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1398917141206 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_clk 0 " "Pin \"VGA_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sync 0 " "Pin \"sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[9\] 0 " "Pin \"Blue\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[8\] 0 " "Pin \"Blue\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[7\] 0 " "Pin \"Blue\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[6\] 0 " "Pin \"Blue\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[5\] 0 " "Pin \"Blue\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[4\] 0 " "Pin \"Blue\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[3\] 0 " "Pin \"Blue\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[2\] 0 " "Pin \"Blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[1\] 0 " "Pin \"Blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue\[0\] 0 " "Pin \"Blue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[15\] 0 " "Pin \"freeTiles\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[14\] 0 " "Pin \"freeTiles\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[13\] 0 " "Pin \"freeTiles\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[12\] 0 " "Pin \"freeTiles\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[11\] 0 " "Pin \"freeTiles\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[10\] 0 " "Pin \"freeTiles\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[9\] 0 " "Pin \"freeTiles\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[8\] 0 " "Pin \"freeTiles\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[7\] 0 " "Pin \"freeTiles\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[6\] 0 " "Pin \"freeTiles\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[5\] 0 " "Pin \"freeTiles\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[4\] 0 " "Pin \"freeTiles\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[3\] 0 " "Pin \"freeTiles\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[2\] 0 " "Pin \"freeTiles\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[1\] 0 " "Pin \"freeTiles\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freeTiles\[0\] 0 " "Pin \"freeTiles\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[9\] 0 " "Pin \"Green\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[8\] 0 " "Pin \"Green\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[7\] 0 " "Pin \"Green\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[6\] 0 " "Pin \"Green\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[5\] 0 " "Pin \"Green\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[4\] 0 " "Pin \"Green\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[3\] 0 " "Pin \"Green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[2\] 0 " "Pin \"Green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[1\] 0 " "Pin \"Green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green\[0\] 0 " "Pin \"Green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[6\] 0 " "Pin \"keyPressH\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[5\] 0 " "Pin \"keyPressH\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[4\] 0 " "Pin \"keyPressH\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[3\] 0 " "Pin \"keyPressH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[2\] 0 " "Pin \"keyPressH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[1\] 0 " "Pin \"keyPressH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressH\[0\] 0 " "Pin \"keyPressH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[6\] 0 " "Pin \"keyPressL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[5\] 0 " "Pin \"keyPressL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[4\] 0 " "Pin \"keyPressL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[3\] 0 " "Pin \"keyPressL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[2\] 0 " "Pin \"keyPressL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[1\] 0 " "Pin \"keyPressL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyPressL\[0\] 0 " "Pin \"keyPressL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[9\] 0 " "Pin \"Red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[8\] 0 " "Pin \"Red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[7\] 0 " "Pin \"Red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[6\] 0 " "Pin \"Red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[5\] 0 " "Pin \"Red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[4\] 0 " "Pin \"Red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[3\] 0 " "Pin \"Red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[2\] 0 " "Pin \"Red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[1\] 0 " "Pin \"Red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red\[0\] 0 " "Pin \"Red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1398917141493 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1398917141493 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1398917143363 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1398917143730 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1398917145968 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1398917146525 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1398917146834 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1398917146836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/ECE385-master/2048/output_files/2048.fit.smsg " "Generated suppressed messages file E:/Documents/ECE385-master/2048/output_files/2048.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1398917147479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398917149033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 23:05:49 2014 " "Processing ended: Wed Apr 30 23:05:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398917149033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398917149033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398917149033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1398917149033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1398917149929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398917149929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 23:05:49 2014 " "Processing started: Wed Apr 30 23:05:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398917149929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1398917149929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1398917149929 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1398917151483 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1398917151544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398917152106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 23:05:52 2014 " "Processing ended: Wed Apr 30 23:05:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398917152106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398917152106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398917152106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1398917152106 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1398917152728 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1398917153117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398917153118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 23:05:52 2014 " "Processing started: Wed Apr 30 23:05:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398917153118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398917153118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2048 -c 2048 " "Command: quartus_sta 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398917153118 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1398917153175 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1398917153434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1398917153462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1398917153462 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1398917153899 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048.sdc " "Synopsys Design Constraints File file not found: '2048.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1398917153988 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1398917153989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " "create_clock -period 1.000 -name GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst\|clkDiv:inst\|temp keyboard:inst\|clkDiv:inst\|temp " "create_clock -period 1.000 -name keyboard:inst\|clkDiv:inst\|temp keyboard:inst\|clkDiv:inst\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " "create_clock -period 1.000 -name keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " "create_clock -period 1.000 -name GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154014 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154014 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1398917154051 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1398917154059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398917154106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.204 " "Worst-case setup slack is -63.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.204     -2550.399 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "  -63.204     -2550.399 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.080       -33.770 keyboard:inst\|clkDiv:inst\|temp  " "   -4.080       -33.770 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.103       -34.123 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv  " "   -2.103       -34.123 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.494       -15.094 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -1.494       -15.094 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976        -5.775 clk  " "   -0.976        -5.775 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.557 " "Worst-case hold slack is -2.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557        -5.114 clk  " "   -2.557        -5.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724        -2.080 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "   -0.724        -2.080 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244        -0.244 keyboard:inst\|clkDiv:inst\|temp  " "   -0.244        -0.244 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.391         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv  " "    0.810         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.665 " "Worst-case recovery slack is -0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665        -0.665 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "   -0.665        -0.665 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261        -0.261 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.261        -0.261 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.031 " "Worst-case removal slack is 1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    1.031         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "    1.295         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 clk  " "   -1.380       -11.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -103.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "   -0.500      -103.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv  " "   -0.500       -22.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 keyboard:inst\|clkDiv:inst\|temp  " "   -0.500       -12.000 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154151 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1398917154531 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1398917154533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1398917154766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.967 " "Worst-case setup slack is -26.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.967     -1068.399 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "  -26.967     -1068.399 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585       -12.964 keyboard:inst\|clkDiv:inst\|temp  " "   -1.585       -12.964 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412        -5.795 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv  " "   -0.412        -5.795 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205        -1.640 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.205        -1.640 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095         0.000 clk  " "    0.095         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.597 " "Worst-case hold slack is -1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597        -3.194 clk  " "   -1.597        -3.194 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410        -1.272 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "   -0.410        -1.272 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -0.195 keyboard:inst\|clkDiv:inst\|temp  " "   -0.195        -0.195 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.215         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv  " "    0.363         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.130 " "Worst-case recovery slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "    0.130         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.298         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "    0.582         0.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "    0.722         0.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 clk  " "   -1.380       -11.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -103.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs  " "   -0.500      -103.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|vs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv  " "   -0.500       -22.000 GameBoard1:inst6\|vga_controllerz:vgaSync_instance\|clkdiv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q  " "   -0.500       -22.000 keyboard:inst\|psclk:inst2\|Dreg:reg1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -12.000 keyboard:inst\|clkDiv:inst\|temp  " "   -0.500       -12.000 keyboard:inst\|clkDiv:inst\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1398917154820 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1398917155158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1398917155286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1398917155290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398917155575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 23:05:55 2014 " "Processing ended: Wed Apr 30 23:05:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398917155575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398917155575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398917155575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398917155575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398917156547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398917156547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 23:05:56 2014 " "Processing started: Wed Apr 30 23:05:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398917156547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398917156547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2048 -c 2048 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2048 -c 2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398917156547 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "2048.vho\", \"2048_fast.vho 2048_vhd.sdo 2048_vhd_fast.sdo E:/Documents/ECE385-master/2048/simulation/modelsim/ simulation " "Generated files \"2048.vho\", \"2048_fast.vho\", \"2048_vhd.sdo\" and \"2048_vhd_fast.sdo\" in directory \"E:/Documents/ECE385-master/2048/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1398917161961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398917162132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 23:06:02 2014 " "Processing ended: Wed Apr 30 23:06:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398917162132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398917162132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398917162132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398917162132 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398917162793 ""}
