

================================================================
== Vitis HLS Report for 'decision_function_112'
================================================================
* Date:           Thu Jan 23 13:48:24 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read25" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2433 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read24" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2332 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_528 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_529 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_530 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_531 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1524 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 31 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 32 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 33 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 34 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read1423, i18 863" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1698 = icmp_slt  i18 %p_read413, i18 875" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1698' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1699 = icmp_slt  i18 %p_read2332, i18 160497" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1699' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1700 = icmp_slt  i18 %p_read1019, i18 95" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1700' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1701 = icmp_slt  i18 %p_read514, i18 718" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1701' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1702 = icmp_slt  i18 %p_read_530, i18 62" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1702' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1703 = icmp_slt  i18 %p_read_528, i18 49" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1703' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1704 = icmp_slt  i18 %p_read2029, i18 388" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1704' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1705 = icmp_slt  i18 %p_read2130, i18 292" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1705' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1706 = icmp_slt  i18 %p_read918, i18 71035" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1706' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1707 = icmp_slt  i18 %p_read_531, i18 438" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1707' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1708 = icmp_slt  i18 %p_read1120, i18 66387" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1708' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1709 = icmp_slt  i18 %p_read1322, i18 1743" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1709' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1710 = icmp_slt  i18 %p_read211, i18 24091" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1710' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1711 = icmp_slt  i18 %p_read, i18 75265" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1711' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1712 = icmp_slt  i18 %p_read2433, i18 83108" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1712' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1713 = icmp_slt  i18 %p_read_528, i18 172" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1713' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1714 = icmp_slt  i18 %p_read_529, i18 1484" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1714' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1715 = icmp_slt  i18 %p_read716, i18 47" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1715' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1716 = icmp_slt  i18 %p_read110, i18 48315" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1716' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1717 = icmp_slt  i18 %p_read2130, i18 253" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1717' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_1718 = icmp_slt  i18 %p_read1524, i18 566" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1718' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1719 = icmp_slt  i18 %p_read312, i18 27566" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1719' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1720 = icmp_slt  i18 %p_read615, i18 480" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1720' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_1721 = icmp_slt  i18 %p_read1019, i18 56" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_1721' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_1722 = icmp_slt  i18 %p_read1221, i18 25611" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_1722' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_1723 = icmp_slt  i18 %p_read2332, i18 159954" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_1723' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.13ns)   --->   "%icmp_ln86_1724 = icmp_slt  i18 %p_read2231, i18 162934" [firmware/BDT.h:86]   --->   Operation 62 'icmp' 'icmp_ln86_1724' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.13ns)   --->   "%icmp_ln86_1725 = icmp_slt  i18 %p_read817, i18 65" [firmware/BDT.h:86]   --->   Operation 63 'icmp' 'icmp_ln86_1725' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (2.13ns)   --->   "%icmp_ln86_1726 = icmp_slt  i18 %p_read716, i18 119" [firmware/BDT.h:86]   --->   Operation 64 'icmp' 'icmp_ln86_1726' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1698, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1891 = and i1 %icmp_ln86_1699, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1891' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_321)   --->   "%xor_ln104_813 = xor i1 %icmp_ln86_1699, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_321 = and i1 %xor_ln104_813, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_321' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_1892 = and i1 %icmp_ln86_1700, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1892' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_1895 = and i1 %icmp_ln86_1703, i1 %and_ln104_321" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1895' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_325)   --->   "%xor_ln104_817 = xor i1 %icmp_ln86_1703, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_325 = and i1 %and_ln104_321, i1 %xor_ln104_817" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_325' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_1896 = and i1 %icmp_ln86_1704, i1 %and_ln102_1892" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1896' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_326)   --->   "%xor_ln104_824 = xor i1 %icmp_ln86_1710, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_326 = and i1 %and_ln102_1895, i1 %xor_ln104_824" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_326' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_812 = xor i1 %icmp_ln86_1698, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_812" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_322)   --->   "%xor_ln104_814 = xor i1 %icmp_ln86_1700, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_322 = and i1 %and_ln102, i1 %xor_ln104_814" [firmware/BDT.h:104]   --->   Operation 80 'and' 'and_ln104_322' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%and_ln102_1893 = and i1 %icmp_ln86_1701, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1893' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_323)   --->   "%xor_ln104_815 = xor i1 %icmp_ln86_1701, i1 1" [firmware/BDT.h:104]   --->   Operation 82 'xor' 'xor_ln104_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_323 = and i1 %and_ln104, i1 %xor_ln104_815" [firmware/BDT.h:104]   --->   Operation 83 'and' 'and_ln104_323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1648)   --->   "%xor_ln104_818 = xor i1 %icmp_ln86_1704, i1 1" [firmware/BDT.h:104]   --->   Operation 84 'xor' 'xor_ln104_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_1897 = and i1 %icmp_ln86_1705, i1 %and_ln104_322" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1897' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln102_1902 = and i1 %icmp_ln86_1710, i1 %and_ln102_1895" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1902' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1646)   --->   "%and_ln102_1904 = and i1 %icmp_ln86_1712, i1 %and_ln102_1896" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1648)   --->   "%and_ln102_1905 = and i1 %icmp_ln86_1713, i1 %xor_ln104_818" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1648)   --->   "%and_ln102_1906 = and i1 %and_ln102_1905, i1 %and_ln102_1892" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1646)   --->   "%or_ln117 = or i1 %and_ln104_326, i1 %and_ln102_1904" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1646)   --->   "%xor_ln117 = xor i1 %and_ln102_1895, i1 1" [firmware/BDT.h:117]   --->   Operation 91 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1646)   --->   "%or_ln117_1534 = or i1 %icmp_ln86_1710, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1646)   --->   "%zext_ln117 = zext i1 %or_ln117_1534" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln117_1535 = or i1 %and_ln104_326, i1 %and_ln102_1896" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1535' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1646)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1648)   --->   "%or_ln117_1536 = or i1 %or_ln117_1535, i1 %and_ln102_1906" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1646 = select i1 %or_ln117_1535, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1646' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1648)   --->   "%zext_ln117_183 = zext i2 %select_ln117_1646" [firmware/BDT.h:117]   --->   Operation 98 'zext' 'zext_ln117_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_1537 = or i1 %and_ln104_326, i1 %and_ln102_1892" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1537' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1648)   --->   "%select_ln117_1647 = select i1 %or_ln117_1536, i3 %zext_ln117_183, i3 4" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1648 = select i1 %or_ln117_1537, i3 %select_ln117_1647, i3 5" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1648' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_1539 = or i1 %or_ln117_1537, i1 %and_ln102_1897" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1539' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.97ns)   --->   "%or_ln117_1541 = or i1 %and_ln104_326, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1541' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_1549 = or i1 %and_ln104_326, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1549' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1652)   --->   "%xor_ln104_819 = xor i1 %icmp_ln86_1705, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_819' <Predicate = (or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln102_1898 = and i1 %icmp_ln86_1706, i1 %and_ln102_1893" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_1898' <Predicate = (or_ln117_1549)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_1899 = and i1 %icmp_ln86_1707, i1 %and_ln104_323" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1899' <Predicate = (or_ln117_1549)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1650)   --->   "%and_ln102_1907 = and i1 %icmp_ln86_1714, i1 %and_ln102_1897" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1907' <Predicate = (or_ln117_1539 & or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1652)   --->   "%and_ln102_1908 = and i1 %icmp_ln86_1715, i1 %xor_ln104_819" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1908' <Predicate = (or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1652)   --->   "%and_ln102_1909 = and i1 %and_ln102_1908, i1 %and_ln104_322" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1909' <Predicate = (or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1654)   --->   "%and_ln102_1910 = and i1 %icmp_ln86_1716, i1 %and_ln102_1898" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1910' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1650)   --->   "%or_ln117_1538 = or i1 %or_ln117_1537, i1 %and_ln102_1907" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1538' <Predicate = (or_ln117_1539 & or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1650)   --->   "%select_ln117_1649 = select i1 %or_ln117_1538, i3 %select_ln117_1648, i3 6" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1649' <Predicate = (or_ln117_1539 & or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1652)   --->   "%or_ln117_1540 = or i1 %or_ln117_1539, i1 %and_ln102_1909" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_1540' <Predicate = (or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1650 = select i1 %or_ln117_1539, i3 %select_ln117_1649, i3 7" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1650' <Predicate = (or_ln117_1541 & or_ln117_1549)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1652)   --->   "%zext_ln117_184 = zext i3 %select_ln117_1650" [firmware/BDT.h:117]   --->   Operation 116 'zext' 'zext_ln117_184' <Predicate = (or_ln117_1541 & or_ln117_1549)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1652)   --->   "%select_ln117_1651 = select i1 %or_ln117_1540, i4 %zext_ln117_184, i4 8" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1651' <Predicate = (or_ln117_1541 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1654)   --->   "%or_ln117_1542 = or i1 %or_ln117_1541, i1 %and_ln102_1910" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1542' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1652 = select i1 %or_ln117_1541, i4 %select_ln117_1651, i4 9" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1652' <Predicate = (or_ln117_1549)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_1543 = or i1 %or_ln117_1541, i1 %and_ln102_1898" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_1543' <Predicate = (or_ln117_1549)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1654)   --->   "%select_ln117_1653 = select i1 %or_ln117_1542, i4 %select_ln117_1652, i4 10" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1653' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1654 = select i1 %or_ln117_1543, i4 %select_ln117_1653, i4 11" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1654' <Predicate = (or_ln117_1549)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_1545 = or i1 %or_ln117_1541, i1 %and_ln102_1893" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1545' <Predicate = (or_ln117_1549)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln102_1894 = and i1 %icmp_ln86_1702, i1 %and_ln102_1891" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1894' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_324)   --->   "%xor_ln104_816 = xor i1 %icmp_ln86_1702, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_324 = and i1 %and_ln102_1891, i1 %xor_ln104_816" [firmware/BDT.h:104]   --->   Operation 126 'and' 'and_ln104_324' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1656)   --->   "%xor_ln104_820 = xor i1 %icmp_ln86_1706, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_820' <Predicate = (or_ln117_1545 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1660)   --->   "%xor_ln104_821 = xor i1 %icmp_ln86_1707, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_821' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns)   --->   "%and_ln102_1900 = and i1 %icmp_ln86_1708, i1 %and_ln102_1894" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1900' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1656)   --->   "%and_ln102_1911 = and i1 %icmp_ln86_1717, i1 %xor_ln104_820" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1911' <Predicate = (or_ln117_1545 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1656)   --->   "%and_ln102_1912 = and i1 %and_ln102_1911, i1 %and_ln102_1893" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1912' <Predicate = (or_ln117_1545 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1658)   --->   "%and_ln102_1913 = and i1 %icmp_ln86_1718, i1 %and_ln102_1899" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1913' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1660)   --->   "%and_ln102_1914 = and i1 %icmp_ln86_1719, i1 %xor_ln104_821" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1914' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1660)   --->   "%and_ln102_1915 = and i1 %and_ln102_1914, i1 %and_ln104_323" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1915' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1656)   --->   "%or_ln117_1544 = or i1 %or_ln117_1543, i1 %and_ln102_1912" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1544' <Predicate = (or_ln117_1545 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1656)   --->   "%select_ln117_1655 = select i1 %or_ln117_1544, i4 %select_ln117_1654, i4 12" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1655' <Predicate = (or_ln117_1545 & or_ln117_1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1658)   --->   "%or_ln117_1546 = or i1 %or_ln117_1545, i1 %and_ln102_1913" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1546' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1656 = select i1 %or_ln117_1545, i4 %select_ln117_1655, i4 13" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1656' <Predicate = (or_ln117_1549)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_1547 = or i1 %or_ln117_1545, i1 %and_ln102_1899" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1547' <Predicate = (or_ln117_1549)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1658)   --->   "%select_ln117_1657 = select i1 %or_ln117_1546, i4 %select_ln117_1656, i4 14" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1657' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1660)   --->   "%or_ln117_1548 = or i1 %or_ln117_1547, i1 %and_ln102_1915" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1548' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1658 = select i1 %or_ln117_1547, i4 %select_ln117_1657, i4 15" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1658' <Predicate = (or_ln117_1549)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1660)   --->   "%zext_ln117_185 = zext i4 %select_ln117_1658" [firmware/BDT.h:117]   --->   Operation 143 'zext' 'zext_ln117_185' <Predicate = (or_ln117_1549)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1660)   --->   "%select_ln117_1659 = select i1 %or_ln117_1548, i5 %zext_ln117_185, i5 16" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1659' <Predicate = (or_ln117_1549)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1660 = select i1 %or_ln117_1549, i5 %select_ln117_1659, i5 17" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1660' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_1551 = or i1 %or_ln117_1549, i1 %and_ln102_1900" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1551' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1664)   --->   "%xor_ln104_822 = xor i1 %icmp_ln86_1708, i1 1" [firmware/BDT.h:104]   --->   Operation 147 'xor' 'xor_ln104_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.97ns)   --->   "%and_ln102_1901 = and i1 %icmp_ln86_1709, i1 %and_ln104_324" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_1901' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1662)   --->   "%and_ln102_1916 = and i1 %icmp_ln86_1720, i1 %and_ln102_1900" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_1916' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1664)   --->   "%and_ln102_1917 = and i1 %icmp_ln86_1721, i1 %xor_ln104_822" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1664)   --->   "%and_ln102_1918 = and i1 %and_ln102_1917, i1 %and_ln102_1894" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1666)   --->   "%and_ln102_1919 = and i1 %icmp_ln86_1722, i1 %and_ln102_1901" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1662)   --->   "%or_ln117_1550 = or i1 %or_ln117_1549, i1 %and_ln102_1916" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1550' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1662)   --->   "%select_ln117_1661 = select i1 %or_ln117_1550, i5 %select_ln117_1660, i5 18" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1661' <Predicate = (or_ln117_1551)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1664)   --->   "%or_ln117_1552 = or i1 %or_ln117_1551, i1 %and_ln102_1918" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1662 = select i1 %or_ln117_1551, i5 %select_ln117_1661, i5 19" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1662' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_1553 = or i1 %or_ln117_1549, i1 %and_ln102_1894" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1553' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1664)   --->   "%select_ln117_1663 = select i1 %or_ln117_1552, i5 %select_ln117_1662, i5 20" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1666)   --->   "%or_ln117_1554 = or i1 %or_ln117_1553, i1 %and_ln102_1919" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1664 = select i1 %or_ln117_1553, i5 %select_ln117_1663, i5 21" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1664' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_1555 = or i1 %or_ln117_1553, i1 %and_ln102_1901" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1555' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1666)   --->   "%select_ln117_1665 = select i1 %or_ln117_1554, i5 %select_ln117_1664, i5 22" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1666 = select i1 %or_ln117_1555, i5 %select_ln117_1665, i5 23" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1666' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns)   --->   "%or_ln117_1557 = or i1 %or_ln117_1549, i1 %and_ln102_1891" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1557' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1668)   --->   "%xor_ln104_823 = xor i1 %icmp_ln86_1709, i1 1" [firmware/BDT.h:104]   --->   Operation 165 'xor' 'xor_ln104_823' <Predicate = (or_ln117_1557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%and_ln102_1903 = and i1 %icmp_ln86_1711, i1 %and_ln104_325" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_1903' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1668)   --->   "%and_ln102_1920 = and i1 %icmp_ln86_1723, i1 %xor_ln104_823" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_1920' <Predicate = (or_ln117_1557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1668)   --->   "%and_ln102_1921 = and i1 %and_ln102_1920, i1 %and_ln104_324" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_1921' <Predicate = (or_ln117_1557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1670)   --->   "%and_ln102_1922 = and i1 %icmp_ln86_1724, i1 %and_ln102_1902" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1672)   --->   "%and_ln102_1923 = and i1 %icmp_ln86_1725, i1 %and_ln102_1903" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1668)   --->   "%or_ln117_1556 = or i1 %or_ln117_1555, i1 %and_ln102_1921" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_1556' <Predicate = (or_ln117_1557)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1668)   --->   "%select_ln117_1667 = select i1 %or_ln117_1556, i5 %select_ln117_1666, i5 24" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_1667' <Predicate = (or_ln117_1557)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1670)   --->   "%or_ln117_1558 = or i1 %or_ln117_1557, i1 %and_ln102_1922" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1668 = select i1 %or_ln117_1557, i5 %select_ln117_1667, i5 25" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_1668' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.97ns)   --->   "%or_ln117_1559 = or i1 %or_ln117_1557, i1 %and_ln102_1902" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_1559' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1670)   --->   "%select_ln117_1669 = select i1 %or_ln117_1558, i5 %select_ln117_1668, i5 26" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1672)   --->   "%or_ln117_1560 = or i1 %or_ln117_1559, i1 %and_ln102_1923" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1670 = select i1 %or_ln117_1559, i5 %select_ln117_1669, i5 27" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_1670' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.97ns)   --->   "%or_ln117_1561 = or i1 %or_ln117_1559, i1 %and_ln102_1903" [firmware/BDT.h:117]   --->   Operation 179 'or' 'or_ln117_1561' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1672)   --->   "%select_ln117_1671 = select i1 %or_ln117_1560, i5 %select_ln117_1670, i5 28" [firmware/BDT.h:117]   --->   Operation 180 'select' 'select_ln117_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1672 = select i1 %or_ln117_1561, i5 %select_ln117_1671, i5 29" [firmware/BDT.h:117]   --->   Operation 181 'select' 'select_ln117_1672' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_825 = xor i1 %icmp_ln86_1711, i1 1" [firmware/BDT.h:104]   --->   Operation 182 'xor' 'xor_ln104_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1924 = and i1 %icmp_ln86_1726, i1 %xor_ln104_825" [firmware/BDT.h:102]   --->   Operation 183 'and' 'and_ln102_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1925 = and i1 %and_ln102_1924, i1 %and_ln104_325" [firmware/BDT.h:102]   --->   Operation 184 'and' 'and_ln102_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1562 = or i1 %or_ln117_1561, i1 %and_ln102_1925" [firmware/BDT.h:117]   --->   Operation 185 'or' 'or_ln117_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1673 = select i1 %or_ln117_1562, i5 %select_ln117_1672, i5 30" [firmware/BDT.h:117]   --->   Operation 186 'select' 'select_ln117_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 381, i5 1, i12 41, i5 2, i12 4093, i5 3, i12 4040, i5 4, i12 3677, i5 5, i12 322, i5 6, i12 3850, i5 7, i12 1238, i5 8, i12 3933, i5 9, i12 3686, i5 10, i12 203, i5 11, i12 1693, i5 12, i12 3778, i5 13, i12 4091, i5 14, i12 3825, i5 15, i12 113, i5 16, i12 3852, i5 17, i12 4042, i5 18, i12 90, i5 19, i12 3982, i5 20, i12 3669, i5 21, i12 151, i5 22, i12 1147, i5 23, i12 4045, i5 24, i12 968, i5 25, i12 193, i5 26, i12 3394, i5 27, i12 3902, i5 28, i12 486, i5 29, i12 3832, i5 30, i12 585, i12 0, i5 %select_ln117_1673" [firmware/BDT.h:118]   --->   Operation 187 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 188 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1563 = or i1 %or_ln117_1559, i1 %and_ln104_325" [firmware/BDT.h:117]   --->   Operation 189 'or' 'or_ln117_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1563, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 190 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 191 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read1423', firmware/BDT.h:86) on port 'p_read14' (firmware/BDT.h:86) [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [52]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [82]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [83]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1892', firmware/BDT.h:102) [89]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1896', firmware/BDT.h:102) [101]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1535', firmware/BDT.h:117) [144]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_1646', firmware/BDT.h:117) [147]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1647', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1648', firmware/BDT.h:117) [152]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1907', firmware/BDT.h:102) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1538', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1649', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1650', firmware/BDT.h:117) [156]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_1651', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1652', firmware/BDT.h:117) [161]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1653', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1654', firmware/BDT.h:117) [165]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_820', firmware/BDT.h:104) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1911', firmware/BDT.h:102) [125]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1912', firmware/BDT.h:102) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1544', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1655', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1656', firmware/BDT.h:117) [169]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1657', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1658', firmware/BDT.h:117) [173]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_1659', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1660', firmware/BDT.h:117) [178]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1916', firmware/BDT.h:102) [130]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1550', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1661', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1662', firmware/BDT.h:117) [182]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1663', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1664', firmware/BDT.h:117) [186]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1665', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1666', firmware/BDT.h:117) [190]  (1.215 ns)

 <State 7>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_823', firmware/BDT.h:104) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1920', firmware/BDT.h:102) [134]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1921', firmware/BDT.h:102) [135]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1556', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1667', firmware/BDT.h:117) [192]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1668', firmware/BDT.h:117) [194]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1669', firmware/BDT.h:117) [196]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1670', firmware/BDT.h:117) [198]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1671', firmware/BDT.h:117) [200]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1672', firmware/BDT.h:117) [202]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_825', firmware/BDT.h:104) [117]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1924', firmware/BDT.h:102) [138]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1925', firmware/BDT.h:102) [139]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1562', firmware/BDT.h:117) [201]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1673', firmware/BDT.h:117) [204]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [205]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1563', firmware/BDT.h:117) [203]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [206]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
