TimeQuest Timing Analyzer report for esl_demonstrator
Fri May 25 16:34:50 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. MTBF Summary
 28. Synchronizer Summary
 29. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. MTBF Summary
 55. Synchronizer Summary
 56. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. MTBF Summary
 81. Synchronizer Summary
 82. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; esl_demonstrator                                   ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.80        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  60.0%      ;
;     Processor 3            ;  20.0%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; Quad_Dec.sdc                                              ; OK     ; Fri May 25 16:34:46 2018 ;
; Quad_Dec/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri May 25 16:34:46 2018 ;
; Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc            ; OK     ; Fri May 25 16:34:46 2018 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 15.67 MHz ; 15.67 MHz       ; altera_reserved_tck ;      ;
; 85.59 MHz ; 85.59 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 5.373  ; 0.000         ;
; altera_reserved_tck ; 18.100 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.289 ; 0.000         ;
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 15.938 ; 0.000         ;
; altera_reserved_tck ; 47.187 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.084 ; 0.000         ;
; CLOCK_50            ; 3.353 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.573  ; 0.000              ;
; altera_reserved_tck ; 49.628 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.373 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.424      ;
; 5.379 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.418      ;
; 5.489 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.308      ;
; 5.495 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.302      ;
; 5.605 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.192      ;
; 5.611 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.186      ;
; 5.650 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 4.152      ;
; 5.656 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 4.146      ;
; 5.721 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.076      ;
; 5.727 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 4.070      ;
; 5.766 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 4.036      ;
; 5.772 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 4.030      ;
; 5.837 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.960      ;
; 5.843 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.954      ;
; 5.882 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.920      ;
; 5.888 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.914      ;
; 5.953 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.844      ;
; 5.959 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.838      ;
; 5.998 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.804      ;
; 6.004 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.798      ;
; 6.069 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.728      ;
; 6.075 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.722      ;
; 6.114 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.688      ;
; 6.120 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.682      ;
; 6.185 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.612      ;
; 6.191 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 3.606      ;
; 6.230 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.572      ;
; 6.236 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.566      ;
; 6.300 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.496      ;
; 6.306 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.490      ;
; 6.346 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.456      ;
; 6.352 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.450      ;
; 6.416 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.380      ;
; 6.422 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.374      ;
; 6.462 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.340      ;
; 6.468 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 3.334      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.472 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.324      ;
; 6.576 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 3.224      ;
; 6.582 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 3.218      ;
; 6.692 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 3.108      ;
; 6.698 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 3.102      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.769 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.219     ; 3.027      ;
; 6.808 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.992      ;
; 6.814 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.986      ;
; 6.924 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.876      ;
; 6.930 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.870      ;
; 7.040 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.760      ;
; 7.046 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.754      ;
; 7.156 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.644      ;
; 7.162 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.638      ;
; 7.229 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.571      ;
; 7.229 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.571      ;
; 7.229 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.571      ;
; 7.229 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.215     ; 2.571      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.248 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.218     ; 2.549      ;
; 7.532 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 2.270      ;
; 7.532 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 2.270      ;
; 7.532 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 2.270      ;
; 7.532 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.213     ; 2.270      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 18.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.545     ; 8.355      ;
; 46.435 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 3.654      ;
; 46.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.415      ;
; 46.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.190      ;
; 46.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.172      ;
; 46.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.167      ;
; 47.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.984      ;
; 47.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.775      ;
; 47.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.712      ;
; 47.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.690      ;
; 47.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.523      ;
; 47.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.498      ;
; 47.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.443      ;
; 47.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.410      ;
; 47.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 2.292      ;
; 47.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.264      ;
; 47.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.229      ;
; 48.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 1.997      ;
; 48.508 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 1.623      ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.294     ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.294     ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.294     ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.294     ;
; 72.969 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.294     ;
; 73.020 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.243     ;
; 73.020 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.243     ;
; 73.070 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.193     ;
; 73.070 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.193     ;
; 73.070 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.193     ;
; 73.070 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.193     ;
; 73.070 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 10.193     ;
; 73.386 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.877      ;
; 73.386 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.877      ;
; 73.386 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.877      ;
; 73.386 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.877      ;
; 73.386 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.877      ;
; 73.401 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.862      ;
; 73.401 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.862      ;
; 73.401 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.862      ;
; 73.401 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.862      ;
; 73.401 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.862      ;
; 73.731 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 9.532      ;
; 74.221 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 9.043      ;
; 74.221 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 9.043      ;
; 74.368 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 8.892      ;
; 75.021 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.243      ;
; 75.029 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.235      ;
; 75.029 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.235      ;
; 75.029 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.235      ;
; 75.037 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.227      ;
; 75.039 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.225      ;
; 75.053 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.211      ;
; 75.078 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.186      ;
; 75.079 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.185      ;
; 75.079 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.185      ;
; 75.107 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.157      ;
; 75.107 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.157      ;
; 75.138 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 8.126      ;
; 75.348 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.911      ;
; 75.352 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.907      ;
; 75.352 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.907      ;
; 75.367 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.892      ;
; 75.368 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.891      ;
; 75.439 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 7.825      ;
; 75.641 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.618      ;
; 76.909 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 6.354      ;
; 77.128 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 6.131      ;
; 77.332 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 5.931      ;
; 77.673 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 5.601      ;
; 77.688 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.256      ; 5.583      ;
; 77.691 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 5.583      ;
; 77.699 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.259      ; 5.575      ;
; 77.759 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 5.494      ;
; 77.772 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 5.481      ;
; 77.855 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 5.408      ;
; 77.863 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 5.400      ;
; 77.873 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 5.388      ;
; 77.900 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 5.359      ;
; 77.989 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 5.274      ;
; 78.041 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 5.222      ;
; 78.105 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 5.154      ;
; 78.108 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.249      ; 5.156      ;
; 78.156 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 5.107      ;
; 78.163 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 5.097      ;
; 78.344 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.248      ; 4.919      ;
; 93.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.110      ;
; 94.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.905      ;
; 94.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.900      ;
; 94.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.900      ;
; 94.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.899      ;
; 94.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.898      ;
; 94.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.869      ;
; 94.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.866      ;
; 94.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.864      ;
; 94.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.804      ;
; 94.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.804      ;
; 94.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.804      ;
; 94.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.708      ;
; 94.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.614      ;
; 94.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.614      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.860      ;
; 0.290 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.861      ;
; 0.298 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.869      ;
; 0.300 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.871      ;
; 0.303 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.874      ;
; 0.305 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.870      ;
; 0.306 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.870      ;
; 0.308 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.872      ;
; 0.309 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.874      ;
; 0.310 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.874      ;
; 0.310 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.875      ;
; 0.313 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.884      ;
; 0.317 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.882      ;
; 0.319 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.889      ;
; 0.321 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.888      ;
; 0.322 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.886      ;
; 0.322 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.887      ;
; 0.324 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.895      ;
; 0.325 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.890      ;
; 0.325 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.895      ;
; 0.327 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.892      ;
; 0.328 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.892      ;
; 0.329 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.894      ;
; 0.330 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.894      ;
; 0.333 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.897      ;
; 0.333 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.900      ;
; 0.337 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.908      ;
; 0.346 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 0.908      ;
; 0.348 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.913      ;
; 0.352 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 0.914      ;
; 0.355 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.920      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.921      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                              ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.606      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.609      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.625      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.645      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.700      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.707      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.709      ;
; 0.498 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.717      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.720      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.729      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.732      ;
; 0.515 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.742      ;
; 0.516 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.738      ;
; 0.520 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.739      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.744      ;
; 0.530 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.748      ;
; 0.536 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.755      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 15.938 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.220      ; 4.231      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[3]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[4]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[5]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[6]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[7]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[20]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_control_reg_rddata[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[8]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_control_reg_rddata[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_control_reg_rddata[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_ic_fill_same_tag_line                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.860      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_readdata_d1[17]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_readdata_d1[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_readdata_d1[9]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_readdata_d1[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_1_avalon_slave_0_translator|av_readdata_pre[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_0_avalon_slave_0_translator|av_readdata_pre[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 3.852      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_ic_fill_starting_d1                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_clr_valid_bits                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.070 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 3.849      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_valid_from_E                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.857      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_valid_from_D                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.854      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_issue                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.854      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.857      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_kill                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.860      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw_valid                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.854      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_st                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.860      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.862      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.849      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[0]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.849      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.849      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.862      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[12]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.856      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[11]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.856      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[15]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.856      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[13]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.856      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[16]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 3.856      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[14]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.859      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.862      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.853      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.862      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[2]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.862      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_ld_signed                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.860      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[10]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.857      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.862      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_logic                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.857      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.849      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.849      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[2]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.849      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_cmp                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.859      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rot_right                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.857      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_logical                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 3.857      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.853      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[10]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.853      ;
; 16.071 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[10]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.853      ;
+--------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.912      ;
; 48.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.658      ;
; 48.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 1.604      ;
; 96.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.222      ;
; 96.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.222      ;
; 96.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.222      ;
; 96.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.222      ;
; 96.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.222      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.190      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.989      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.941      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.941      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.941      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.941      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.941      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.941      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.941      ;
; 97.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.701      ;
; 97.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.194      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.956      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.955      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.689      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.657      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.657      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.657      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
; 98.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.445      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.084  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.302      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.507      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.507      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.507      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.529      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.804      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.591  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.806      ;
; 1.810  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.024      ;
; 2.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.491      ;
; 2.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.754      ;
; 2.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.754      ;
; 2.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.754      ;
; 2.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.754      ;
; 2.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.754      ;
; 2.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.754      ;
; 2.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.754      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.554  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.787      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.760  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.989      ;
; 2.777  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.011      ;
; 2.777  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.011      ;
; 2.777  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.011      ;
; 2.777  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.011      ;
; 2.777  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.011      ;
; 51.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.255      ; 1.480      ;
; 51.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.230      ; 1.526      ;
; 52.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.241      ; 2.735      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                               ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.353 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.587      ;
; 3.353 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_retaddr         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.587      ;
; 3.353 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_exception       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.587      ;
; 3.353 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_break           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.587      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_valid_from_E         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.590      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_kill                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_st              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.579      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.579      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.579      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.579      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.579      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.582      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 3.576      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_ld_signed       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_logic           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_cmp             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.582      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rot_right       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_logical   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.589      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_crst            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.572      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.582      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.589      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.590      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.574      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.577      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.577      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.580      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.583      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[15]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.585      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.577      ;
; 3.354 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.577      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                          ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                          ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                          ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                          ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                        ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                        ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                             ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_bytena_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                             ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                             ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                          ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                          ;
; 49.677 ; 49.861       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.677 ; 49.861       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.677 ; 49.861       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.677 ; 49.861       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.084 ; 3.091 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.841 ; 7.031 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.089  ; 0.070  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.336 ; -1.459 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.265 ; 11.900 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.028 ; 9.662 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.518 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.265       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.253       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 38.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.265       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.254       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.521                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.266       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.255       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 197.450                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.263       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.187       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 197.814                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.266       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.548       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 16.17 MHz ; 16.17 MHz       ; altera_reserved_tck ;      ;
; 95.83 MHz ; 95.83 MHz       ; CLOCK_50            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 5.941  ; 0.000         ;
; altera_reserved_tck ; 19.084 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.285 ; 0.000         ;
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.414 ; 0.000         ;
; altera_reserved_tck ; 47.531 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.985 ; 0.000         ;
; CLOCK_50            ; 3.017 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.590  ; 0.000             ;
; altera_reserved_tck ; 49.606 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.941 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.886      ;
; 5.959 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.868      ;
; 6.041 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.786      ;
; 6.059 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.768      ;
; 6.141 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.686      ;
; 6.159 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.668      ;
; 6.188 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.644      ;
; 6.206 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.626      ;
; 6.241 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.586      ;
; 6.259 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.568      ;
; 6.288 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.544      ;
; 6.306 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.526      ;
; 6.341 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.486      ;
; 6.359 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.468      ;
; 6.388 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.444      ;
; 6.406 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.426      ;
; 6.441 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.386      ;
; 6.459 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.368      ;
; 6.488 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.344      ;
; 6.506 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.326      ;
; 6.541 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.286      ;
; 6.559 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.268      ;
; 6.588 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.244      ;
; 6.606 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.226      ;
; 6.641 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.186      ;
; 6.659 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 3.168      ;
; 6.688 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.144      ;
; 6.706 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.126      ;
; 6.740 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.086      ;
; 6.758 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.068      ;
; 6.788 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.044      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.805 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 3.021      ;
; 6.806 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 3.026      ;
; 6.888 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 2.944      ;
; 6.906 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 2.926      ;
; 6.987 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.844      ;
; 7.005 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.826      ;
; 7.087 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.744      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.726      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.105 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.189     ; 2.721      ;
; 7.187 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.644      ;
; 7.205 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.626      ;
; 7.287 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.544      ;
; 7.305 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.526      ;
; 7.387 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.444      ;
; 7.405 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.426      ;
; 7.487 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.344      ;
; 7.490 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.341      ;
; 7.490 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.341      ;
; 7.490 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.341      ;
; 7.490 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.341      ;
; 7.490 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.184     ; 2.341      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.516 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.188     ; 2.311      ;
; 7.763 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 2.069      ;
; 7.763 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 2.069      ;
; 7.763 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 2.069      ;
; 7.763 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.183     ; 2.069      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 19.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.235     ; 7.681      ;
; 46.849 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.274      ;
; 47.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 3.071      ;
; 47.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.881      ;
; 47.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.836      ;
; 47.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 2.829      ;
; 47.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.670      ;
; 47.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.502      ;
; 47.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.436      ;
; 47.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 2.403      ;
; 47.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.261      ;
; 47.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.246      ;
; 47.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.179      ;
; 48.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.144      ;
; 48.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.046      ;
; 48.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.009      ;
; 48.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.001      ;
; 48.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 1.781      ;
; 48.723 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 1.436      ;
; 73.076 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.868      ;
; 73.076 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.868      ;
; 73.076 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.868      ;
; 73.076 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.868      ;
; 73.076 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.868      ;
; 73.130 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.814      ;
; 73.130 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.814      ;
; 73.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.781      ;
; 73.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.781      ;
; 73.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.781      ;
; 73.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.781      ;
; 73.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.781      ;
; 73.432 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.512      ;
; 73.432 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.512      ;
; 73.432 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.512      ;
; 73.432 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.512      ;
; 73.432 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.512      ;
; 73.454 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.489      ;
; 73.454 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.489      ;
; 73.454 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.489      ;
; 73.454 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.489      ;
; 73.454 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 9.489      ;
; 73.770 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 9.174      ;
; 74.197 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.747      ;
; 74.197 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.747      ;
; 74.323 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 8.618      ;
; 74.922 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.022      ;
; 74.922 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.022      ;
; 74.922 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.022      ;
; 74.927 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.017      ;
; 74.943 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.001      ;
; 74.943 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 8.001      ;
; 74.946 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.998      ;
; 74.961 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.983      ;
; 74.961 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.983      ;
; 74.974 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.970      ;
; 74.980 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.964      ;
; 74.980 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.964      ;
; 75.010 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.934      ;
; 75.185 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 7.754      ;
; 75.185 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 7.754      ;
; 75.200 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 7.739      ;
; 75.217 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 7.722      ;
; 75.217 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 7.722      ;
; 75.278 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 7.666      ;
; 75.465 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 7.474      ;
; 76.930 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 6.013      ;
; 77.124 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 5.814      ;
; 77.295 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 5.648      ;
; 77.606 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 5.348      ;
; 77.612 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 5.338      ;
; 77.622 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 5.332      ;
; 77.622 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.939      ; 5.332      ;
; 77.676 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 5.258      ;
; 77.687 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 5.247      ;
; 77.760 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 5.183      ;
; 77.771 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 5.170      ;
; 77.799 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 5.144      ;
; 77.807 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 5.132      ;
; 77.902 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 5.041      ;
; 77.943 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 5.001      ;
; 77.986 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.924      ; 4.953      ;
; 77.990 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 4.954      ;
; 78.031 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 4.913      ;
; 78.042 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 4.899      ;
; 78.210 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.929      ; 4.734      ;
; 94.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.507      ;
; 94.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.323      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.322      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.322      ;
; 94.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.322      ;
; 94.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.320      ;
; 94.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.294      ;
; 94.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.289      ;
; 94.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.249      ;
; 94.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.249      ;
; 94.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.249      ;
; 94.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.159      ;
; 94.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.074      ;
; 94.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.074      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.798      ;
; 0.286 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.799      ;
; 0.289 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.802      ;
; 0.294 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.807      ;
; 0.296 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.809      ;
; 0.302 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.808      ;
; 0.302 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.809      ;
; 0.302 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.809      ;
; 0.304 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.811      ;
; 0.306 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.819      ;
; 0.306 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.816      ;
; 0.306 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.819      ;
; 0.308 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.815      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.824      ;
; 0.311 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                              ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.819      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.548      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.549      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.553      ;
; 0.356 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.562      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.579      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.633      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.638      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.640      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.640      ;
; 0.449 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.654      ;
; 0.464 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.676      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.671      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.677      ;
; 0.478 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.678      ;
; 0.479 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.678      ;
; 0.483 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.684      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.683      ;
; 0.489 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.689      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.414 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 3.733      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_kill                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_st                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[15]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.415      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_ld_signed                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_logic                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.409      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_cmp                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.411      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rot_right                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.409      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_logical                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.409      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_retaddr                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.415      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.409      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[4]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[10]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_crst                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.409      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_exception                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.415      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_break                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.415      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[3]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[5]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[5]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[13]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[1]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[9]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[8]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[11]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[17]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[11]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[13]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[10]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[15]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[20]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_control_reg_rddata[16]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_wrctl_inst                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 3.409      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[11]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[12]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[14]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[29]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.416      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[10]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_control_reg_rddata[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_control_reg_rddata[0]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[4]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[0]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.414      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_ic_fill_same_tag_line                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_br_cond                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_ld                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.412      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.402      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_readdata_d1[24]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.405      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_readdata_d1[17]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.403      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_readdata_d1[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 3.403      ;
; 16.528 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_readdata_d1[30]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.405      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 2.601      ;
; 48.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 1.483      ;
; 48.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 1.447      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.869      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.869      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.869      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.869      ;
; 97.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.869      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.853      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.661      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.621      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.621      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.621      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.621      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.621      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.621      ;
; 97.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.621      ;
; 97.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.404      ;
; 97.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.964      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.748      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.742      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.504      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.476      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.476      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.476      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.289      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 0.985  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.185      ;
; 1.171  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.370      ;
; 1.171  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.370      ;
; 1.171  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.370      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.189  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.388      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.438  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.637      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.447  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.643      ;
; 1.641  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.837      ;
; 2.066  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.276      ;
; 2.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.512      ;
; 2.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.512      ;
; 2.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.512      ;
; 2.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.512      ;
; 2.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.512      ;
; 2.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.512      ;
; 2.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.512      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.336  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.547      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.517  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.723      ;
; 2.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.746      ;
; 2.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.746      ;
; 2.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.746      ;
; 2.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.746      ;
; 2.534  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.746      ;
; 50.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.269      ; 1.349      ;
; 50.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.249      ; 1.377      ;
; 52.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.255      ; 2.485      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_valid_from_E         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_valid_from_D         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_issue                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.232      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_kill                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw_valid             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_st              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.218      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.229      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_ld_signed       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_logic           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_cmp             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.224      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rot_right       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_logical   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.231      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_retaddr         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.229      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_crst            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_exception       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.229      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_break           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.229      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 3.214      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.231      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[14]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.232      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[5]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[13]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.215      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[8]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.219      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.222      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.225      ;
; 3.017 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 3.227      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.590 ; 9.820        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                             ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.591 ; 9.821        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                          ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                          ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                        ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                          ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                      ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                               ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                            ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                            ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                            ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                            ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.647 ; 49.831       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.070 ; 3.060 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.776 ; 6.924 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.067 ; -0.103 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.535 ; -1.672 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.464 ; 10.916 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.242 ; 8.695 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.682 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 38.682                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.350       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.332       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.690                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.350       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.340       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 38.692                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.351       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.341       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 197.725                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.346       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.379       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 198.048                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.350       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.698       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.988  ; 0.000         ;
; altera_reserved_tck ; 23.074 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.138 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 17.573 ; 0.000         ;
; altera_reserved_tck ; 48.515 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.584 ; 0.000         ;
; CLOCK_50            ; 1.967 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.378  ; 0.000             ;
; altera_reserved_tck ; 49.484 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.988 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.597      ;
; 6.992 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.593      ;
; 7.056 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.529      ;
; 7.060 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.525      ;
; 7.124 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.461      ;
; 7.128 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.457      ;
; 7.170 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.422      ;
; 7.174 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.418      ;
; 7.192 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.393      ;
; 7.196 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.389      ;
; 7.238 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.354      ;
; 7.242 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.350      ;
; 7.260 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.325      ;
; 7.264 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.321      ;
; 7.306 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.286      ;
; 7.310 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.282      ;
; 7.328 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.257      ;
; 7.332 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.253      ;
; 7.374 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.218      ;
; 7.378 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.214      ;
; 7.396 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.189      ;
; 7.400 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.185      ;
; 7.442 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.150      ;
; 7.446 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.146      ;
; 7.464 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.121      ;
; 7.468 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 2.117      ;
; 7.510 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.082      ;
; 7.514 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.078      ;
; 7.531 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.053      ;
; 7.535 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 2.049      ;
; 7.578 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.014      ;
; 7.582 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 2.010      ;
; 7.599 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.985      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.603 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.981      ;
; 7.646 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 1.946      ;
; 7.650 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 1.942      ;
; 7.713 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.878      ;
; 7.717 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.874      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.771 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 1.813      ;
; 7.781 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.810      ;
; 7.785 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.806      ;
; 7.849 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.742      ;
; 7.853 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.738      ;
; 7.917 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.674      ;
; 7.921 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.670      ;
; 7.985 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.606      ;
; 7.989 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.602      ;
; 8.053 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.538      ;
; 8.057 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.534      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.095 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_1|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.422     ; 1.490      ;
; 8.121 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.470      ;
; 8.125 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.466      ;
; 8.139 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.452      ;
; 8.139 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[0] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.416     ; 1.452      ;
; 8.278 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 1.314      ;
; 8.278 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 1.314      ;
; 8.278 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 1.314      ;
; 8.278 ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|flipflop[1] ; Quad_Dec:inst2|esl_demonstrator:quadraturedecoder_0|QuadratureDecoder:encoder|counter[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.415     ; 1.314      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 23.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                   ; altera_reserved_tdo                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.283     ; 4.643      ;
; 48.052 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.201      ;
; 48.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.991      ;
; 48.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.886      ;
; 48.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.838      ;
; 48.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.754      ;
; 48.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.701      ;
; 48.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.634      ;
; 48.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.604      ;
; 48.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.551      ;
; 48.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.429      ;
; 48.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.417      ;
; 48.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.394      ;
; 48.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.355      ;
; 48.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.291      ;
; 48.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.281      ;
; 49.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.269      ;
; 49.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.100      ;
; 49.328 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 0.955      ;
; 76.781 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.129      ;
; 76.781 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.129      ;
; 76.781 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.129      ;
; 76.781 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.129      ;
; 76.781 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.129      ;
; 76.832 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.078      ;
; 76.832 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.078      ;
; 76.850 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.060      ;
; 76.850 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.060      ;
; 76.850 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.060      ;
; 76.850 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.060      ;
; 76.850 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 5.060      ;
; 77.027 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.883      ;
; 77.027 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.883      ;
; 77.027 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.883      ;
; 77.027 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.883      ;
; 77.027 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.883      ;
; 77.038 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.872      ;
; 77.038 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.872      ;
; 77.038 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.872      ;
; 77.038 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.872      ;
; 77.038 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.872      ;
; 77.218 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 4.692      ;
; 77.535 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 4.376      ;
; 77.535 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 4.376      ;
; 77.570 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 4.337      ;
; 77.979 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.932      ;
; 77.988 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.923      ;
; 77.989 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.922      ;
; 77.991 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.920      ;
; 78.003 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.908      ;
; 78.003 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.908      ;
; 78.003 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.908      ;
; 78.009 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.902      ;
; 78.009 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.902      ;
; 78.010 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.901      ;
; 78.031 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.880      ;
; 78.038 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.873      ;
; 78.038 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.873      ;
; 78.141 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.765      ;
; 78.149 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.757      ;
; 78.149 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.757      ;
; 78.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.744      ;
; 78.162 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.744      ;
; 78.197 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.714      ;
; 78.301 ; altera_reserved_tms                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.605      ;
; 78.450 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.457      ;
; 78.566 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.336      ;
; 78.706 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.201      ;
; 78.910 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.908      ; 3.005      ;
; 78.913 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 2.999      ;
; 78.924 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.908      ; 2.991      ;
; 78.924 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.908      ; 2.991      ;
; 78.962 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 2.938      ;
; 78.970 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.893      ; 2.930      ;
; 78.996 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 2.911      ;
; 79.008 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.896      ; 2.895      ;
; 79.019 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 2.888      ;
; 79.049 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 2.858      ;
; 79.085 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 2.822      ;
; 79.118 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 2.792      ;
; 79.156 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 2.750      ;
; 79.165 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 2.746      ;
; 79.173 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 2.737      ;
; 79.189 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 2.718      ;
; 79.290 ; altera_reserved_tdi                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.903      ; 2.620      ;
; 96.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.759      ;
; 96.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.571      ;
; 96.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.569      ;
; 96.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.568      ;
; 96.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.566      ;
; 96.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.565      ;
; 96.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.551      ;
; 96.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.548      ;
; 96.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.545      ;
; 96.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.508      ;
; 96.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.502      ;
; 96.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.502      ;
; 96.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.502      ;
; 96.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.357      ;
; 96.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.357      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.138 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.466      ;
; 0.139 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.468      ;
; 0.143 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.471      ;
; 0.145 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.147 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.470      ;
; 0.147 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.149 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.472      ;
; 0.150 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.473      ;
; 0.153 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.476      ;
; 0.153 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.477      ;
; 0.155 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.478      ;
; 0.158 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.161 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.484      ;
; 0.163 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                     ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.170 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.491      ;
; 0.172 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.495      ;
; 0.175 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.495      ;
; 0.177 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[2]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.503      ;
; 0.181 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_dst_regnum[4]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.507      ;
; 0.182 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.502      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|i_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|d_read                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                              ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                   ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                   ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                   ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                             ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                   ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                               ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                               ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                      ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_controller_0_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                           ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                           ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                           ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                              ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                          ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                     ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                       ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; Quad_Dec:inst2|Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.512      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.334      ;
; 0.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.344      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.398      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.573 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 2.520      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[14]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.317      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[3]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[4]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.317      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[6]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[7]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[10]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.317      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[2]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.307      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.317      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_status_reg_pie                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.317      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.317      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_dp_offset[2]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.306      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_dp_offset[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.306      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.306      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_initial_offset[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.306      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_initial_offset[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.306      ;
; 17.639 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|ic_fill_initial_offset[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.306      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_valid_from_E                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.314      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_valid_from_D                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_issue                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.314      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.324      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_kill                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.317      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw_valid                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_st                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.317      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.317      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[15]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.317      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[2]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.320      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_ld_signed                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.317      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[10]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.314      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[5]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_logic                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.314      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[2]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 2.319      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.317      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_cmp                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.316      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rot_right                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.314      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_logical                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.314      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[10]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[10]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[10]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[12]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.322      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_retaddr                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.320      ;
; 17.640 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.314      ;
+--------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.741      ;
; 49.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.945      ;
; 49.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 0.923      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.928      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.928      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.928      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.928      ;
; 98.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.928      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.920      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.798      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.770      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.770      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.770      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.770      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.770      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.770      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.770      ;
; 98.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.613      ;
; 98.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.294      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.147      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.131      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.970      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.954      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.954      ;
; 99.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.954      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
; 99.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.820      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.704      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.836      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.836      ;
; 0.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.836      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.846      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.983      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.883  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.999      ;
; 0.989  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.104      ;
; 1.275  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.399      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.540      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.540      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.540      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.540      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.540      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.540      ;
; 1.418  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.540      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.435  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.561      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.673      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.673      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.673      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.673      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.673      ;
; 1.547  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.668      ;
; 50.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.359      ; 0.815      ;
; 50.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.343      ; 0.831      ;
; 51.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.347      ; 1.522      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_valid_from_E               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_valid_from_D               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_issue                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_alu_subtract          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.101      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[4]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw_valid                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_iw[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.094      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_shift_rot_right       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.098      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.100      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_retaddr               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.098      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_exception             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.098      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_ctrl_break                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.098      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.094      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[14]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.100      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.101      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_compare_op[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 2.096      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[8]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[9]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_br_taken_waddr_partial[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|W_wr_data[10]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[18]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_pipe_flush_waddr[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[19]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|F_pc[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_iw[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.094      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[25]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[27]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 2.092      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.101      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_st_data[21]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.101      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|M_alu_result[29]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.099      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|D_pc_plus_one[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 2.084      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src1_prelim[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_src2_imm[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.097      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_extra_pc[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
; 1.967 ; Quad_Dec:inst2|altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|E_pc[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 2.089      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                       ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                             ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.379 ; 9.609        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                        ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                           ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Quad_Dec:inst2|Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.484 ; 49.700       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                             ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                               ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                           ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                           ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ;
; 49.529 ; 49.713       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec:inst2|Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.339 ; 1.550 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.843 ; 3.219 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.312  ; 0.120  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.172 ; -0.442 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.435 ; 6.926 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.250 ; 5.740 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.185 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                   ; Synchronization Node                                                                                                                                                                                                                                                                                            ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                               ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 39.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.595       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.590       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                 ; 39.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.591       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                               ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                      ; 39.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                         ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.591       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 198.601                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.595       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.006       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                ; 198.809                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                        ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.598       ;
;  Quad_Dec:inst2|Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.211       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.373  ; 0.138 ; 15.938   ; 0.584   ; 9.378               ;
;  CLOCK_50            ; 5.373  ; 0.138 ; 15.938   ; 1.967   ; 9.378               ;
;  altera_reserved_tck ; 18.100 ; 0.186 ; 47.187   ; 0.584   ; 49.484              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.084 ; 3.091 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.841 ; 7.031 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.312  ; 0.120  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.172 ; -0.442 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.265 ; 11.900 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.250 ; 5.740 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; C_out               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INA_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INB_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_push              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input1[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input1[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input0[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Quad_input0[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_out               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; INA_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; INB_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_out               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; INA_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; INB_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C_out               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INA_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; INB_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1805       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 153693     ; 1124       ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1805       ; 1          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 153693     ; 1124       ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1149     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1149     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 25 16:34:44 2018
Info: Command: quartus_sta esl_demonstrator -c esl_demonstrator
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Quad_Dec.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.373               0.000 CLOCK_50 
    Info (332119):    18.100               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.938               0.000 CLOCK_50 
    Info (332119):    47.187               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.084               0.000 altera_reserved_tck 
    Info (332119):     3.353               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.573               0.000 CLOCK_50 
    Info (332119):    49.628               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.518 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.941               0.000 CLOCK_50 
    Info (332119):    19.084               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.414               0.000 CLOCK_50 
    Info (332119):    47.531               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.985               0.000 altera_reserved_tck 
    Info (332119):     3.017               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.590               0.000 CLOCK_50 
    Info (332119):    49.606               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.682 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.988               0.000 CLOCK_50 
    Info (332119):    23.074               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.573               0.000 CLOCK_50 
    Info (332119):    48.515               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.584
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.584               0.000 altera_reserved_tck 
    Info (332119):     1.967               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.378               0.000 CLOCK_50 
    Info (332119):    49.484               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.185 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 511 megabytes
    Info: Processing ended: Fri May 25 16:34:50 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


