// Seed: 3215593655
module module_0 ();
  wire id_1;
  assign module_2.id_5 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3
    , id_6,
    output tri1 id_4
);
  always repeat (1) $display(1'b0, 0);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = (1'h0) == id_2;
  always @(1 or posedge 1'h0) begin : LABEL_0
    id_3 <= id_1;
  end
  wire id_4;
  assign id_3 = id_1;
  uwire id_5 = 1;
  module_0 modCall_1 ();
endmodule
