Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dd7db13f5a004bd3b76f5e2fedb9916a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PipelineProcessor_behav xil_defaultlib.tb_PipelineProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'in0' [C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sim_1/new/tb_PipelineProcessor.v:80]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in0' [C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sim_1/new/tb_PipelineProcessor.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DMA' [C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sim_1/new/tb_PipelineProcessor.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU_PC_incr
Compiling module xil_defaultlib.MUX_1b(WL=17)
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.PIP_REG_IFtoID
Compiling module xil_defaultlib.CTRL_main
Compiling module xil_defaultlib.EQ
Compiling module xil_defaultlib.AND_1b
Compiling module xil_defaultlib.CTRL_ALU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.MUX_1b
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.ALU_adder
Compiling module xil_defaultlib.PIP_REG_IDtoEX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_2b
Compiling module xil_defaultlib.PIP_REG_EXtoMEM
Compiling module xil_defaultlib.DM(addrW=8)
Compiling module xil_defaultlib.PIP_REG_MEMtoWB
Compiling module xil_defaultlib.HAZ
Compiling module xil_defaultlib.tb_PipelineProcessor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PipelineProcessor_behav
