{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tx.v@187:197@HdlStmAssign", "  wire            up_rack_s[0:5];\n  wire            up_wack_s[0:5];\n\n  // master/slave\n\n  assign dac_data_sync_s = (PCORE_ID == 0) ? dac_sync_out : dac_sync_in;\n\n  always @(posedge dac_clk) begin\n    dac_data_sync <= dac_data_sync_s;\n  end\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[192, "  assign dac_data_sync_s = (PCORE_ID == 0) ? dac_sync_out : dac_sync_in;\n"]], "Add": [[192, "  assign dac_data_sync_s = (ID == 0) ? dac_sync_out : dac_sync_in;\n"]]}}