<div id="pf256" class="pf w0 h0" data-page-no="256"><div class="pc pc256 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg256.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">34.1.3<span class="_ _b"> </span>RTC Signal Descriptions</div><div class="t m0 x4a h9 yc4b ff1 fs2 fc0 sc0 ls0 ws0">Table 34-1.<span class="_ _1a"> </span>RTC signal descriptions</div><div class="t m0 xca h10 y331 ff1 fs4 fc0 sc0 ls0 ws420">Signal Description<span class="_ _d3"> </span>I/O</div><div class="t m0 xfb h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">RTC_CLKOUT<span class="_ _5d"> </span>1 Hz square-wave output<span class="_ _6a"> </span>O</div><div class="t m0 x9 h1b y34cd ff1 fsc fc0 sc0 ls0 ws0">34.1.3.1<span class="_ _b"> </span>RTC clock output</div><div class="t m0 x9 hf y34ce ff3 fs5 fc0 sc0 ls0 ws0">The clock to the seconds counter is available on the RTC_CLKOUT signal. It is a 1 Hz</div><div class="t m0 x9 hf y34cf ff3 fs5 fc0 sc0 ls0 ws0">square wave output.</div><div class="t m0 x9 hd y34d0 ff1 fs7 fc0 sc0 ls0 ws0">34.2<span class="_ _b"> </span>Register definition</div><div class="t m0 x9 hf y34d1 ff3 fs5 fc0 sc0 ls0 ws0">All registers must be accessed using 32-bit writes and all register accesses incur three</div><div class="t m0 x9 hf y34d2 ff3 fs5 fc0 sc0 ls0 ws0">wait states.</div><div class="t m0 x9 hf y34d3 ff3 fs5 fc0 sc0 ls0 ws0">Write accesses to any register by non-supervisor mode software, when the supervisor</div><div class="t m0 x9 hf y34d4 ff3 fs5 fc0 sc0 ls0 ws0">access bit in the control register is clear, will terminate with a bus error.</div><div class="t m0 x9 hf y34d5 ff3 fs5 fc0 sc0 ls0 ws0">Read accesses by non-supervisor mode software complete as normal.</div><div class="t m0 x9 hf y34d6 ff3 fs5 fc0 sc0 ls0 ws0">Writing to a register protected by the lock register does not generate a bus error, but the</div><div class="t m0 x9 hf y34d7 ff3 fs5 fc0 sc0 ls0 ws0">write will not complete.</div><div class="t m0 x10 h9 y34d8 ff1 fs2 fc0 sc0 ls0 ws0">RTC memory map</div><div class="t m0 x88 h10 y34d9 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y34da ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y34db ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y34da ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y2750 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y2750 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h7 y34dc ff2 fs4 fc0 sc0 ls0 ws0">4003_D000<span class="_ _1a"> </span>RTC Time Seconds Register (RTC_TSR)<span class="_ _83"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">34.2.1/599</span></div><div class="t m0 x9a h7 y34dd ff2 fs4 fc0 sc0 ls0 ws0">4003_D004<span class="_ _1a"> </span>RTC Time Prescaler Register (RTC_TPR)<span class="_ _15d"> </span>32<span class="_ _3a"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">34.2.2/599</span></div><div class="t m0 x9a h7 y34de ff2 fs4 fc0 sc0 ls0 ws0">4003_D008<span class="_ _1a"> </span>RTC Time Alarm Register (RTC_TAR)<span class="_ _a1"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">34.2.3/600</span></div><div class="t m0 x9a h7 y34df ff2 fs4 fc0 sc0 ls0 ws0">4003_D00C<span class="_ _110"> </span>RTC Time Compensation Register (RTC_TCR)<span class="_ _79"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">34.2.4/600</span></div><div class="t m0 x9a h7 y34e0 ff2 fs4 fc0 sc0 ls0 ws0">4003_D010<span class="_ _1a"> </span>RTC Control Register (RTC_CR)<span class="_ _ba"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">34.2.5/601</span></div><div class="t m0 x9a h7 y34e1 ff2 fs4 fc0 sc0 ls0 ws0">4003_D014<span class="_ _1a"> </span>RTC Status Register (RTC_SR)<span class="_ _bc"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _4"> </span>0000_0001h<span class="_ _8"> </span><span class="fc1">34.2.6/603</span></div><div class="t m0 x9a h7 y34e2 ff2 fs4 fc0 sc0 ls0 ws0">4003_D018<span class="_ _1a"> </span>RTC Lock Register (RTC_LR)<span class="_ _235"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _145"> </span>0000_00FFh<span class="_ _7"> </span><span class="fc1">34.2.7/604</span></div><div class="t m0 x9a h7 y34e3 ff2 fs4 fc0 sc0 ls0 ws0">4003_D01C<span class="_ _110"> </span>RTC Interrupt Enable Register (RTC_IER)<span class="_ _20d"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0007h<span class="_ _8"> </span><span class="fc1">34.2.8/605</span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">598<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf257" data-dest-detail='[599,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:253.900000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf257" data-dest-detail='[599,"XYZ",null,438.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:238.400000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf258" data-dest-detail='[600,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:222.900000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf258" data-dest-detail='[600,"XYZ",null,482.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:207.400000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf259" data-dest-detail='[601,"XYZ",null,565.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:191.900000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25b" data-dest-detail='[603,"XYZ",null,619.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:176.400000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25c" data-dest-detail='[604,"XYZ",null,577.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:160.900000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf25d" data-dest-detail='[605,"XYZ",null,559.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:145.400000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
