Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Aug 12 14:08:50 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5577
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 1000       |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin       | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 4574       |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 2          |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/active_cmd_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/cmd_ctrl/state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctmr/ct_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctmr/ct_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctmr/ct_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctmr/ct_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctmr/ct_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctmr/monwt_d_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/DBLTST_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/DOSCAL_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/MNHNC_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/MNHRPT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/NHALGA_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/adv_s_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/crs_bank_en_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ems_bank_en_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_ign_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_ign_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_ign_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_ign_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_ign_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_ign_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_ign_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_stat_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_ign_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/i_comp_val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ldrd_s1_s2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ldrd_s1_s2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ldrd_s1_s2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ldrd_s1_s2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/ldrd_s1_s2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/n_nisq_steps_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/nhstrt1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/nhstrt2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_bb_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_load_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_loadch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_read_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_readch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_s_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/periph_tcsaj_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/proceed_req_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/read_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_eb_ign_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_eb_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_eb_ign_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_eb_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_eb_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_eb_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_ign_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_ign_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_ign_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_ign_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fb_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fext_ign_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fext_ign_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fext_ign_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fext_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fext_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_fext_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_ign_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s1_s_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_eb_ign_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_eb_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_eb_ign_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_eb_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_eb_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_eb_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_ign_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_ign_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_ign_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_ign_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fb_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fext_ign_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fext_ign_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fext_ign_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fext_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fext_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_fext_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_ign_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s2_s_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/s_only_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/start_req_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_conds_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/stop_s1_s2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_par_ign_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_par_ign_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_par_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_par_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_ign_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_comp_val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_mode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_mode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_mode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_pulses_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_s1_s2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/w_times_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/ctrl_regs/write_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/erasable/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/erasable/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/fixed/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/fixed/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#431 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#432 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#433 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#434 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#435 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#436 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#437 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#438 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_10/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#439 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#440 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#441 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#442 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#443 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#444 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#445 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#446 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#447 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#448 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#449 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#450 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#451 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#452 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#453 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_11/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#454 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#455 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#456 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#457 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#458 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#459 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#460 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#461 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#462 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#463 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#464 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#465 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#466 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#467 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#468 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_12/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#469 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#470 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#471 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#472 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#473 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#474 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#475 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#476 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#477 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#478 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#479 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#480 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#481 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#482 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#483 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_13/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#484 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#485 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#486 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#487 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#488 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#489 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#490 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#491 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#492 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#493 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#494 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#495 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#496 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#497 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#498 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_14/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#499 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_15/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#500 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_15/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#501 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_15/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#502 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_15/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#503 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_15/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#504 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_16/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#505 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_16/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#506 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_16/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#507 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_16/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#508 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_16/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#509 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_16/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#510 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_16/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#511 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#512 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#513 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#514 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#515 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#516 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#517 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#518 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#519 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#520 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#521 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#522 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#523 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#524 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#525 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_3/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#526 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#527 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#528 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#529 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#530 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#531 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#532 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#533 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#534 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#535 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#536 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#537 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#538 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#539 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#540 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_30/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#541 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#542 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#543 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#544 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#545 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#546 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#547 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#548 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#549 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#550 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#551 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#552 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#553 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#554 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#555 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_31/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#556 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#557 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#558 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#559 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#560 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#561 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#562 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#563 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#564 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#565 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#566 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#567 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#568 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#569 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#570 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_32/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#571 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#572 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#573 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#574 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#575 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#576 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#577 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#578 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#579 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#580 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#581 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#582 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#583 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#584 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#585 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_33/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#586 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#587 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#588 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#589 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#590 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#591 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#592 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#593 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#594 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#595 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#596 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#597 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#598 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#599 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#600 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_34/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#601 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#602 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#603 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#604 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#605 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#606 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#607 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#608 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#609 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#610 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#611 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#612 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#613 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#614 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#615 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_35/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#616 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#617 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#618 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#619 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#620 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#621 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#622 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#623 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#624 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#625 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#626 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#627 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#628 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#629 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#630 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_4/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#631 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#632 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#633 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#634 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#635 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#636 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#637 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#638 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_5/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#639 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#640 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#641 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#642 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#643 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#644 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#645 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#646 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_6/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#647 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_7/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#648 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_7/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#649 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/chan_7/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#650 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_chans/read_en_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#651 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/CAURST_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#652 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/IN3214_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#653 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MAINRS_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#654 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MARK_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#655 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MKEY1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#656 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MKEY2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#657 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MKEY3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#658 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MKEY4_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#659 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MKEY5_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#660 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/MRKREJ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#661 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/NAVRST_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#662 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/NKEY1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#663 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/NKEY2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#664 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/NKEY3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#665 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/NKEY4_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#666 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/NKEY5_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#667 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/alt_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#668 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/gimbal_lock_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#669 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/no_att_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#670 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/no_dap_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#671 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#672 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#673 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#674 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#675 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#676 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#677 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#678 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#679 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#680 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/noun_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#681 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prio_disp_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#682 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_alarm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#683 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#684 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#685 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#686 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#687 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#688 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#689 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#690 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#691 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#692 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/prog_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#693 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#694 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#695 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#696 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#697 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#698 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#699 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#700 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#701 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#702 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#703 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#704 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#705 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#706 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#707 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#708 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#709 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/read_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#710 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#711 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#712 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#713 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#714 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#715 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#716 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#717 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#718 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#719 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#720 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#721 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#722 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#723 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#724 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#725 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#726 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#727 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#728 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#729 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#730 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#731 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#732 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#733 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#734 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#735 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#736 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#737 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#738 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#739 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#740 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#741 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#742 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#743 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#744 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#745 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#746 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#747 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#748 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#749 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#750 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#751 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#752 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#753 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#754 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#755 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#756 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#757 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#758 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#759 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#760 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#761 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#762 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#763 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#764 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#765 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#766 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#767 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#768 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#769 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#770 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#771 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#772 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#773 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#774 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#775 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#776 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#777 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#778 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#779 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#780 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#781 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#782 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#783 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#784 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#785 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#786 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#787 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#788 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#789 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#790 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/reg3_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#791 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_p_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#792 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_p_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#793 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_p_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#794 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_p_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#795 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#796 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#797 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#798 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#799 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#800 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#801 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#802 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#803 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#804 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#805 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#806 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#807 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#808 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#809 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#810 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#811 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#812 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#813 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/rywd_timer_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#814 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/tracker_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#815 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/vel_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#816 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#817 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#818 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#819 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#820 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#821 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#822 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#823 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#824 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#825 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_dsky/verb_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#826 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/br_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#827 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/br_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#828 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#829 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#830 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#831 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#832 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#833 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#834 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#835 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#836 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#837 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#838 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#839 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/editing/s_mct_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#840 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/gp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#841 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/gp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#842 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/monwt_sr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#843 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/monwt_sr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#844 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/mws_adv_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#845 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#846 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#847 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#848 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#849 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#850 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#851 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#852 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#853 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#854 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#855 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#856 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/next_s_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#857 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/p_match_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#858 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/read_en_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#859 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#860 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#861 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#862 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#863 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#864 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#865 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#866 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#867 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#868 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#869 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#870 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#871 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#872 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#873 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#874 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_a/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#875 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#876 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#877 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#878 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#879 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#880 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#881 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#882 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#883 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#884 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#885 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#886 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#887 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#888 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#889 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#890 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_b/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#891 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_eb/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#892 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_eb/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#893 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_eb/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#894 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_fb/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#895 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_fb/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#896 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_fb/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#897 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_fb/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#898 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_fb/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#899 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#900 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#901 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#902 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#903 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#904 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#905 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#906 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#907 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#908 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#909 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#910 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#911 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#912 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#913 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#914 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_g/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#915 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#916 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#917 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#918 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#919 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#920 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#921 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#922 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#923 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#924 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#925 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#926 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#927 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#928 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#929 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#930 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_l/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#931 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#932 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#933 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#934 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#935 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#936 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#937 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#938 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#939 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#940 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#941 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#942 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#943 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#944 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#945 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#946 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_q/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#947 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#948 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#949 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#950 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#951 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#952 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#953 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#954 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#955 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#956 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#957 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#958 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_s/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#959 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_fb/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#960 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_fb/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#961 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_fb/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#962 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_fb/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#963 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_fb/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#964 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#965 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#966 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#967 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#968 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#969 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#970 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#971 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#972 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#973 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#974 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#975 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_true_s/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#976 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#977 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#978 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#979 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#980 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#981 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#982 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#983 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#984 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#985 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#986 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#987 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#988 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#989 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#990 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#991 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_u/val_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#992 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#993 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#994 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#995 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#996 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#997 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#998 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#999 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#1000 Critical Warning
Non-clocked sequential cell  
The clock pin agcmonitor/mon_regs/reg_w/val_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 is created on an inappropriate internal pin fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38101/next_val_reg/CLR, fpgaagc/traya/a01/NOR38101/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38102/next_val_reg/PRE, fpgaagc/traya/a01/NOR38102/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38102/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38103/next_val_reg/CLR, fpgaagc/traya/a01/NOR38103/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38104/next_val_reg/CLR, fpgaagc/traya/a01/NOR38104/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38105/next_val_reg/CLR, fpgaagc/traya/a01/NOR38105/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38106/next_val_reg/PRE, fpgaagc/traya/a01/NOR38106/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38106/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38107/next_val_reg/CLR, fpgaagc/traya/a01/NOR38107/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38111/next_val_reg/CLR, fpgaagc/traya/a01/NOR38111/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38112/next_val_reg/PRE, fpgaagc/traya/a01/NOR38112/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38112/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38113/next_val_reg/CLR, fpgaagc/traya/a01/NOR38113/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38114/next_val_reg/CLR, fpgaagc/traya/a01/NOR38114/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38115/next_val_reg/CLR, fpgaagc/traya/a01/NOR38115/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38116/next_val_reg/PRE, fpgaagc/traya/a01/NOR38116/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38116/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38117/next_val_reg/CLR, fpgaagc/traya/a01/NOR38117/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38121/next_val_reg/CLR, fpgaagc/traya/a01/NOR38121/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38122/next_val_reg/PRE, fpgaagc/traya/a01/NOR38122/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38122/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38123/next_val_reg/CLR, fpgaagc/traya/a01/NOR38123/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38124/next_val_reg/CLR, fpgaagc/traya/a01/NOR38124/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38125/next_val_reg/CLR, fpgaagc/traya/a01/NOR38125/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38126/next_val_reg/PRE, fpgaagc/traya/a01/NOR38126/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38126/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38127/next_val_reg/CLR, fpgaagc/traya/a01/NOR38127/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38131/next_val_reg/CLR, fpgaagc/traya/a01/NOR38131/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38132/next_val_reg/PRE, fpgaagc/traya/a01/NOR38132/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38132/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38133/next_val_reg/CLR, fpgaagc/traya/a01/NOR38133/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38134/next_val_reg/CLR, fpgaagc/traya/a01/NOR38134/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38135/next_val_reg/CLR, fpgaagc/traya/a01/NOR38135/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38136/next_val_reg/PRE, fpgaagc/traya/a01/NOR38136/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38136/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38137/next_val_reg/CLR, fpgaagc/traya/a01/NOR38137/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38141/next_val_reg/CLR, fpgaagc/traya/a01/NOR38141/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38142/next_val_reg/PRE, fpgaagc/traya/a01/NOR38142/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38142/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38143/next_val_reg/CLR, fpgaagc/traya/a01/NOR38143/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38144/next_val_reg/CLR, fpgaagc/traya/a01/NOR38144/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38145/next_val_reg/CLR, fpgaagc/traya/a01/NOR38145/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38146/next_val_reg/PRE, fpgaagc/traya/a01/NOR38146/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38146/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38147/next_val_reg/CLR, fpgaagc/traya/a01/NOR38147/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38151/next_val_reg/CLR, fpgaagc/traya/a01/NOR38151/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38152/next_val_reg/PRE, fpgaagc/traya/a01/NOR38152/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38152/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38153/next_val_reg/CLR, fpgaagc/traya/a01/NOR38153/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38154/next_val_reg/CLR, fpgaagc/traya/a01/NOR38154/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38155/next_val_reg/CLR, fpgaagc/traya/a01/NOR38155/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38156/next_val_reg/PRE, fpgaagc/traya/a01/NOR38156/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38156/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38157/next_val_reg/CLR, fpgaagc/traya/a01/NOR38157/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38161/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38161/next_val_reg/CLR, fpgaagc/traya/a01/NOR38161/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38161/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38162/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38162/next_val_reg/PRE, fpgaagc/traya/a01/NOR38162/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38162/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38163/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38163/next_val_reg/CLR, fpgaagc/traya/a01/NOR38163/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38163/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38164/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38164/next_val_reg/CLR, fpgaagc/traya/a01/NOR38164/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38164/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38165/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38165/next_val_reg/CLR, fpgaagc/traya/a01/NOR38165/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38165/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38166/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38166/next_val_reg/PRE, fpgaagc/traya/a01/NOR38166/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38166/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38167/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38167/next_val_reg/CLR, fpgaagc/traya/a01/NOR38167/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38167/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38171/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38171/next_val_reg/CLR, fpgaagc/traya/a01/NOR38171/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38171/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38172/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38172/next_val_reg/PRE, fpgaagc/traya/a01/NOR38172/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38172/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38173/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38173/next_val_reg/CLR, fpgaagc/traya/a01/NOR38173/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38173/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38174/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38174/next_val_reg/CLR, fpgaagc/traya/a01/NOR38174/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38174/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38175/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38175/next_val_reg/CLR, fpgaagc/traya/a01/NOR38175/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38175/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38176/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38176/next_val_reg/PRE, fpgaagc/traya/a01/NOR38176/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38176/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38177/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38177/next_val_reg/CLR, fpgaagc/traya/a01/NOR38177/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38177/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38190/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38190/next_val_reg/CLR, fpgaagc/traya/a01/NOR38190/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38190/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38191/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38191/next_val_reg/CLR, fpgaagc/traya/a01/NOR38191/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38191/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38202/next_val_reg/PRE, fpgaagc/traya/a01/NOR38202/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38202/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38203/next_val_reg/CLR, fpgaagc/traya/a01/NOR38203/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38204/next_val_reg/CLR, fpgaagc/traya/a01/NOR38204/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38205/next_val_reg/CLR, fpgaagc/traya/a01/NOR38205/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38206/next_val_reg/PRE, fpgaagc/traya/a01/NOR38206/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38206/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38207/next_val_reg/CLR, fpgaagc/traya/a01/NOR38207/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38212/next_val_reg/PRE, fpgaagc/traya/a01/NOR38212/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38212/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38213/next_val_reg/CLR, fpgaagc/traya/a01/NOR38213/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38214/next_val_reg/CLR, fpgaagc/traya/a01/NOR38214/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38215/next_val_reg/CLR, fpgaagc/traya/a01/NOR38215/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38216/next_val_reg/PRE, fpgaagc/traya/a01/NOR38216/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38216/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38217/next_val_reg/CLR, fpgaagc/traya/a01/NOR38217/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38222/next_val_reg/PRE, fpgaagc/traya/a01/NOR38222/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38222/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38223/next_val_reg/CLR, fpgaagc/traya/a01/NOR38223/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38224/next_val_reg/CLR, fpgaagc/traya/a01/NOR38224/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38225/next_val_reg/CLR, fpgaagc/traya/a01/NOR38225/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38226/next_val_reg/PRE, fpgaagc/traya/a01/NOR38226/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38226/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38227/next_val_reg/CLR, fpgaagc/traya/a01/NOR38227/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38232/next_val_reg/PRE, fpgaagc/traya/a01/NOR38232/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38232/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38233/next_val_reg/CLR, fpgaagc/traya/a01/NOR38233/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38234/next_val_reg/CLR, fpgaagc/traya/a01/NOR38234/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38235/next_val_reg/CLR, fpgaagc/traya/a01/NOR38235/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38236/next_val_reg/PRE, fpgaagc/traya/a01/NOR38236/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38236/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38237/next_val_reg/CLR, fpgaagc/traya/a01/NOR38237/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38241/next_val_reg/CLR, fpgaagc/traya/a01/NOR38241/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38242/next_val_reg/PRE, fpgaagc/traya/a01/NOR38242/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38242/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38243/next_val_reg/CLR, fpgaagc/traya/a01/NOR38243/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38244/next_val_reg/CLR, fpgaagc/traya/a01/NOR38244/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38245/next_val_reg/CLR, fpgaagc/traya/a01/NOR38245/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38246/next_val_reg/PRE, fpgaagc/traya/a01/NOR38246/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38246/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38247/next_val_reg/CLR, fpgaagc/traya/a01/NOR38247/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38251/next_val_reg/CLR, fpgaagc/traya/a01/NOR38251/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38252/next_val_reg/PRE, fpgaagc/traya/a01/NOR38252/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38252/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38253/next_val_reg/CLR, fpgaagc/traya/a01/NOR38253/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38254/next_val_reg/CLR, fpgaagc/traya/a01/NOR38254/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38255/next_val_reg/CLR, fpgaagc/traya/a01/NOR38255/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38256/next_val_reg/PRE, fpgaagc/traya/a01/NOR38256/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38256/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38257/next_val_reg/CLR, fpgaagc/traya/a01/NOR38257/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38261/next_val_reg/CLR, fpgaagc/traya/a01/NOR38261/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38262/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38262/next_val_reg/PRE, fpgaagc/traya/a01/NOR38262/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38262/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38263/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38263/next_val_reg/CLR, fpgaagc/traya/a01/NOR38263/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38263/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38264/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38264/next_val_reg/CLR, fpgaagc/traya/a01/NOR38264/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38264/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38265/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38265/next_val_reg/CLR, fpgaagc/traya/a01/NOR38265/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38265/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38266/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38266/next_val_reg/PRE, fpgaagc/traya/a01/NOR38266/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38266/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38267/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38267/next_val_reg/CLR, fpgaagc/traya/a01/NOR38267/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38267/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38271/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38271/next_val_reg/CLR, fpgaagc/traya/a01/NOR38271/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38271/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38272/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38272/next_val_reg/PRE, fpgaagc/traya/a01/NOR38272/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38272/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38273/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38273/next_val_reg/CLR, fpgaagc/traya/a01/NOR38273/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38273/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38274/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38274/next_val_reg/CLR, fpgaagc/traya/a01/NOR38274/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38274/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38275/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38275/next_val_reg/CLR, fpgaagc/traya/a01/NOR38275/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38275/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38276/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38276/next_val_reg/PRE, fpgaagc/traya/a01/NOR38276/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38276/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38277/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38277/next_val_reg/CLR, fpgaagc/traya/a01/NOR38277/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38277/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38290/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38290/next_val_reg/CLR, fpgaagc/traya/a01/NOR38290/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38290/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38291/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38291/next_val_reg/CLR, fpgaagc/traya/a01/NOR38291/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38291/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38301/next_val_reg/CLR, fpgaagc/traya/a01/NOR38301/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38302/next_val_reg/PRE, fpgaagc/traya/a01/NOR38302/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38302/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38303/next_val_reg/CLR, fpgaagc/traya/a01/NOR38303/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38304/next_val_reg/CLR, fpgaagc/traya/a01/NOR38304/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38305/next_val_reg/CLR, fpgaagc/traya/a01/NOR38305/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38306/next_val_reg/PRE, fpgaagc/traya/a01/NOR38306/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38306/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38307/next_val_reg/CLR, fpgaagc/traya/a01/NOR38307/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38311/next_val_reg/CLR, fpgaagc/traya/a01/NOR38311/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38312/next_val_reg/PRE, fpgaagc/traya/a01/NOR38312/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38312/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38313/next_val_reg/CLR, fpgaagc/traya/a01/NOR38313/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38314/next_val_reg/CLR, fpgaagc/traya/a01/NOR38314/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38315/next_val_reg/CLR, fpgaagc/traya/a01/NOR38315/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38316/next_val_reg/PRE, fpgaagc/traya/a01/NOR38316/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38316/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38317/next_val_reg/CLR, fpgaagc/traya/a01/NOR38317/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38321/next_val_reg/CLR, fpgaagc/traya/a01/NOR38321/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38322/next_val_reg/PRE, fpgaagc/traya/a01/NOR38322/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38322/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38323/next_val_reg/CLR, fpgaagc/traya/a01/NOR38323/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38324/next_val_reg/CLR, fpgaagc/traya/a01/NOR38324/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38325/next_val_reg/CLR, fpgaagc/traya/a01/NOR38325/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38326/next_val_reg/PRE, fpgaagc/traya/a01/NOR38326/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38326/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38327/next_val_reg/CLR, fpgaagc/traya/a01/NOR38327/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38331/next_val_reg/CLR, fpgaagc/traya/a01/NOR38331/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38332/next_val_reg/PRE, fpgaagc/traya/a01/NOR38332/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38332/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38333/next_val_reg/CLR, fpgaagc/traya/a01/NOR38333/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38334/next_val_reg/CLR, fpgaagc/traya/a01/NOR38334/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38335/next_val_reg/CLR, fpgaagc/traya/a01/NOR38335/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38336/next_val_reg/PRE, fpgaagc/traya/a01/NOR38336/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38336/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38337/next_val_reg/CLR, fpgaagc/traya/a01/NOR38337/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38341/next_val_reg/CLR, fpgaagc/traya/a01/NOR38341/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38342/next_val_reg/PRE, fpgaagc/traya/a01/NOR38342/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38342/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38343/next_val_reg/CLR, fpgaagc/traya/a01/NOR38343/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38344/next_val_reg/CLR, fpgaagc/traya/a01/NOR38344/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38345/next_val_reg/CLR, fpgaagc/traya/a01/NOR38345/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38346/next_val_reg/PRE, fpgaagc/traya/a01/NOR38346/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38346/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38347/next_val_reg/CLR, fpgaagc/traya/a01/NOR38347/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38351/next_val_reg/CLR, fpgaagc/traya/a01/NOR38351/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38352/next_val_reg/PRE, fpgaagc/traya/a01/NOR38352/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38352/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38353/next_val_reg/CLR, fpgaagc/traya/a01/NOR38353/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38354/next_val_reg/CLR, fpgaagc/traya/a01/NOR38354/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38355/next_val_reg/CLR, fpgaagc/traya/a01/NOR38355/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38356/next_val_reg/PRE, fpgaagc/traya/a01/NOR38356/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38356/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38357/next_val_reg/CLR, fpgaagc/traya/a01/NOR38357/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#155 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38361/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38361/next_val_reg/CLR, fpgaagc/traya/a01/NOR38361/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38361/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#156 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38362/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38362/next_val_reg/PRE, fpgaagc/traya/a01/NOR38362/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38362/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#157 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38363/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38363/next_val_reg/CLR, fpgaagc/traya/a01/NOR38363/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38363/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#158 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38364/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38364/next_val_reg/CLR, fpgaagc/traya/a01/NOR38364/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38364/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#159 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38365/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38365/next_val_reg/CLR, fpgaagc/traya/a01/NOR38365/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38365/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#160 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38366/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38366/next_val_reg/PRE, fpgaagc/traya/a01/NOR38366/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38366/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#161 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38367/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38367/next_val_reg/CLR, fpgaagc/traya/a01/NOR38367/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38367/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#162 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38371/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38371/next_val_reg/CLR, fpgaagc/traya/a01/NOR38371/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38371/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#163 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38372/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38372/next_val_reg/PRE, fpgaagc/traya/a01/NOR38372/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38372/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#164 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38373/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38373/next_val_reg/CLR, fpgaagc/traya/a01/NOR38373/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38373/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#165 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38374/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38374/next_val_reg/CLR, fpgaagc/traya/a01/NOR38374/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38374/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#166 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38375/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38375/next_val_reg/CLR, fpgaagc/traya/a01/NOR38375/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38375/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#167 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38376/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38376/next_val_reg/PRE, fpgaagc/traya/a01/NOR38376/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38376/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#168 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38377/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38377/next_val_reg/CLR, fpgaagc/traya/a01/NOR38377/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38377/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#169 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38390/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38390/next_val_reg/CLR, fpgaagc/traya/a01/NOR38390/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38390/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#170 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38401/next_val_reg/CLR, fpgaagc/traya/a01/NOR38401/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#171 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38402/next_val_reg/PRE, fpgaagc/traya/a01/NOR38402/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38402/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#172 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38403/next_val_reg/CLR, fpgaagc/traya/a01/NOR38403/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#173 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38404/next_val_reg/CLR, fpgaagc/traya/a01/NOR38404/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#174 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38405/next_val_reg/CLR, fpgaagc/traya/a01/NOR38405/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#175 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38406/next_val_reg/PRE, fpgaagc/traya/a01/NOR38406/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38406/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#176 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38407/next_val_reg/CLR, fpgaagc/traya/a01/NOR38407/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#177 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38411/next_val_reg/CLR, fpgaagc/traya/a01/NOR38411/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#178 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38412/next_val_reg/PRE, fpgaagc/traya/a01/NOR38412/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38412/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#179 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38413/next_val_reg/CLR, fpgaagc/traya/a01/NOR38413/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#180 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38414/next_val_reg/CLR, fpgaagc/traya/a01/NOR38414/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#181 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38415/next_val_reg/CLR, fpgaagc/traya/a01/NOR38415/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#182 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38416/next_val_reg/PRE, fpgaagc/traya/a01/NOR38416/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38416/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#183 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38417/next_val_reg/CLR, fpgaagc/traya/a01/NOR38417/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#184 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38421/next_val_reg/CLR, fpgaagc/traya/a01/NOR38421/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#185 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38422/next_val_reg/PRE, fpgaagc/traya/a01/NOR38422/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38422/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#186 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38423/next_val_reg/CLR, fpgaagc/traya/a01/NOR38423/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#187 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38424/next_val_reg/CLR, fpgaagc/traya/a01/NOR38424/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#188 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38425/next_val_reg/CLR, fpgaagc/traya/a01/NOR38425/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#189 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38426/next_val_reg/PRE, fpgaagc/traya/a01/NOR38426/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38426/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#190 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38427/next_val_reg/CLR, fpgaagc/traya/a01/NOR38427/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#191 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38431/next_val_reg/CLR, fpgaagc/traya/a01/NOR38431/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#192 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38432/next_val_reg/PRE, fpgaagc/traya/a01/NOR38432/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38432/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#193 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38433/next_val_reg/CLR, fpgaagc/traya/a01/NOR38433/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#194 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38434/next_val_reg/CLR, fpgaagc/traya/a01/NOR38434/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#195 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38435/next_val_reg/CLR, fpgaagc/traya/a01/NOR38435/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#196 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38436/next_val_reg/PRE, fpgaagc/traya/a01/NOR38436/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38436/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#197 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38437/next_val_reg/CLR, fpgaagc/traya/a01/NOR38437/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#198 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38441/next_val_reg/CLR, fpgaagc/traya/a01/NOR38441/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#199 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38442/next_val_reg/PRE, fpgaagc/traya/a01/NOR38442/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38442/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#200 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38443/next_val_reg/CLR, fpgaagc/traya/a01/NOR38443/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#201 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38444/next_val_reg/CLR, fpgaagc/traya/a01/NOR38444/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#202 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38445/next_val_reg/CLR, fpgaagc/traya/a01/NOR38445/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#203 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38446/next_val_reg/PRE, fpgaagc/traya/a01/NOR38446/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38446/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#204 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38447/next_val_reg/CLR, fpgaagc/traya/a01/NOR38447/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#205 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38451/next_val_reg/CLR, fpgaagc/traya/a01/NOR38451/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#206 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38452/next_val_reg/PRE, fpgaagc/traya/a01/NOR38452/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38452/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#207 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38453/next_val_reg/CLR, fpgaagc/traya/a01/NOR38453/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#208 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38454/next_val_reg/CLR, fpgaagc/traya/a01/NOR38454/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#209 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38455/next_val_reg/CLR, fpgaagc/traya/a01/NOR38455/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#210 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38456/next_val_reg/PRE, fpgaagc/traya/a01/NOR38456/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38456/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#211 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38457/next_val_reg/CLR, fpgaagc/traya/a01/NOR38457/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#212 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38461/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38461/next_val_reg/CLR, fpgaagc/traya/a01/NOR38461/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38461/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#213 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38462/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38462/next_val_reg/PRE, fpgaagc/traya/a01/NOR38462/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38462/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#214 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38463/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38463/next_val_reg/CLR, fpgaagc/traya/a01/NOR38463/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38463/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#215 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38464/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38464/next_val_reg/CLR, fpgaagc/traya/a01/NOR38464/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38464/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#216 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38465/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38465/next_val_reg/CLR, fpgaagc/traya/a01/NOR38465/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38465/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#217 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38466/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38466/next_val_reg/PRE, fpgaagc/traya/a01/NOR38466/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38466/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#218 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38467/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38467/next_val_reg/CLR, fpgaagc/traya/a01/NOR38467/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38467/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#219 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38471/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38471/next_val_reg/CLR, fpgaagc/traya/a01/NOR38471/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38471/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#220 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38472/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38472/next_val_reg/PRE, fpgaagc/traya/a01/NOR38472/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38472/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#221 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38473/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38473/next_val_reg/CLR, fpgaagc/traya/a01/NOR38473/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38473/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#222 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38474/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38474/next_val_reg/CLR, fpgaagc/traya/a01/NOR38474/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38474/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#223 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38475/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38475/next_val_reg/CLR, fpgaagc/traya/a01/NOR38475/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38475/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#224 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38476/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38476/next_val_reg/PRE, fpgaagc/traya/a01/NOR38476/prev_val_reg/PRE, fpgaagc/traya/a01/NOR38476/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#225 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38477/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38477/next_val_reg/CLR, fpgaagc/traya/a01/NOR38477/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38477/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#226 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38490/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38490/next_val_reg/CLR, fpgaagc/traya/a01/NOR38490/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38490/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#227 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR38491/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR38491/next_val_reg/CLR, fpgaagc/traya/a01/NOR38491/prev_val_reg/CLR, fpgaagc/traya/a01/NOR38491/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#228 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR41241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR41241/next_val_reg/CLR, fpgaagc/traya/a01/NOR41241/prev_val_reg/CLR, fpgaagc/traya/a01/NOR41241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#229 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR45159/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR45159/next_val_reg/CLR, fpgaagc/traya/a01/NOR45159/prev_val_reg/CLR, fpgaagc/traya/a01/NOR45159/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#230 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR45261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR45261/next_val_reg/CLR, fpgaagc/traya/a01/NOR45261/prev_val_reg/CLR, fpgaagc/traya/a01/NOR45261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#231 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR46309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR46309/next_val_reg/CLR, fpgaagc/traya/a01/NOR46309/prev_val_reg/CLR, fpgaagc/traya/a01/NOR46309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#232 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR46312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR46312/next_val_reg/CLR, fpgaagc/traya/a01/NOR46312/prev_val_reg/CLR, fpgaagc/traya/a01/NOR46312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#233 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR46314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR46314/next_val_reg/CLR, fpgaagc/traya/a01/NOR46314/prev_val_reg/CLR, fpgaagc/traya/a01/NOR46314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#234 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR46316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR46316/next_val_reg/CLR, fpgaagc/traya/a01/NOR46316/prev_val_reg/CLR, fpgaagc/traya/a01/NOR46316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#235 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR48157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR48157/next_val_reg/CLR, fpgaagc/traya/a01/NOR48157/prev_val_reg/CLR, fpgaagc/traya/a01/NOR48157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#236 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49205/next_val_reg/CLR, fpgaagc/traya/a01/NOR49205/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#237 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49230/next_val_reg/CLR, fpgaagc/traya/a01/NOR49230/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#238 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49232/next_val_reg/CLR, fpgaagc/traya/a01/NOR49232/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#239 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49234/next_val_reg/CLR, fpgaagc/traya/a01/NOR49234/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#240 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49348/next_val_reg/CLR, fpgaagc/traya/a01/NOR49348/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#241 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49351/next_val_reg/CLR, fpgaagc/traya/a01/NOR49351/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#242 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49352/next_val_reg/CLR, fpgaagc/traya/a01/NOR49352/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#243 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49353/next_val_reg/CLR, fpgaagc/traya/a01/NOR49353/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#244 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49355/next_val_reg/CLR, fpgaagc/traya/a01/NOR49355/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#245 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49356/next_val_reg/CLR, fpgaagc/traya/a01/NOR49356/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#246 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49357/next_val_reg/CLR, fpgaagc/traya/a01/NOR49357/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#247 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49358/next_val_reg/CLR, fpgaagc/traya/a01/NOR49358/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#248 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49418/next_val_reg/CLR, fpgaagc/traya/a01/NOR49418/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#249 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a01/NOR49420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a01/NOR49420/next_val_reg/CLR, fpgaagc/traya/a01/NOR49420/prev_val_reg/CLR, fpgaagc/traya/a01/NOR49420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#250 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37101/next_val_reg/CLR, fpgaagc/traya/a02/NOR37101/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#251 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37102/next_val_reg/CLR, fpgaagc/traya/a02/NOR37102/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#252 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37103/next_val_reg/PRE, fpgaagc/traya/a02/NOR37103/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37103/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#253 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37104/next_val_reg/CLR, fpgaagc/traya/a02/NOR37104/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#254 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37105/next_val_reg/PRE, fpgaagc/traya/a02/NOR37105/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37105/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#255 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37106/next_val_reg/CLR, fpgaagc/traya/a02/NOR37106/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#256 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37107/next_val_reg/PRE, fpgaagc/traya/a02/NOR37107/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#257 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37108/next_val_reg/CLR, fpgaagc/traya/a02/NOR37108/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#258 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37109/next_val_reg/CLR, fpgaagc/traya/a02/NOR37109/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#259 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37111/next_val_reg/CLR, fpgaagc/traya/a02/NOR37111/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#260 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37112/next_val_reg/CLR, fpgaagc/traya/a02/NOR37112/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#261 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37113/next_val_reg/PRE, fpgaagc/traya/a02/NOR37113/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37113/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#262 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37114/next_val_reg/CLR, fpgaagc/traya/a02/NOR37114/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#263 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37115/next_val_reg/PRE, fpgaagc/traya/a02/NOR37115/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37115/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#264 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37117/next_val_reg/PRE, fpgaagc/traya/a02/NOR37117/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37117/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#265 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37118/next_val_reg/CLR, fpgaagc/traya/a02/NOR37118/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#266 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37119/next_val_reg/PRE, fpgaagc/traya/a02/NOR37119/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37119/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#267 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37121/next_val_reg/CLR, fpgaagc/traya/a02/NOR37121/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#268 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37122/next_val_reg/CLR, fpgaagc/traya/a02/NOR37122/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#269 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37125/next_val_reg/CLR, fpgaagc/traya/a02/NOR37125/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#270 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37126/next_val_reg/CLR, fpgaagc/traya/a02/NOR37126/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#271 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37129/next_val_reg/CLR, fpgaagc/traya/a02/NOR37129/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#272 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37130/next_val_reg/CLR, fpgaagc/traya/a02/NOR37130/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#273 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37131/next_val_reg/CLR, fpgaagc/traya/a02/NOR37131/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#274 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37136/next_val_reg/CLR, fpgaagc/traya/a02/NOR37136/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#275 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37139/next_val_reg/PRE, fpgaagc/traya/a02/NOR37139/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37139/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#276 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37140/next_val_reg/CLR, fpgaagc/traya/a02/NOR37140/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#277 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37142/next_val_reg/PRE, fpgaagc/traya/a02/NOR37142/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37142/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#278 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37148/next_val_reg/CLR, fpgaagc/traya/a02/NOR37148/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#279 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37149/next_val_reg/CLR, fpgaagc/traya/a02/NOR37149/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#280 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37150/next_val_reg/CLR, fpgaagc/traya/a02/NOR37150/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#281 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37151/next_val_reg/PRE, fpgaagc/traya/a02/NOR37151/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37151/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#282 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37152/next_val_reg/PRE, fpgaagc/traya/a02/NOR37152/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37152/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#283 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37153/next_val_reg/CLR, fpgaagc/traya/a02/NOR37153/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#284 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37154/next_val_reg/PRE, fpgaagc/traya/a02/NOR37154/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37154/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#285 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37155/next_val_reg/CLR, fpgaagc/traya/a02/NOR37155/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#286 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37201/next_val_reg/CLR, fpgaagc/traya/a02/NOR37201/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#287 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37202/next_val_reg/CLR, fpgaagc/traya/a02/NOR37202/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#288 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37203/next_val_reg/CLR, fpgaagc/traya/a02/NOR37203/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#289 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37204/next_val_reg/PRE, fpgaagc/traya/a02/NOR37204/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37204/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#290 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37205/next_val_reg/CLR, fpgaagc/traya/a02/NOR37205/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#291 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37206/next_val_reg/CLR, fpgaagc/traya/a02/NOR37206/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#292 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37207/next_val_reg/CLR, fpgaagc/traya/a02/NOR37207/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#293 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37208/next_val_reg/PRE, fpgaagc/traya/a02/NOR37208/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37208/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#294 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37209/next_val_reg/CLR, fpgaagc/traya/a02/NOR37209/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#295 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37210/next_val_reg/CLR, fpgaagc/traya/a02/NOR37210/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#296 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37211/next_val_reg/CLR, fpgaagc/traya/a02/NOR37211/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#297 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37212/next_val_reg/PRE, fpgaagc/traya/a02/NOR37212/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37212/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#298 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37213/next_val_reg/CLR, fpgaagc/traya/a02/NOR37213/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#299 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37214/next_val_reg/CLR, fpgaagc/traya/a02/NOR37214/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#300 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37215/next_val_reg/CLR, fpgaagc/traya/a02/NOR37215/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#301 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37216/next_val_reg/PRE, fpgaagc/traya/a02/NOR37216/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37216/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#302 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37217/next_val_reg/CLR, fpgaagc/traya/a02/NOR37217/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#303 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37218/next_val_reg/CLR, fpgaagc/traya/a02/NOR37218/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#304 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37219/next_val_reg/CLR, fpgaagc/traya/a02/NOR37219/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#305 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37220/next_val_reg/PRE, fpgaagc/traya/a02/NOR37220/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#306 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37221/next_val_reg/CLR, fpgaagc/traya/a02/NOR37221/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#307 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37222/next_val_reg/CLR, fpgaagc/traya/a02/NOR37222/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#308 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37223/next_val_reg/PRE, fpgaagc/traya/a02/NOR37223/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37223/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#309 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37224/next_val_reg/CLR, fpgaagc/traya/a02/NOR37224/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#310 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37225/next_val_reg/PRE, fpgaagc/traya/a02/NOR37225/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37225/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#311 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37226/next_val_reg/CLR, fpgaagc/traya/a02/NOR37226/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#312 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37227/next_val_reg/PRE, fpgaagc/traya/a02/NOR37227/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37227/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#313 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37228/next_val_reg/PRE, fpgaagc/traya/a02/NOR37228/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37228/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#314 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37229/next_val_reg/CLR, fpgaagc/traya/a02/NOR37229/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#315 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37230/next_val_reg/CLR, fpgaagc/traya/a02/NOR37230/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#316 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37231/next_val_reg/CLR, fpgaagc/traya/a02/NOR37231/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#317 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37232/next_val_reg/CLR, fpgaagc/traya/a02/NOR37232/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#318 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37233/next_val_reg/CLR, fpgaagc/traya/a02/NOR37233/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#319 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37234/next_val_reg/PRE, fpgaagc/traya/a02/NOR37234/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37234/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#320 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37235/next_val_reg/CLR, fpgaagc/traya/a02/NOR37235/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#321 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37236/next_val_reg/CLR, fpgaagc/traya/a02/NOR37236/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#322 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37237/next_val_reg/CLR, fpgaagc/traya/a02/NOR37237/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#323 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37238/next_val_reg/CLR, fpgaagc/traya/a02/NOR37238/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#324 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37239/next_val_reg/PRE, fpgaagc/traya/a02/NOR37239/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#325 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37240/next_val_reg/CLR, fpgaagc/traya/a02/NOR37240/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#326 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37241/next_val_reg/CLR, fpgaagc/traya/a02/NOR37241/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#327 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37242/next_val_reg/CLR, fpgaagc/traya/a02/NOR37242/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#328 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37243/next_val_reg/PRE, fpgaagc/traya/a02/NOR37243/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37243/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#329 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37244/next_val_reg/CLR, fpgaagc/traya/a02/NOR37244/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#330 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37245/next_val_reg/PRE, fpgaagc/traya/a02/NOR37245/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37245/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#331 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37251/next_val_reg/CLR, fpgaagc/traya/a02/NOR37251/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#332 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37255/next_val_reg/CLR, fpgaagc/traya/a02/NOR37255/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#333 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37256/next_val_reg/CLR, fpgaagc/traya/a02/NOR37256/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37256/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#334 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37257/next_val_reg/CLR, fpgaagc/traya/a02/NOR37257/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#335 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37259/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37259/next_val_reg/CLR, fpgaagc/traya/a02/NOR37259/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37259/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#336 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37301/next_val_reg/CLR, fpgaagc/traya/a02/NOR37301/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#337 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37302/next_val_reg/PRE, fpgaagc/traya/a02/NOR37302/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37302/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#338 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37303/next_val_reg/CLR, fpgaagc/traya/a02/NOR37303/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#339 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37304/next_val_reg/CLR, fpgaagc/traya/a02/NOR37304/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#340 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37305/next_val_reg/PRE, fpgaagc/traya/a02/NOR37305/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37305/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#341 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37306/next_val_reg/CLR, fpgaagc/traya/a02/NOR37306/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#342 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37307/next_val_reg/CLR, fpgaagc/traya/a02/NOR37307/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#343 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37308/next_val_reg/CLR, fpgaagc/traya/a02/NOR37308/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#344 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37309/next_val_reg/PRE, fpgaagc/traya/a02/NOR37309/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37309/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#345 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37310/next_val_reg/CLR, fpgaagc/traya/a02/NOR37310/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#346 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37311/next_val_reg/CLR, fpgaagc/traya/a02/NOR37311/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#347 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37312/next_val_reg/CLR, fpgaagc/traya/a02/NOR37312/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#348 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37313/next_val_reg/PRE, fpgaagc/traya/a02/NOR37313/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37313/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#349 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37314/next_val_reg/CLR, fpgaagc/traya/a02/NOR37314/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#350 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37315/next_val_reg/CLR, fpgaagc/traya/a02/NOR37315/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#351 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37316/next_val_reg/CLR, fpgaagc/traya/a02/NOR37316/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#352 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37317/next_val_reg/PRE, fpgaagc/traya/a02/NOR37317/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37317/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#353 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37318/next_val_reg/CLR, fpgaagc/traya/a02/NOR37318/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#354 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37319/next_val_reg/CLR, fpgaagc/traya/a02/NOR37319/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#355 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37320/next_val_reg/CLR, fpgaagc/traya/a02/NOR37320/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#356 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37321/next_val_reg/PRE, fpgaagc/traya/a02/NOR37321/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37321/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#357 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37322/next_val_reg/CLR, fpgaagc/traya/a02/NOR37322/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#358 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37323/next_val_reg/CLR, fpgaagc/traya/a02/NOR37323/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#359 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37325/next_val_reg/CLR, fpgaagc/traya/a02/NOR37325/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#360 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37326/next_val_reg/PRE, fpgaagc/traya/a02/NOR37326/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37326/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#361 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37327/next_val_reg/CLR, fpgaagc/traya/a02/NOR37327/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#362 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37328/next_val_reg/CLR, fpgaagc/traya/a02/NOR37328/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#363 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37329/next_val_reg/CLR, fpgaagc/traya/a02/NOR37329/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#364 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37330/next_val_reg/PRE, fpgaagc/traya/a02/NOR37330/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37330/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#365 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37331/next_val_reg/CLR, fpgaagc/traya/a02/NOR37331/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#366 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37332/next_val_reg/CLR, fpgaagc/traya/a02/NOR37332/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#367 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37333/next_val_reg/CLR, fpgaagc/traya/a02/NOR37333/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#368 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37334/next_val_reg/PRE, fpgaagc/traya/a02/NOR37334/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37334/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#369 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37335/next_val_reg/CLR, fpgaagc/traya/a02/NOR37335/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#370 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37336/next_val_reg/CLR, fpgaagc/traya/a02/NOR37336/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#371 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37337/next_val_reg/CLR, fpgaagc/traya/a02/NOR37337/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#372 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37338/next_val_reg/PRE, fpgaagc/traya/a02/NOR37338/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37338/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#373 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37339/next_val_reg/CLR, fpgaagc/traya/a02/NOR37339/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#374 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37340/next_val_reg/CLR, fpgaagc/traya/a02/NOR37340/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#375 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37341/next_val_reg/CLR, fpgaagc/traya/a02/NOR37341/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#376 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37342/next_val_reg/PRE, fpgaagc/traya/a02/NOR37342/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37342/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#377 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37343/next_val_reg/CLR, fpgaagc/traya/a02/NOR37343/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#378 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37344/next_val_reg/CLR, fpgaagc/traya/a02/NOR37344/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#379 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37345/next_val_reg/CLR, fpgaagc/traya/a02/NOR37345/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#380 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37346/next_val_reg/CLR, fpgaagc/traya/a02/NOR37346/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#381 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37347/next_val_reg/PRE, fpgaagc/traya/a02/NOR37347/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37347/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#382 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37348/next_val_reg/CLR, fpgaagc/traya/a02/NOR37348/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#383 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37349/next_val_reg/CLR, fpgaagc/traya/a02/NOR37349/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#384 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37350/next_val_reg/CLR, fpgaagc/traya/a02/NOR37350/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#385 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37353/next_val_reg/CLR, fpgaagc/traya/a02/NOR37353/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#386 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37354/next_val_reg/CLR, fpgaagc/traya/a02/NOR37354/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#387 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37355/next_val_reg/CLR, fpgaagc/traya/a02/NOR37355/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#388 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37356/next_val_reg/CLR, fpgaagc/traya/a02/NOR37356/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#389 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37357/next_val_reg/CLR, fpgaagc/traya/a02/NOR37357/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#390 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37358/next_val_reg/CLR, fpgaagc/traya/a02/NOR37358/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#391 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37401/next_val_reg/PRE, fpgaagc/traya/a02/NOR37401/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37401/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#392 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37404/next_val_reg/CLR, fpgaagc/traya/a02/NOR37404/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#393 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37405/next_val_reg/PRE, fpgaagc/traya/a02/NOR37405/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37405/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#394 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37407/next_val_reg/CLR, fpgaagc/traya/a02/NOR37407/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#395 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37408/next_val_reg/PRE, fpgaagc/traya/a02/NOR37408/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37408/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#396 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37411/next_val_reg/CLR, fpgaagc/traya/a02/NOR37411/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#397 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37412/next_val_reg/PRE, fpgaagc/traya/a02/NOR37412/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37412/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#398 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37415/next_val_reg/CLR, fpgaagc/traya/a02/NOR37415/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#399 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37416/next_val_reg/PRE, fpgaagc/traya/a02/NOR37416/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37416/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#400 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37422/next_val_reg/CLR, fpgaagc/traya/a02/NOR37422/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#401 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37423/next_val_reg/PRE, fpgaagc/traya/a02/NOR37423/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37423/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#402 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37427/next_val_reg/CLR, fpgaagc/traya/a02/NOR37427/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#403 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37428/next_val_reg/PRE, fpgaagc/traya/a02/NOR37428/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37428/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#404 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37432/next_val_reg/CLR, fpgaagc/traya/a02/NOR37432/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#405 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37433/next_val_reg/PRE, fpgaagc/traya/a02/NOR37433/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37433/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#406 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37437/next_val_reg/CLR, fpgaagc/traya/a02/NOR37437/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#407 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37438/next_val_reg/PRE, fpgaagc/traya/a02/NOR37438/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37438/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#408 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37442/next_val_reg/CLR, fpgaagc/traya/a02/NOR37442/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#409 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37443/next_val_reg/PRE, fpgaagc/traya/a02/NOR37443/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37443/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#410 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37447/next_val_reg/CLR, fpgaagc/traya/a02/NOR37447/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#411 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37448/next_val_reg/PRE, fpgaagc/traya/a02/NOR37448/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37448/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#412 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37450/next_val_reg/CLR, fpgaagc/traya/a02/NOR37450/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#413 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37451/next_val_reg/PRE, fpgaagc/traya/a02/NOR37451/prev_val_reg/PRE, fpgaagc/traya/a02/NOR37451/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#414 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37454/next_val_reg/CLR, fpgaagc/traya/a02/NOR37454/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#415 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37455/next_val_reg/CLR, fpgaagc/traya/a02/NOR37455/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#416 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR37456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR37456/next_val_reg/CLR, fpgaagc/traya/a02/NOR37456/prev_val_reg/CLR, fpgaagc/traya/a02/NOR37456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#417 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR39261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR39261/next_val_reg/CLR, fpgaagc/traya/a02/NOR39261/prev_val_reg/CLR, fpgaagc/traya/a02/NOR39261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#418 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR40246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR40246/next_val_reg/CLR, fpgaagc/traya/a02/NOR40246/prev_val_reg/CLR, fpgaagc/traya/a02/NOR40246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#419 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR40247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR40247/next_val_reg/CLR, fpgaagc/traya/a02/NOR40247/prev_val_reg/CLR, fpgaagc/traya/a02/NOR40247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#420 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR40248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR40248/next_val_reg/CLR, fpgaagc/traya/a02/NOR40248/prev_val_reg/CLR, fpgaagc/traya/a02/NOR40248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#421 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR40249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR40249/next_val_reg/CLR, fpgaagc/traya/a02/NOR40249/prev_val_reg/CLR, fpgaagc/traya/a02/NOR40249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#422 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR40250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR40250/next_val_reg/CLR, fpgaagc/traya/a02/NOR40250/prev_val_reg/CLR, fpgaagc/traya/a02/NOR40250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#423 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR40251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR40251/next_val_reg/CLR, fpgaagc/traya/a02/NOR40251/prev_val_reg/CLR, fpgaagc/traya/a02/NOR40251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#424 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR49224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR49224/next_val_reg/CLR, fpgaagc/traya/a02/NOR49224/prev_val_reg/CLR, fpgaagc/traya/a02/NOR49224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#425 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR49226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR49226/next_val_reg/CLR, fpgaagc/traya/a02/NOR49226/prev_val_reg/CLR, fpgaagc/traya/a02/NOR49226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#426 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR49228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR49228/next_val_reg/CLR, fpgaagc/traya/a02/NOR49228/prev_val_reg/CLR, fpgaagc/traya/a02/NOR49228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#427 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a02/NOR49414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a02/NOR49414/next_val_reg/CLR, fpgaagc/traya/a02/NOR49414/prev_val_reg/CLR, fpgaagc/traya/a02/NOR49414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#428 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30001/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30001/next_val_reg/PRE, fpgaagc/traya/a03/NOR30001/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30001/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#429 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30002/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30002/next_val_reg/CLR, fpgaagc/traya/a03/NOR30002/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30002/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#430 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30003/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30003/next_val_reg/CLR, fpgaagc/traya/a03/NOR30003/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30003/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#431 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30004/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30004/next_val_reg/CLR, fpgaagc/traya/a03/NOR30004/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30004/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#432 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30005/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30005/next_val_reg/CLR, fpgaagc/traya/a03/NOR30005/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30005/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#433 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30006/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30006/next_val_reg/PRE, fpgaagc/traya/a03/NOR30006/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30006/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#434 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30007/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30007/next_val_reg/CLR, fpgaagc/traya/a03/NOR30007/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30007/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#435 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30009/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30009/next_val_reg/CLR, fpgaagc/traya/a03/NOR30009/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30009/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#436 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30010/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30010/next_val_reg/CLR, fpgaagc/traya/a03/NOR30010/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30010/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#437 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30011/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30011/next_val_reg/PRE, fpgaagc/traya/a03/NOR30011/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30011/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#438 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30013/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30013/next_val_reg/CLR, fpgaagc/traya/a03/NOR30013/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30013/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#439 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30014/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30014/next_val_reg/CLR, fpgaagc/traya/a03/NOR30014/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30014/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#440 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30015/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30015/next_val_reg/CLR, fpgaagc/traya/a03/NOR30015/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30015/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#441 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30016/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30016/next_val_reg/PRE, fpgaagc/traya/a03/NOR30016/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30016/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#442 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30017/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30017/next_val_reg/CLR, fpgaagc/traya/a03/NOR30017/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30017/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#443 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30018/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30018/next_val_reg/PRE, fpgaagc/traya/a03/NOR30018/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30018/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#444 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30019/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30019/next_val_reg/CLR, fpgaagc/traya/a03/NOR30019/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30019/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#445 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30020/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30020/next_val_reg/PRE, fpgaagc/traya/a03/NOR30020/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30020/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#446 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30021/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30021/next_val_reg/CLR, fpgaagc/traya/a03/NOR30021/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30021/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#447 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30022/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30022/next_val_reg/CLR, fpgaagc/traya/a03/NOR30022/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30022/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#448 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30023/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30023/next_val_reg/CLR, fpgaagc/traya/a03/NOR30023/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30023/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#449 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30024/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30024/next_val_reg/PRE, fpgaagc/traya/a03/NOR30024/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30024/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#450 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30025/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30025/next_val_reg/CLR, fpgaagc/traya/a03/NOR30025/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30025/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#451 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30028/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30028/next_val_reg/CLR, fpgaagc/traya/a03/NOR30028/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30028/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#452 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30031/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30031/next_val_reg/CLR, fpgaagc/traya/a03/NOR30031/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30031/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#453 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30032/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30032/next_val_reg/CLR, fpgaagc/traya/a03/NOR30032/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30032/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#454 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30037/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30037/next_val_reg/PRE, fpgaagc/traya/a03/NOR30037/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30037/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#455 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30038/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30038/next_val_reg/CLR, fpgaagc/traya/a03/NOR30038/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30038/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#456 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30039/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30039/next_val_reg/CLR, fpgaagc/traya/a03/NOR30039/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30039/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#457 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30040/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30040/next_val_reg/CLR, fpgaagc/traya/a03/NOR30040/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30040/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#458 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30041/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30041/next_val_reg/CLR, fpgaagc/traya/a03/NOR30041/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30041/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#459 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30042/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30042/next_val_reg/CLR, fpgaagc/traya/a03/NOR30042/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30042/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#460 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30043/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30043/next_val_reg/CLR, fpgaagc/traya/a03/NOR30043/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30043/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#461 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30044/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30044/next_val_reg/CLR, fpgaagc/traya/a03/NOR30044/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30044/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#462 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30045/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30045/next_val_reg/CLR, fpgaagc/traya/a03/NOR30045/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30045/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#463 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30048/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30048/next_val_reg/CLR, fpgaagc/traya/a03/NOR30048/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30048/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#464 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30049/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30049/next_val_reg/CLR, fpgaagc/traya/a03/NOR30049/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30049/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#465 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30053/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30053/next_val_reg/CLR, fpgaagc/traya/a03/NOR30053/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30053/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#466 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30054/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30054/next_val_reg/CLR, fpgaagc/traya/a03/NOR30054/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30054/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#467 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30055/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30055/next_val_reg/CLR, fpgaagc/traya/a03/NOR30055/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30055/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#468 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30056/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30056/next_val_reg/CLR, fpgaagc/traya/a03/NOR30056/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30056/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#469 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30061/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30061/next_val_reg/CLR, fpgaagc/traya/a03/NOR30061/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30061/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#470 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30101/next_val_reg/CLR, fpgaagc/traya/a03/NOR30101/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#471 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30103/next_val_reg/PRE, fpgaagc/traya/a03/NOR30103/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30103/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#472 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30104/next_val_reg/CLR, fpgaagc/traya/a03/NOR30104/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#473 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30105/next_val_reg/PRE, fpgaagc/traya/a03/NOR30105/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30105/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#474 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30106/next_val_reg/CLR, fpgaagc/traya/a03/NOR30106/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#475 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30107/next_val_reg/CLR, fpgaagc/traya/a03/NOR30107/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#476 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30108/next_val_reg/CLR, fpgaagc/traya/a03/NOR30108/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#477 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30109/next_val_reg/PRE, fpgaagc/traya/a03/NOR30109/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30109/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#478 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30110/next_val_reg/CLR, fpgaagc/traya/a03/NOR30110/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#479 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30111/next_val_reg/CLR, fpgaagc/traya/a03/NOR30111/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#480 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30112/next_val_reg/CLR, fpgaagc/traya/a03/NOR30112/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#481 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30113/next_val_reg/CLR, fpgaagc/traya/a03/NOR30113/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#482 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30114/next_val_reg/CLR, fpgaagc/traya/a03/NOR30114/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#483 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30115/next_val_reg/CLR, fpgaagc/traya/a03/NOR30115/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#484 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30116/next_val_reg/CLR, fpgaagc/traya/a03/NOR30116/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#485 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30117/next_val_reg/CLR, fpgaagc/traya/a03/NOR30117/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#486 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30118/next_val_reg/CLR, fpgaagc/traya/a03/NOR30118/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#487 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30119/next_val_reg/PRE, fpgaagc/traya/a03/NOR30119/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30119/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#488 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30120/next_val_reg/CLR, fpgaagc/traya/a03/NOR30120/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#489 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30121/next_val_reg/PRE, fpgaagc/traya/a03/NOR30121/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30121/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#490 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30122/next_val_reg/CLR, fpgaagc/traya/a03/NOR30122/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#491 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30123/next_val_reg/CLR, fpgaagc/traya/a03/NOR30123/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#492 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30124/next_val_reg/PRE, fpgaagc/traya/a03/NOR30124/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30124/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#493 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30127/next_val_reg/CLR, fpgaagc/traya/a03/NOR30127/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#494 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30129/next_val_reg/CLR, fpgaagc/traya/a03/NOR30129/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#495 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30130/next_val_reg/CLR, fpgaagc/traya/a03/NOR30130/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#496 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30131/next_val_reg/CLR, fpgaagc/traya/a03/NOR30131/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#497 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30132/next_val_reg/PRE, fpgaagc/traya/a03/NOR30132/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30132/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#498 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30133/next_val_reg/CLR, fpgaagc/traya/a03/NOR30133/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#499 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30134/next_val_reg/PRE, fpgaagc/traya/a03/NOR30134/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30134/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#500 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30135/next_val_reg/CLR, fpgaagc/traya/a03/NOR30135/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#501 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30136/next_val_reg/PRE, fpgaagc/traya/a03/NOR30136/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30136/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#502 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30137/next_val_reg/CLR, fpgaagc/traya/a03/NOR30137/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#503 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30138/next_val_reg/CLR, fpgaagc/traya/a03/NOR30138/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#504 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30139/next_val_reg/CLR, fpgaagc/traya/a03/NOR30139/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#505 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30140/next_val_reg/CLR, fpgaagc/traya/a03/NOR30140/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#506 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30141/next_val_reg/CLR, fpgaagc/traya/a03/NOR30141/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#507 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30142/next_val_reg/CLR, fpgaagc/traya/a03/NOR30142/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#508 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30143/next_val_reg/CLR, fpgaagc/traya/a03/NOR30143/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#509 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30144/next_val_reg/CLR, fpgaagc/traya/a03/NOR30144/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#510 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30145/next_val_reg/CLR, fpgaagc/traya/a03/NOR30145/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#511 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30148/next_val_reg/CLR, fpgaagc/traya/a03/NOR30148/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#512 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30151/next_val_reg/CLR, fpgaagc/traya/a03/NOR30151/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#513 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30152/next_val_reg/CLR, fpgaagc/traya/a03/NOR30152/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#514 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30156/next_val_reg/CLR, fpgaagc/traya/a03/NOR30156/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#515 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30157/next_val_reg/CLR, fpgaagc/traya/a03/NOR30157/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#516 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30301/next_val_reg/CLR, fpgaagc/traya/a03/NOR30301/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#517 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30302/next_val_reg/CLR, fpgaagc/traya/a03/NOR30302/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#518 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30303/next_val_reg/CLR, fpgaagc/traya/a03/NOR30303/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#519 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30304/next_val_reg/CLR, fpgaagc/traya/a03/NOR30304/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#520 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30305/next_val_reg/CLR, fpgaagc/traya/a03/NOR30305/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#521 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30307/next_val_reg/CLR, fpgaagc/traya/a03/NOR30307/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#522 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30309/next_val_reg/CLR, fpgaagc/traya/a03/NOR30309/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#523 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30310/next_val_reg/CLR, fpgaagc/traya/a03/NOR30310/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#524 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30313/next_val_reg/CLR, fpgaagc/traya/a03/NOR30313/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#525 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30314/next_val_reg/CLR, fpgaagc/traya/a03/NOR30314/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#526 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30315/next_val_reg/CLR, fpgaagc/traya/a03/NOR30315/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#527 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30316/next_val_reg/CLR, fpgaagc/traya/a03/NOR30316/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#528 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30317/next_val_reg/CLR, fpgaagc/traya/a03/NOR30317/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#529 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30318/next_val_reg/CLR, fpgaagc/traya/a03/NOR30318/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#530 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30319/next_val_reg/CLR, fpgaagc/traya/a03/NOR30319/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#531 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30320/next_val_reg/CLR, fpgaagc/traya/a03/NOR30320/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#532 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30321/next_val_reg/CLR, fpgaagc/traya/a03/NOR30321/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#533 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30322/next_val_reg/CLR, fpgaagc/traya/a03/NOR30322/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#534 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30323/next_val_reg/CLR, fpgaagc/traya/a03/NOR30323/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#535 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30324/next_val_reg/PRE, fpgaagc/traya/a03/NOR30324/prev_val_reg/PRE, fpgaagc/traya/a03/NOR30324/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#536 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30326/next_val_reg/CLR, fpgaagc/traya/a03/NOR30326/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#537 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30327/next_val_reg/CLR, fpgaagc/traya/a03/NOR30327/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#538 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30328/next_val_reg/CLR, fpgaagc/traya/a03/NOR30328/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#539 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30329/next_val_reg/CLR, fpgaagc/traya/a03/NOR30329/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#540 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30330/next_val_reg/CLR, fpgaagc/traya/a03/NOR30330/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#541 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30331/next_val_reg/CLR, fpgaagc/traya/a03/NOR30331/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#542 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30332/next_val_reg/CLR, fpgaagc/traya/a03/NOR30332/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#543 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30333/next_val_reg/CLR, fpgaagc/traya/a03/NOR30333/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#544 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30335/next_val_reg/CLR, fpgaagc/traya/a03/NOR30335/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#545 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30336/next_val_reg/CLR, fpgaagc/traya/a03/NOR30336/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#546 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30337/next_val_reg/CLR, fpgaagc/traya/a03/NOR30337/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#547 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30338/next_val_reg/CLR, fpgaagc/traya/a03/NOR30338/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#548 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30339/next_val_reg/CLR, fpgaagc/traya/a03/NOR30339/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#549 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30340/next_val_reg/CLR, fpgaagc/traya/a03/NOR30340/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#550 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30341/next_val_reg/CLR, fpgaagc/traya/a03/NOR30341/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#551 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30342/next_val_reg/CLR, fpgaagc/traya/a03/NOR30342/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#552 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30343/next_val_reg/CLR, fpgaagc/traya/a03/NOR30343/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#553 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30344/next_val_reg/CLR, fpgaagc/traya/a03/NOR30344/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#554 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30345/next_val_reg/CLR, fpgaagc/traya/a03/NOR30345/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#555 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30346/next_val_reg/CLR, fpgaagc/traya/a03/NOR30346/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#556 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30347/next_val_reg/CLR, fpgaagc/traya/a03/NOR30347/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#557 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30348/next_val_reg/CLR, fpgaagc/traya/a03/NOR30348/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#558 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30349/next_val_reg/CLR, fpgaagc/traya/a03/NOR30349/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#559 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30350/next_val_reg/CLR, fpgaagc/traya/a03/NOR30350/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#560 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30352/next_val_reg/CLR, fpgaagc/traya/a03/NOR30352/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#561 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30354/next_val_reg/CLR, fpgaagc/traya/a03/NOR30354/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#562 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30356/next_val_reg/CLR, fpgaagc/traya/a03/NOR30356/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#563 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30357/next_val_reg/CLR, fpgaagc/traya/a03/NOR30357/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#564 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30360/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30360/next_val_reg/CLR, fpgaagc/traya/a03/NOR30360/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30360/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#565 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30401/next_val_reg/CLR, fpgaagc/traya/a03/NOR30401/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#566 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30403/next_val_reg/CLR, fpgaagc/traya/a03/NOR30403/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#567 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30404/next_val_reg/CLR, fpgaagc/traya/a03/NOR30404/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#568 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30405/next_val_reg/CLR, fpgaagc/traya/a03/NOR30405/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#569 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30406/next_val_reg/CLR, fpgaagc/traya/a03/NOR30406/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#570 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30407/next_val_reg/CLR, fpgaagc/traya/a03/NOR30407/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#571 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30408/next_val_reg/CLR, fpgaagc/traya/a03/NOR30408/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#572 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30409/next_val_reg/CLR, fpgaagc/traya/a03/NOR30409/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#573 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30410/next_val_reg/CLR, fpgaagc/traya/a03/NOR30410/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#574 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30411/next_val_reg/CLR, fpgaagc/traya/a03/NOR30411/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#575 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30412/next_val_reg/CLR, fpgaagc/traya/a03/NOR30412/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#576 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30413/next_val_reg/CLR, fpgaagc/traya/a03/NOR30413/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#577 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30415/next_val_reg/CLR, fpgaagc/traya/a03/NOR30415/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#578 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30416/next_val_reg/CLR, fpgaagc/traya/a03/NOR30416/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#579 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30417/next_val_reg/CLR, fpgaagc/traya/a03/NOR30417/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#580 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30418/next_val_reg/CLR, fpgaagc/traya/a03/NOR30418/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#581 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30419/next_val_reg/CLR, fpgaagc/traya/a03/NOR30419/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#582 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30421/next_val_reg/CLR, fpgaagc/traya/a03/NOR30421/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#583 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30422/next_val_reg/CLR, fpgaagc/traya/a03/NOR30422/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#584 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30423/next_val_reg/CLR, fpgaagc/traya/a03/NOR30423/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#585 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30424/next_val_reg/CLR, fpgaagc/traya/a03/NOR30424/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#586 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30425/next_val_reg/CLR, fpgaagc/traya/a03/NOR30425/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#587 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30426/next_val_reg/CLR, fpgaagc/traya/a03/NOR30426/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#588 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30427/next_val_reg/CLR, fpgaagc/traya/a03/NOR30427/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#589 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30428/next_val_reg/CLR, fpgaagc/traya/a03/NOR30428/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#590 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30429/next_val_reg/CLR, fpgaagc/traya/a03/NOR30429/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#591 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30430/next_val_reg/CLR, fpgaagc/traya/a03/NOR30430/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#592 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30431/next_val_reg/CLR, fpgaagc/traya/a03/NOR30431/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#593 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30432/next_val_reg/CLR, fpgaagc/traya/a03/NOR30432/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#594 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30433/next_val_reg/CLR, fpgaagc/traya/a03/NOR30433/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#595 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30435/next_val_reg/CLR, fpgaagc/traya/a03/NOR30435/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#596 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30436/next_val_reg/CLR, fpgaagc/traya/a03/NOR30436/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#597 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30437/next_val_reg/CLR, fpgaagc/traya/a03/NOR30437/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#598 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30439/next_val_reg/CLR, fpgaagc/traya/a03/NOR30439/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#599 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30441/next_val_reg/CLR, fpgaagc/traya/a03/NOR30441/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#600 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30442/next_val_reg/CLR, fpgaagc/traya/a03/NOR30442/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#601 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30443/next_val_reg/CLR, fpgaagc/traya/a03/NOR30443/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#602 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30444/next_val_reg/CLR, fpgaagc/traya/a03/NOR30444/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#603 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30445/next_val_reg/CLR, fpgaagc/traya/a03/NOR30445/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#604 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30446/next_val_reg/CLR, fpgaagc/traya/a03/NOR30446/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#605 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30447/next_val_reg/CLR, fpgaagc/traya/a03/NOR30447/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#606 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30448/next_val_reg/CLR, fpgaagc/traya/a03/NOR30448/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#607 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30449/next_val_reg/CLR, fpgaagc/traya/a03/NOR30449/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#608 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30450/next_val_reg/CLR, fpgaagc/traya/a03/NOR30450/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#609 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30451/next_val_reg/CLR, fpgaagc/traya/a03/NOR30451/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#610 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30452/next_val_reg/CLR, fpgaagc/traya/a03/NOR30452/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#611 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30453/next_val_reg/CLR, fpgaagc/traya/a03/NOR30453/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#612 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30454/next_val_reg/CLR, fpgaagc/traya/a03/NOR30454/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#613 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30455/next_val_reg/CLR, fpgaagc/traya/a03/NOR30455/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#614 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR30456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR30456/next_val_reg/CLR, fpgaagc/traya/a03/NOR30456/prev_val_reg/CLR, fpgaagc/traya/a03/NOR30456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#615 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR32257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR32257/next_val_reg/CLR, fpgaagc/traya/a03/NOR32257/prev_val_reg/CLR, fpgaagc/traya/a03/NOR32257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#616 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR36108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR36108/next_val_reg/CLR, fpgaagc/traya/a03/NOR36108/prev_val_reg/CLR, fpgaagc/traya/a03/NOR36108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#617 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49101/next_val_reg/CLR, fpgaagc/traya/a03/NOR49101/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#618 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49102/next_val_reg/CLR, fpgaagc/traya/a03/NOR49102/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#619 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49103/next_val_reg/CLR, fpgaagc/traya/a03/NOR49103/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#620 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49104/next_val_reg/CLR, fpgaagc/traya/a03/NOR49104/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#621 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49105/next_val_reg/PRE, fpgaagc/traya/a03/NOR49105/prev_val_reg/PRE, fpgaagc/traya/a03/NOR49105/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#622 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49106/next_val_reg/CLR, fpgaagc/traya/a03/NOR49106/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#623 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49107/next_val_reg/CLR, fpgaagc/traya/a03/NOR49107/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#624 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49108/next_val_reg/PRE, fpgaagc/traya/a03/NOR49108/prev_val_reg/PRE, fpgaagc/traya/a03/NOR49108/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#625 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49109/next_val_reg/CLR, fpgaagc/traya/a03/NOR49109/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#626 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a03/NOR49419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a03/NOR49419/next_val_reg/CLR, fpgaagc/traya/a03/NOR49419/prev_val_reg/CLR, fpgaagc/traya/a03/NOR49419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#627 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR34159/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR34159/next_val_reg/CLR, fpgaagc/traya/a04/NOR34159/prev_val_reg/CLR, fpgaagc/traya/a04/NOR34159/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#628 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR34253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR34253/next_val_reg/CLR, fpgaagc/traya/a04/NOR34253/prev_val_reg/CLR, fpgaagc/traya/a04/NOR34253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#629 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36101/next_val_reg/CLR, fpgaagc/traya/a04/NOR36101/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#630 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36102/next_val_reg/CLR, fpgaagc/traya/a04/NOR36102/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#631 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36103/next_val_reg/CLR, fpgaagc/traya/a04/NOR36103/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#632 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36104/next_val_reg/CLR, fpgaagc/traya/a04/NOR36104/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#633 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36105/next_val_reg/PRE, fpgaagc/traya/a04/NOR36105/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36105/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#634 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36106/next_val_reg/CLR, fpgaagc/traya/a04/NOR36106/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#635 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36109/next_val_reg/PRE, fpgaagc/traya/a04/NOR36109/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36109/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#636 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36110/next_val_reg/CLR, fpgaagc/traya/a04/NOR36110/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#637 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36112/next_val_reg/PRE, fpgaagc/traya/a04/NOR36112/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36112/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#638 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36113/next_val_reg/PRE, fpgaagc/traya/a04/NOR36113/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36113/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#639 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36114/next_val_reg/CLR, fpgaagc/traya/a04/NOR36114/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#640 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36115/next_val_reg/PRE, fpgaagc/traya/a04/NOR36115/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36115/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#641 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36116/next_val_reg/CLR, fpgaagc/traya/a04/NOR36116/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#642 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36117/next_val_reg/PRE, fpgaagc/traya/a04/NOR36117/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36117/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#643 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36118/next_val_reg/CLR, fpgaagc/traya/a04/NOR36118/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#644 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36119/next_val_reg/CLR, fpgaagc/traya/a04/NOR36119/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#645 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36120/next_val_reg/CLR, fpgaagc/traya/a04/NOR36120/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#646 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36121/next_val_reg/CLR, fpgaagc/traya/a04/NOR36121/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#647 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36124/next_val_reg/CLR, fpgaagc/traya/a04/NOR36124/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#648 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36125/next_val_reg/CLR, fpgaagc/traya/a04/NOR36125/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#649 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36126/next_val_reg/CLR, fpgaagc/traya/a04/NOR36126/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#650 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36127/next_val_reg/CLR, fpgaagc/traya/a04/NOR36127/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#651 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36128/next_val_reg/CLR, fpgaagc/traya/a04/NOR36128/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#652 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36129/next_val_reg/PRE, fpgaagc/traya/a04/NOR36129/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36129/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#653 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36130/next_val_reg/PRE, fpgaagc/traya/a04/NOR36130/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36130/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#654 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36131/next_val_reg/CLR, fpgaagc/traya/a04/NOR36131/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#655 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36132/next_val_reg/PRE, fpgaagc/traya/a04/NOR36132/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36132/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#656 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36134/next_val_reg/CLR, fpgaagc/traya/a04/NOR36134/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#657 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36135/next_val_reg/CLR, fpgaagc/traya/a04/NOR36135/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#658 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36136/next_val_reg/CLR, fpgaagc/traya/a04/NOR36136/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#659 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36137/next_val_reg/CLR, fpgaagc/traya/a04/NOR36137/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#660 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36138/next_val_reg/CLR, fpgaagc/traya/a04/NOR36138/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#661 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36139/next_val_reg/CLR, fpgaagc/traya/a04/NOR36139/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#662 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36140/next_val_reg/CLR, fpgaagc/traya/a04/NOR36140/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#663 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36141/next_val_reg/PRE, fpgaagc/traya/a04/NOR36141/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36141/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#664 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36142/next_val_reg/CLR, fpgaagc/traya/a04/NOR36142/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#665 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36143/next_val_reg/CLR, fpgaagc/traya/a04/NOR36143/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#666 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36144/next_val_reg/CLR, fpgaagc/traya/a04/NOR36144/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#667 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36145/next_val_reg/PRE, fpgaagc/traya/a04/NOR36145/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36145/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#668 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36146/next_val_reg/PRE, fpgaagc/traya/a04/NOR36146/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36146/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#669 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36147/next_val_reg/CLR, fpgaagc/traya/a04/NOR36147/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#670 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36148/next_val_reg/PRE, fpgaagc/traya/a04/NOR36148/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#671 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36149/next_val_reg/CLR, fpgaagc/traya/a04/NOR36149/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#672 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36150/next_val_reg/CLR, fpgaagc/traya/a04/NOR36150/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#673 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36151/next_val_reg/CLR, fpgaagc/traya/a04/NOR36151/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#674 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36152/next_val_reg/CLR, fpgaagc/traya/a04/NOR36152/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#675 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36153/next_val_reg/CLR, fpgaagc/traya/a04/NOR36153/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#676 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36154/next_val_reg/CLR, fpgaagc/traya/a04/NOR36154/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#677 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36155/next_val_reg/CLR, fpgaagc/traya/a04/NOR36155/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#678 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36156/next_val_reg/CLR, fpgaagc/traya/a04/NOR36156/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#679 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36157/next_val_reg/CLR, fpgaagc/traya/a04/NOR36157/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#680 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36159/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36159/next_val_reg/CLR, fpgaagc/traya/a04/NOR36159/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36159/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#681 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36201/next_val_reg/CLR, fpgaagc/traya/a04/NOR36201/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#682 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36202/next_val_reg/CLR, fpgaagc/traya/a04/NOR36202/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#683 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36204/next_val_reg/CLR, fpgaagc/traya/a04/NOR36204/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#684 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36205/next_val_reg/CLR, fpgaagc/traya/a04/NOR36205/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#685 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36206/next_val_reg/CLR, fpgaagc/traya/a04/NOR36206/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#686 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36207/next_val_reg/CLR, fpgaagc/traya/a04/NOR36207/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#687 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36208/next_val_reg/CLR, fpgaagc/traya/a04/NOR36208/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#688 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36209/next_val_reg/CLR, fpgaagc/traya/a04/NOR36209/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#689 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36210/next_val_reg/CLR, fpgaagc/traya/a04/NOR36210/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#690 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36213/next_val_reg/CLR, fpgaagc/traya/a04/NOR36213/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#691 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36214/next_val_reg/CLR, fpgaagc/traya/a04/NOR36214/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#692 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36215/next_val_reg/CLR, fpgaagc/traya/a04/NOR36215/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#693 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36216/next_val_reg/CLR, fpgaagc/traya/a04/NOR36216/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#694 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36217/next_val_reg/CLR, fpgaagc/traya/a04/NOR36217/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#695 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36218/next_val_reg/CLR, fpgaagc/traya/a04/NOR36218/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#696 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36219/next_val_reg/CLR, fpgaagc/traya/a04/NOR36219/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#697 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36220/next_val_reg/CLR, fpgaagc/traya/a04/NOR36220/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#698 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36221/next_val_reg/CLR, fpgaagc/traya/a04/NOR36221/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#699 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36222/next_val_reg/CLR, fpgaagc/traya/a04/NOR36222/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#700 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36224/next_val_reg/CLR, fpgaagc/traya/a04/NOR36224/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#701 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36225/next_val_reg/PRE, fpgaagc/traya/a04/NOR36225/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36225/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#702 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36226/next_val_reg/CLR, fpgaagc/traya/a04/NOR36226/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#703 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36227/next_val_reg/CLR, fpgaagc/traya/a04/NOR36227/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#704 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36228/next_val_reg/PRE, fpgaagc/traya/a04/NOR36228/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36228/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#705 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36230/next_val_reg/CLR, fpgaagc/traya/a04/NOR36230/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#706 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36231/next_val_reg/CLR, fpgaagc/traya/a04/NOR36231/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#707 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36232/next_val_reg/CLR, fpgaagc/traya/a04/NOR36232/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#708 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36233/next_val_reg/CLR, fpgaagc/traya/a04/NOR36233/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#709 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36236/next_val_reg/CLR, fpgaagc/traya/a04/NOR36236/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#710 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36237/next_val_reg/CLR, fpgaagc/traya/a04/NOR36237/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#711 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36238/next_val_reg/CLR, fpgaagc/traya/a04/NOR36238/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#712 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36239/next_val_reg/CLR, fpgaagc/traya/a04/NOR36239/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#713 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36240/next_val_reg/CLR, fpgaagc/traya/a04/NOR36240/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#714 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36241/next_val_reg/CLR, fpgaagc/traya/a04/NOR36241/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#715 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36243/next_val_reg/CLR, fpgaagc/traya/a04/NOR36243/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#716 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36244/next_val_reg/CLR, fpgaagc/traya/a04/NOR36244/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#717 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36245/next_val_reg/PRE, fpgaagc/traya/a04/NOR36245/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36245/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#718 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36246/next_val_reg/CLR, fpgaagc/traya/a04/NOR36246/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#719 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36247/next_val_reg/CLR, fpgaagc/traya/a04/NOR36247/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#720 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36249/next_val_reg/PRE, fpgaagc/traya/a04/NOR36249/prev_val_reg/PRE, fpgaagc/traya/a04/NOR36249/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#721 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36251/next_val_reg/CLR, fpgaagc/traya/a04/NOR36251/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#722 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36252/next_val_reg/CLR, fpgaagc/traya/a04/NOR36252/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#723 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36253/next_val_reg/CLR, fpgaagc/traya/a04/NOR36253/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#724 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36254/next_val_reg/CLR, fpgaagc/traya/a04/NOR36254/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#725 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36255/next_val_reg/CLR, fpgaagc/traya/a04/NOR36255/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#726 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36261/next_val_reg/CLR, fpgaagc/traya/a04/NOR36261/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#727 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36263/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36263/next_val_reg/CLR, fpgaagc/traya/a04/NOR36263/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36263/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#728 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36264/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36264/next_val_reg/CLR, fpgaagc/traya/a04/NOR36264/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36264/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#729 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36301/next_val_reg/CLR, fpgaagc/traya/a04/NOR36301/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#730 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36303/next_val_reg/CLR, fpgaagc/traya/a04/NOR36303/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#731 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36304/next_val_reg/CLR, fpgaagc/traya/a04/NOR36304/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#732 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36305/next_val_reg/CLR, fpgaagc/traya/a04/NOR36305/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#733 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36306/next_val_reg/CLR, fpgaagc/traya/a04/NOR36306/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#734 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36308/next_val_reg/CLR, fpgaagc/traya/a04/NOR36308/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#735 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36309/next_val_reg/CLR, fpgaagc/traya/a04/NOR36309/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#736 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36310/next_val_reg/CLR, fpgaagc/traya/a04/NOR36310/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#737 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36312/next_val_reg/CLR, fpgaagc/traya/a04/NOR36312/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#738 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36313/next_val_reg/CLR, fpgaagc/traya/a04/NOR36313/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#739 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36314/next_val_reg/CLR, fpgaagc/traya/a04/NOR36314/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#740 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36315/next_val_reg/CLR, fpgaagc/traya/a04/NOR36315/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#741 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36316/next_val_reg/CLR, fpgaagc/traya/a04/NOR36316/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#742 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36317/next_val_reg/CLR, fpgaagc/traya/a04/NOR36317/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#743 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36318/next_val_reg/CLR, fpgaagc/traya/a04/NOR36318/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#744 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36319/next_val_reg/CLR, fpgaagc/traya/a04/NOR36319/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#745 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36320/next_val_reg/CLR, fpgaagc/traya/a04/NOR36320/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#746 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36321/next_val_reg/CLR, fpgaagc/traya/a04/NOR36321/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#747 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36322/next_val_reg/CLR, fpgaagc/traya/a04/NOR36322/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#748 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36323/next_val_reg/CLR, fpgaagc/traya/a04/NOR36323/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#749 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36324/next_val_reg/CLR, fpgaagc/traya/a04/NOR36324/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#750 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36325/next_val_reg/CLR, fpgaagc/traya/a04/NOR36325/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#751 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36326/next_val_reg/CLR, fpgaagc/traya/a04/NOR36326/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#752 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36327/next_val_reg/CLR, fpgaagc/traya/a04/NOR36327/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#753 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36328/next_val_reg/CLR, fpgaagc/traya/a04/NOR36328/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#754 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36329/next_val_reg/CLR, fpgaagc/traya/a04/NOR36329/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#755 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36331/next_val_reg/CLR, fpgaagc/traya/a04/NOR36331/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#756 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36332/next_val_reg/CLR, fpgaagc/traya/a04/NOR36332/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#757 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36333/next_val_reg/CLR, fpgaagc/traya/a04/NOR36333/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#758 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36334/next_val_reg/CLR, fpgaagc/traya/a04/NOR36334/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#759 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36335/next_val_reg/CLR, fpgaagc/traya/a04/NOR36335/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#760 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36336/next_val_reg/CLR, fpgaagc/traya/a04/NOR36336/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#761 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36337/next_val_reg/CLR, fpgaagc/traya/a04/NOR36337/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#762 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36338/next_val_reg/CLR, fpgaagc/traya/a04/NOR36338/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#763 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36339/next_val_reg/CLR, fpgaagc/traya/a04/NOR36339/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#764 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36340/next_val_reg/CLR, fpgaagc/traya/a04/NOR36340/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#765 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36341/next_val_reg/CLR, fpgaagc/traya/a04/NOR36341/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#766 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36342/next_val_reg/CLR, fpgaagc/traya/a04/NOR36342/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#767 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36343/next_val_reg/CLR, fpgaagc/traya/a04/NOR36343/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#768 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36344/next_val_reg/CLR, fpgaagc/traya/a04/NOR36344/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#769 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36345/next_val_reg/CLR, fpgaagc/traya/a04/NOR36345/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#770 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36346/next_val_reg/CLR, fpgaagc/traya/a04/NOR36346/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#771 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36347/next_val_reg/CLR, fpgaagc/traya/a04/NOR36347/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#772 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36348/next_val_reg/CLR, fpgaagc/traya/a04/NOR36348/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#773 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36349/next_val_reg/CLR, fpgaagc/traya/a04/NOR36349/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#774 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36350/next_val_reg/CLR, fpgaagc/traya/a04/NOR36350/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#775 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36351/next_val_reg/CLR, fpgaagc/traya/a04/NOR36351/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#776 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36352/next_val_reg/CLR, fpgaagc/traya/a04/NOR36352/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#777 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36353/next_val_reg/CLR, fpgaagc/traya/a04/NOR36353/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#778 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36354/next_val_reg/CLR, fpgaagc/traya/a04/NOR36354/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#779 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36355/next_val_reg/CLR, fpgaagc/traya/a04/NOR36355/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#780 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36360/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36360/next_val_reg/CLR, fpgaagc/traya/a04/NOR36360/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36360/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#781 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36401/next_val_reg/CLR, fpgaagc/traya/a04/NOR36401/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#782 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36402/next_val_reg/CLR, fpgaagc/traya/a04/NOR36402/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#783 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36403/next_val_reg/CLR, fpgaagc/traya/a04/NOR36403/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#784 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36404/next_val_reg/CLR, fpgaagc/traya/a04/NOR36404/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#785 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36405/next_val_reg/CLR, fpgaagc/traya/a04/NOR36405/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#786 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36406/next_val_reg/CLR, fpgaagc/traya/a04/NOR36406/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#787 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36407/next_val_reg/CLR, fpgaagc/traya/a04/NOR36407/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#788 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36408/next_val_reg/CLR, fpgaagc/traya/a04/NOR36408/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#789 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36409/next_val_reg/CLR, fpgaagc/traya/a04/NOR36409/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#790 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36410/next_val_reg/CLR, fpgaagc/traya/a04/NOR36410/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#791 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36411/next_val_reg/CLR, fpgaagc/traya/a04/NOR36411/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#792 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36412/next_val_reg/CLR, fpgaagc/traya/a04/NOR36412/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#793 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36413/next_val_reg/CLR, fpgaagc/traya/a04/NOR36413/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#794 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36414/next_val_reg/CLR, fpgaagc/traya/a04/NOR36414/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#795 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36415/next_val_reg/CLR, fpgaagc/traya/a04/NOR36415/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#796 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36416/next_val_reg/CLR, fpgaagc/traya/a04/NOR36416/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#797 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36417/next_val_reg/CLR, fpgaagc/traya/a04/NOR36417/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#798 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36418/next_val_reg/CLR, fpgaagc/traya/a04/NOR36418/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#799 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36419/next_val_reg/CLR, fpgaagc/traya/a04/NOR36419/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#800 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36420/next_val_reg/CLR, fpgaagc/traya/a04/NOR36420/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#801 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36421/next_val_reg/CLR, fpgaagc/traya/a04/NOR36421/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#802 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36422/next_val_reg/CLR, fpgaagc/traya/a04/NOR36422/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#803 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36423/next_val_reg/CLR, fpgaagc/traya/a04/NOR36423/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#804 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36424/next_val_reg/CLR, fpgaagc/traya/a04/NOR36424/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#805 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36425/next_val_reg/CLR, fpgaagc/traya/a04/NOR36425/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#806 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36426/next_val_reg/CLR, fpgaagc/traya/a04/NOR36426/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#807 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36427/next_val_reg/CLR, fpgaagc/traya/a04/NOR36427/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#808 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36428/next_val_reg/CLR, fpgaagc/traya/a04/NOR36428/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#809 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36429/next_val_reg/CLR, fpgaagc/traya/a04/NOR36429/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#810 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36430/next_val_reg/CLR, fpgaagc/traya/a04/NOR36430/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#811 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36431/next_val_reg/CLR, fpgaagc/traya/a04/NOR36431/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#812 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36432/next_val_reg/CLR, fpgaagc/traya/a04/NOR36432/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#813 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36433/next_val_reg/CLR, fpgaagc/traya/a04/NOR36433/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#814 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36434/next_val_reg/CLR, fpgaagc/traya/a04/NOR36434/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#815 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36435/next_val_reg/CLR, fpgaagc/traya/a04/NOR36435/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#816 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36436/next_val_reg/CLR, fpgaagc/traya/a04/NOR36436/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#817 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36437/next_val_reg/CLR, fpgaagc/traya/a04/NOR36437/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#818 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36438/next_val_reg/CLR, fpgaagc/traya/a04/NOR36438/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#819 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36439/next_val_reg/CLR, fpgaagc/traya/a04/NOR36439/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#820 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36440/next_val_reg/CLR, fpgaagc/traya/a04/NOR36440/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#821 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36441/next_val_reg/CLR, fpgaagc/traya/a04/NOR36441/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#822 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36442/next_val_reg/CLR, fpgaagc/traya/a04/NOR36442/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#823 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36443/next_val_reg/CLR, fpgaagc/traya/a04/NOR36443/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#824 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36444/next_val_reg/CLR, fpgaagc/traya/a04/NOR36444/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#825 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36445/next_val_reg/CLR, fpgaagc/traya/a04/NOR36445/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#826 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36446/next_val_reg/CLR, fpgaagc/traya/a04/NOR36446/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#827 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36447/next_val_reg/CLR, fpgaagc/traya/a04/NOR36447/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#828 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36448/next_val_reg/CLR, fpgaagc/traya/a04/NOR36448/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#829 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36449/next_val_reg/CLR, fpgaagc/traya/a04/NOR36449/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#830 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36450/next_val_reg/CLR, fpgaagc/traya/a04/NOR36450/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#831 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36451/next_val_reg/CLR, fpgaagc/traya/a04/NOR36451/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#832 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36452/next_val_reg/CLR, fpgaagc/traya/a04/NOR36452/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#833 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36453/next_val_reg/CLR, fpgaagc/traya/a04/NOR36453/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#834 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36454/next_val_reg/CLR, fpgaagc/traya/a04/NOR36454/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#835 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36455/next_val_reg/CLR, fpgaagc/traya/a04/NOR36455/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#836 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36456/next_val_reg/CLR, fpgaagc/traya/a04/NOR36456/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#837 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36457/next_val_reg/CLR, fpgaagc/traya/a04/NOR36457/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#838 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36459/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36459/next_val_reg/CLR, fpgaagc/traya/a04/NOR36459/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36459/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#839 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR36460/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR36460/next_val_reg/CLR, fpgaagc/traya/a04/NOR36460/prev_val_reg/CLR, fpgaagc/traya/a04/NOR36460/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#840 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR40428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR40428/next_val_reg/CLR, fpgaagc/traya/a04/NOR40428/prev_val_reg/CLR, fpgaagc/traya/a04/NOR40428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#841 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR40435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR40435/next_val_reg/CLR, fpgaagc/traya/a04/NOR40435/prev_val_reg/CLR, fpgaagc/traya/a04/NOR40435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#842 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a04/NOR42454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a04/NOR42454/next_val_reg/CLR, fpgaagc/traya/a04/NOR42454/prev_val_reg/CLR, fpgaagc/traya/a04/NOR42454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#843 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39101/next_val_reg/CLR, fpgaagc/traya/a05/NOR39101/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#844 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39102/next_val_reg/CLR, fpgaagc/traya/a05/NOR39102/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#845 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39103/next_val_reg/CLR, fpgaagc/traya/a05/NOR39103/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#846 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39104/next_val_reg/PRE, fpgaagc/traya/a05/NOR39104/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39104/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#847 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39105/next_val_reg/CLR, fpgaagc/traya/a05/NOR39105/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#848 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39106/next_val_reg/CLR, fpgaagc/traya/a05/NOR39106/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#849 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39107/next_val_reg/CLR, fpgaagc/traya/a05/NOR39107/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#850 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39108/next_val_reg/CLR, fpgaagc/traya/a05/NOR39108/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#851 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39109/next_val_reg/CLR, fpgaagc/traya/a05/NOR39109/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#852 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39110/next_val_reg/CLR, fpgaagc/traya/a05/NOR39110/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#853 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39111/next_val_reg/CLR, fpgaagc/traya/a05/NOR39111/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#854 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39112/next_val_reg/CLR, fpgaagc/traya/a05/NOR39112/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#855 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39113/next_val_reg/CLR, fpgaagc/traya/a05/NOR39113/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#856 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39115/next_val_reg/CLR, fpgaagc/traya/a05/NOR39115/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#857 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39116/next_val_reg/CLR, fpgaagc/traya/a05/NOR39116/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#858 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39117/next_val_reg/CLR, fpgaagc/traya/a05/NOR39117/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#859 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39120/next_val_reg/CLR, fpgaagc/traya/a05/NOR39120/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#860 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39121/next_val_reg/CLR, fpgaagc/traya/a05/NOR39121/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#861 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39122/next_val_reg/CLR, fpgaagc/traya/a05/NOR39122/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#862 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39123/next_val_reg/CLR, fpgaagc/traya/a05/NOR39123/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#863 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39124/next_val_reg/CLR, fpgaagc/traya/a05/NOR39124/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#864 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39125/next_val_reg/CLR, fpgaagc/traya/a05/NOR39125/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#865 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39126/next_val_reg/CLR, fpgaagc/traya/a05/NOR39126/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#866 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39127/next_val_reg/CLR, fpgaagc/traya/a05/NOR39127/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#867 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39128/next_val_reg/PRE, fpgaagc/traya/a05/NOR39128/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39128/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#868 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39129/next_val_reg/CLR, fpgaagc/traya/a05/NOR39129/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#869 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39130/next_val_reg/CLR, fpgaagc/traya/a05/NOR39130/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#870 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39131/next_val_reg/CLR, fpgaagc/traya/a05/NOR39131/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#871 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39132/next_val_reg/CLR, fpgaagc/traya/a05/NOR39132/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#872 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39133/next_val_reg/CLR, fpgaagc/traya/a05/NOR39133/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#873 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39134/next_val_reg/CLR, fpgaagc/traya/a05/NOR39134/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#874 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39135/next_val_reg/CLR, fpgaagc/traya/a05/NOR39135/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#875 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39136/next_val_reg/CLR, fpgaagc/traya/a05/NOR39136/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#876 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39137/next_val_reg/CLR, fpgaagc/traya/a05/NOR39137/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#877 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39138/next_val_reg/CLR, fpgaagc/traya/a05/NOR39138/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#878 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39139/next_val_reg/CLR, fpgaagc/traya/a05/NOR39139/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#879 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39140/next_val_reg/CLR, fpgaagc/traya/a05/NOR39140/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#880 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39141/next_val_reg/CLR, fpgaagc/traya/a05/NOR39141/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#881 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39143/next_val_reg/CLR, fpgaagc/traya/a05/NOR39143/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#882 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39144/next_val_reg/CLR, fpgaagc/traya/a05/NOR39144/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#883 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39145/next_val_reg/CLR, fpgaagc/traya/a05/NOR39145/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#884 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39146/next_val_reg/CLR, fpgaagc/traya/a05/NOR39146/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#885 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39147/next_val_reg/CLR, fpgaagc/traya/a05/NOR39147/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#886 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39148/next_val_reg/PRE, fpgaagc/traya/a05/NOR39148/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#887 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39149/next_val_reg/CLR, fpgaagc/traya/a05/NOR39149/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#888 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39150/next_val_reg/CLR, fpgaagc/traya/a05/NOR39150/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#889 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39151/next_val_reg/CLR, fpgaagc/traya/a05/NOR39151/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#890 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39152/next_val_reg/CLR, fpgaagc/traya/a05/NOR39152/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#891 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39154/next_val_reg/CLR, fpgaagc/traya/a05/NOR39154/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#892 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39155/next_val_reg/CLR, fpgaagc/traya/a05/NOR39155/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#893 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39156/next_val_reg/PRE, fpgaagc/traya/a05/NOR39156/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39156/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#894 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39201/next_val_reg/CLR, fpgaagc/traya/a05/NOR39201/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#895 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39202/next_val_reg/PRE, fpgaagc/traya/a05/NOR39202/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39202/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#896 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39203/next_val_reg/CLR, fpgaagc/traya/a05/NOR39203/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#897 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39204/next_val_reg/CLR, fpgaagc/traya/a05/NOR39204/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#898 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39205/next_val_reg/CLR, fpgaagc/traya/a05/NOR39205/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#899 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39206/next_val_reg/CLR, fpgaagc/traya/a05/NOR39206/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#900 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39207/next_val_reg/CLR, fpgaagc/traya/a05/NOR39207/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#901 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39208/next_val_reg/PRE, fpgaagc/traya/a05/NOR39208/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39208/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#902 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39210/next_val_reg/CLR, fpgaagc/traya/a05/NOR39210/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#903 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39211/next_val_reg/CLR, fpgaagc/traya/a05/NOR39211/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#904 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39212/next_val_reg/CLR, fpgaagc/traya/a05/NOR39212/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#905 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39213/next_val_reg/CLR, fpgaagc/traya/a05/NOR39213/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#906 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39214/next_val_reg/CLR, fpgaagc/traya/a05/NOR39214/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#907 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39215/next_val_reg/CLR, fpgaagc/traya/a05/NOR39215/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#908 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39216/next_val_reg/CLR, fpgaagc/traya/a05/NOR39216/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#909 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39217/next_val_reg/CLR, fpgaagc/traya/a05/NOR39217/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#910 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39219/next_val_reg/CLR, fpgaagc/traya/a05/NOR39219/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#911 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39220/next_val_reg/CLR, fpgaagc/traya/a05/NOR39220/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#912 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39221/next_val_reg/CLR, fpgaagc/traya/a05/NOR39221/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#913 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39222/next_val_reg/CLR, fpgaagc/traya/a05/NOR39222/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#914 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39223/next_val_reg/CLR, fpgaagc/traya/a05/NOR39223/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#915 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39224/next_val_reg/CLR, fpgaagc/traya/a05/NOR39224/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#916 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39225/next_val_reg/CLR, fpgaagc/traya/a05/NOR39225/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#917 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39226/next_val_reg/CLR, fpgaagc/traya/a05/NOR39226/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#918 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39227/next_val_reg/CLR, fpgaagc/traya/a05/NOR39227/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#919 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39228/next_val_reg/CLR, fpgaagc/traya/a05/NOR39228/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#920 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39229/next_val_reg/CLR, fpgaagc/traya/a05/NOR39229/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#921 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39230/next_val_reg/CLR, fpgaagc/traya/a05/NOR39230/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#922 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39231/next_val_reg/CLR, fpgaagc/traya/a05/NOR39231/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#923 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39232/next_val_reg/CLR, fpgaagc/traya/a05/NOR39232/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#924 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39233/next_val_reg/CLR, fpgaagc/traya/a05/NOR39233/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#925 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39234/next_val_reg/PRE, fpgaagc/traya/a05/NOR39234/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39234/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#926 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39235/next_val_reg/CLR, fpgaagc/traya/a05/NOR39235/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#927 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39236/next_val_reg/CLR, fpgaagc/traya/a05/NOR39236/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#928 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39237/next_val_reg/CLR, fpgaagc/traya/a05/NOR39237/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#929 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39238/next_val_reg/CLR, fpgaagc/traya/a05/NOR39238/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#930 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39239/next_val_reg/CLR, fpgaagc/traya/a05/NOR39239/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#931 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39240/next_val_reg/CLR, fpgaagc/traya/a05/NOR39240/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#932 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39241/next_val_reg/CLR, fpgaagc/traya/a05/NOR39241/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#933 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39242/next_val_reg/CLR, fpgaagc/traya/a05/NOR39242/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#934 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39243/next_val_reg/CLR, fpgaagc/traya/a05/NOR39243/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#935 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39244/next_val_reg/PRE, fpgaagc/traya/a05/NOR39244/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39244/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#936 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39245/next_val_reg/CLR, fpgaagc/traya/a05/NOR39245/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#937 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39301/next_val_reg/CLR, fpgaagc/traya/a05/NOR39301/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#938 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39302/next_val_reg/CLR, fpgaagc/traya/a05/NOR39302/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#939 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39303/next_val_reg/CLR, fpgaagc/traya/a05/NOR39303/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#940 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39304/next_val_reg/CLR, fpgaagc/traya/a05/NOR39304/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#941 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39305/next_val_reg/PRE, fpgaagc/traya/a05/NOR39305/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39305/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#942 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39306/next_val_reg/CLR, fpgaagc/traya/a05/NOR39306/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#943 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39307/next_val_reg/CLR, fpgaagc/traya/a05/NOR39307/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#944 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39308/next_val_reg/CLR, fpgaagc/traya/a05/NOR39308/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#945 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39309/next_val_reg/CLR, fpgaagc/traya/a05/NOR39309/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#946 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39310/next_val_reg/CLR, fpgaagc/traya/a05/NOR39310/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#947 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39311/next_val_reg/CLR, fpgaagc/traya/a05/NOR39311/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#948 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39312/next_val_reg/CLR, fpgaagc/traya/a05/NOR39312/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#949 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39313/next_val_reg/CLR, fpgaagc/traya/a05/NOR39313/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#950 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39314/next_val_reg/CLR, fpgaagc/traya/a05/NOR39314/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#951 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39315/next_val_reg/PRE, fpgaagc/traya/a05/NOR39315/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39315/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#952 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39316/next_val_reg/PRE, fpgaagc/traya/a05/NOR39316/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39316/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#953 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39318/next_val_reg/CLR, fpgaagc/traya/a05/NOR39318/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#954 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39319/next_val_reg/CLR, fpgaagc/traya/a05/NOR39319/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#955 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39320/next_val_reg/CLR, fpgaagc/traya/a05/NOR39320/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#956 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39321/next_val_reg/CLR, fpgaagc/traya/a05/NOR39321/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#957 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39322/next_val_reg/CLR, fpgaagc/traya/a05/NOR39322/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#958 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39323/next_val_reg/CLR, fpgaagc/traya/a05/NOR39323/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#959 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39324/next_val_reg/CLR, fpgaagc/traya/a05/NOR39324/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#960 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39325/next_val_reg/CLR, fpgaagc/traya/a05/NOR39325/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#961 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39326/next_val_reg/CLR, fpgaagc/traya/a05/NOR39326/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#962 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39327/next_val_reg/CLR, fpgaagc/traya/a05/NOR39327/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#963 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39328/next_val_reg/CLR, fpgaagc/traya/a05/NOR39328/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#964 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39329/next_val_reg/CLR, fpgaagc/traya/a05/NOR39329/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#965 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39330/next_val_reg/CLR, fpgaagc/traya/a05/NOR39330/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#966 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39331/next_val_reg/PRE, fpgaagc/traya/a05/NOR39331/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39331/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#967 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39332/next_val_reg/CLR, fpgaagc/traya/a05/NOR39332/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#968 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39333/next_val_reg/PRE, fpgaagc/traya/a05/NOR39333/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39333/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#969 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39334/next_val_reg/PRE, fpgaagc/traya/a05/NOR39334/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39334/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#970 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39335/next_val_reg/CLR, fpgaagc/traya/a05/NOR39335/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#971 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39336/next_val_reg/CLR, fpgaagc/traya/a05/NOR39336/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#972 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39337/next_val_reg/CLR, fpgaagc/traya/a05/NOR39337/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#973 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39338/next_val_reg/CLR, fpgaagc/traya/a05/NOR39338/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#974 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39339/next_val_reg/CLR, fpgaagc/traya/a05/NOR39339/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#975 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39340/next_val_reg/CLR, fpgaagc/traya/a05/NOR39340/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#976 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39341/next_val_reg/CLR, fpgaagc/traya/a05/NOR39341/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#977 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39342/next_val_reg/CLR, fpgaagc/traya/a05/NOR39342/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#978 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39343/next_val_reg/CLR, fpgaagc/traya/a05/NOR39343/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#979 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39344/next_val_reg/CLR, fpgaagc/traya/a05/NOR39344/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#980 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39345/next_val_reg/CLR, fpgaagc/traya/a05/NOR39345/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#981 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39346/next_val_reg/CLR, fpgaagc/traya/a05/NOR39346/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#982 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39347/next_val_reg/CLR, fpgaagc/traya/a05/NOR39347/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#983 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39348/next_val_reg/CLR, fpgaagc/traya/a05/NOR39348/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#984 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39349/next_val_reg/CLR, fpgaagc/traya/a05/NOR39349/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#985 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39350/next_val_reg/CLR, fpgaagc/traya/a05/NOR39350/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#986 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39352/next_val_reg/CLR, fpgaagc/traya/a05/NOR39352/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#987 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39353/next_val_reg/CLR, fpgaagc/traya/a05/NOR39353/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#988 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39354/next_val_reg/CLR, fpgaagc/traya/a05/NOR39354/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#989 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39355/next_val_reg/CLR, fpgaagc/traya/a05/NOR39355/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#990 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39356/next_val_reg/CLR, fpgaagc/traya/a05/NOR39356/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#991 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39401/next_val_reg/CLR, fpgaagc/traya/a05/NOR39401/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#992 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39402/next_val_reg/CLR, fpgaagc/traya/a05/NOR39402/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#993 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39403/next_val_reg/CLR, fpgaagc/traya/a05/NOR39403/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#994 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39404/next_val_reg/CLR, fpgaagc/traya/a05/NOR39404/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#995 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39405/next_val_reg/CLR, fpgaagc/traya/a05/NOR39405/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#996 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39406/next_val_reg/CLR, fpgaagc/traya/a05/NOR39406/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#997 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39407/next_val_reg/CLR, fpgaagc/traya/a05/NOR39407/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#998 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39408/next_val_reg/CLR, fpgaagc/traya/a05/NOR39408/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#999 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39409/next_val_reg/CLR, fpgaagc/traya/a05/NOR39409/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1000 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39410/next_val_reg/CLR, fpgaagc/traya/a05/NOR39410/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1001 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39411/next_val_reg/CLR, fpgaagc/traya/a05/NOR39411/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1002 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39412/next_val_reg/CLR, fpgaagc/traya/a05/NOR39412/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1003 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39413/next_val_reg/PRE, fpgaagc/traya/a05/NOR39413/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39413/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1004 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39414/next_val_reg/CLR, fpgaagc/traya/a05/NOR39414/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1005 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39415/next_val_reg/CLR, fpgaagc/traya/a05/NOR39415/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1006 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39416/next_val_reg/CLR, fpgaagc/traya/a05/NOR39416/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1007 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39417/next_val_reg/PRE, fpgaagc/traya/a05/NOR39417/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39417/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1008 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39418/next_val_reg/CLR, fpgaagc/traya/a05/NOR39418/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1009 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39419/next_val_reg/CLR, fpgaagc/traya/a05/NOR39419/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1010 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39420/next_val_reg/CLR, fpgaagc/traya/a05/NOR39420/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1011 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39421/next_val_reg/CLR, fpgaagc/traya/a05/NOR39421/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1012 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39422/next_val_reg/PRE, fpgaagc/traya/a05/NOR39422/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39422/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1013 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39423/next_val_reg/CLR, fpgaagc/traya/a05/NOR39423/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1014 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39424/next_val_reg/PRE, fpgaagc/traya/a05/NOR39424/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39424/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1015 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39425/next_val_reg/CLR, fpgaagc/traya/a05/NOR39425/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1016 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39426/next_val_reg/CLR, fpgaagc/traya/a05/NOR39426/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1017 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39427/next_val_reg/CLR, fpgaagc/traya/a05/NOR39427/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1018 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39428/next_val_reg/CLR, fpgaagc/traya/a05/NOR39428/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1019 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39429/next_val_reg/CLR, fpgaagc/traya/a05/NOR39429/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1020 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39430/next_val_reg/CLR, fpgaagc/traya/a05/NOR39430/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1021 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39431/next_val_reg/CLR, fpgaagc/traya/a05/NOR39431/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1022 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39432/next_val_reg/CLR, fpgaagc/traya/a05/NOR39432/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1023 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39433/next_val_reg/PRE, fpgaagc/traya/a05/NOR39433/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39433/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1024 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39434/next_val_reg/PRE, fpgaagc/traya/a05/NOR39434/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39434/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1025 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39435/next_val_reg/CLR, fpgaagc/traya/a05/NOR39435/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1026 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39436/next_val_reg/CLR, fpgaagc/traya/a05/NOR39436/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1027 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39437/next_val_reg/PRE, fpgaagc/traya/a05/NOR39437/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39437/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1028 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39438/next_val_reg/PRE, fpgaagc/traya/a05/NOR39438/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39438/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1029 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39439/next_val_reg/CLR, fpgaagc/traya/a05/NOR39439/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1030 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39440/next_val_reg/CLR, fpgaagc/traya/a05/NOR39440/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1031 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39441/next_val_reg/CLR, fpgaagc/traya/a05/NOR39441/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1032 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39442/next_val_reg/CLR, fpgaagc/traya/a05/NOR39442/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1033 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39443/next_val_reg/CLR, fpgaagc/traya/a05/NOR39443/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1034 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39444/next_val_reg/PRE, fpgaagc/traya/a05/NOR39444/prev_val_reg/PRE, fpgaagc/traya/a05/NOR39444/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1035 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39445/next_val_reg/CLR, fpgaagc/traya/a05/NOR39445/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1036 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39446/next_val_reg/CLR, fpgaagc/traya/a05/NOR39446/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1037 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39447/next_val_reg/CLR, fpgaagc/traya/a05/NOR39447/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1038 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39448/next_val_reg/CLR, fpgaagc/traya/a05/NOR39448/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1039 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39449/next_val_reg/CLR, fpgaagc/traya/a05/NOR39449/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1040 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39450/next_val_reg/CLR, fpgaagc/traya/a05/NOR39450/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1041 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39451/next_val_reg/CLR, fpgaagc/traya/a05/NOR39451/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1042 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a05/NOR39452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a05/NOR39452/next_val_reg/CLR, fpgaagc/traya/a05/NOR39452/prev_val_reg/CLR, fpgaagc/traya/a05/NOR39452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1043 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR34462/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR34462/next_val_reg/CLR, fpgaagc/traya/a06/NOR34462/prev_val_reg/CLR, fpgaagc/traya/a06/NOR34462/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1044 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR34463/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR34463/next_val_reg/CLR, fpgaagc/traya/a06/NOR34463/prev_val_reg/CLR, fpgaagc/traya/a06/NOR34463/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1045 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR34464/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR34464/next_val_reg/CLR, fpgaagc/traya/a06/NOR34464/prev_val_reg/CLR, fpgaagc/traya/a06/NOR34464/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1046 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR34465/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR34465/next_val_reg/CLR, fpgaagc/traya/a06/NOR34465/prev_val_reg/CLR, fpgaagc/traya/a06/NOR34465/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1047 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40101/next_val_reg/CLR, fpgaagc/traya/a06/NOR40101/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1048 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40102/next_val_reg/CLR, fpgaagc/traya/a06/NOR40102/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1049 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40103/next_val_reg/CLR, fpgaagc/traya/a06/NOR40103/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1050 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40104/next_val_reg/CLR, fpgaagc/traya/a06/NOR40104/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1051 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40105/next_val_reg/CLR, fpgaagc/traya/a06/NOR40105/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1052 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40106/next_val_reg/PRE, fpgaagc/traya/a06/NOR40106/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40106/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1053 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40107/next_val_reg/PRE, fpgaagc/traya/a06/NOR40107/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1054 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40108/next_val_reg/PRE, fpgaagc/traya/a06/NOR40108/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40108/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1055 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40109/next_val_reg/CLR, fpgaagc/traya/a06/NOR40109/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1056 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40110/next_val_reg/PRE, fpgaagc/traya/a06/NOR40110/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40110/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1057 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40111/next_val_reg/CLR, fpgaagc/traya/a06/NOR40111/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1058 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40112/next_val_reg/CLR, fpgaagc/traya/a06/NOR40112/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1059 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40113/next_val_reg/CLR, fpgaagc/traya/a06/NOR40113/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1060 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40114/next_val_reg/PRE, fpgaagc/traya/a06/NOR40114/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40114/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1061 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40115/next_val_reg/CLR, fpgaagc/traya/a06/NOR40115/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1062 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40116/next_val_reg/CLR, fpgaagc/traya/a06/NOR40116/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1063 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40117/next_val_reg/CLR, fpgaagc/traya/a06/NOR40117/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1064 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40118/next_val_reg/CLR, fpgaagc/traya/a06/NOR40118/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1065 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40119/next_val_reg/PRE, fpgaagc/traya/a06/NOR40119/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40119/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1066 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40120/next_val_reg/CLR, fpgaagc/traya/a06/NOR40120/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1067 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40121/next_val_reg/CLR, fpgaagc/traya/a06/NOR40121/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1068 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40122/next_val_reg/CLR, fpgaagc/traya/a06/NOR40122/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1069 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40123/next_val_reg/CLR, fpgaagc/traya/a06/NOR40123/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1070 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40124/next_val_reg/CLR, fpgaagc/traya/a06/NOR40124/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1071 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40125/next_val_reg/CLR, fpgaagc/traya/a06/NOR40125/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1072 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40126/next_val_reg/CLR, fpgaagc/traya/a06/NOR40126/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1073 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40127/next_val_reg/CLR, fpgaagc/traya/a06/NOR40127/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1074 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40128/next_val_reg/CLR, fpgaagc/traya/a06/NOR40128/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1075 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40129/next_val_reg/CLR, fpgaagc/traya/a06/NOR40129/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1076 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40130/next_val_reg/CLR, fpgaagc/traya/a06/NOR40130/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1077 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40131/next_val_reg/CLR, fpgaagc/traya/a06/NOR40131/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1078 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40132/next_val_reg/CLR, fpgaagc/traya/a06/NOR40132/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1079 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40133/next_val_reg/CLR, fpgaagc/traya/a06/NOR40133/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1080 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40134/next_val_reg/PRE, fpgaagc/traya/a06/NOR40134/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40134/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1081 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40135/next_val_reg/CLR, fpgaagc/traya/a06/NOR40135/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1082 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40136/next_val_reg/CLR, fpgaagc/traya/a06/NOR40136/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1083 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40137/next_val_reg/PRE, fpgaagc/traya/a06/NOR40137/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40137/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1084 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40138/next_val_reg/CLR, fpgaagc/traya/a06/NOR40138/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1085 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40139/next_val_reg/CLR, fpgaagc/traya/a06/NOR40139/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1086 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40140/next_val_reg/PRE, fpgaagc/traya/a06/NOR40140/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40140/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1087 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40141/next_val_reg/CLR, fpgaagc/traya/a06/NOR40141/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1088 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40142/next_val_reg/PRE, fpgaagc/traya/a06/NOR40142/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40142/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1089 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40143/next_val_reg/CLR, fpgaagc/traya/a06/NOR40143/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1090 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40144/next_val_reg/PRE, fpgaagc/traya/a06/NOR40144/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40144/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1091 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40145/next_val_reg/CLR, fpgaagc/traya/a06/NOR40145/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1092 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40146/next_val_reg/CLR, fpgaagc/traya/a06/NOR40146/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1093 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40147/next_val_reg/PRE, fpgaagc/traya/a06/NOR40147/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40147/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1094 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40148/next_val_reg/PRE, fpgaagc/traya/a06/NOR40148/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1095 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40149/next_val_reg/PRE, fpgaagc/traya/a06/NOR40149/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40149/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1096 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40150/next_val_reg/CLR, fpgaagc/traya/a06/NOR40150/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1097 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40151/next_val_reg/CLR, fpgaagc/traya/a06/NOR40151/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1098 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40152/next_val_reg/PRE, fpgaagc/traya/a06/NOR40152/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40152/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1099 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40153/next_val_reg/CLR, fpgaagc/traya/a06/NOR40153/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1100 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40154/next_val_reg/CLR, fpgaagc/traya/a06/NOR40154/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1101 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40155/next_val_reg/PRE, fpgaagc/traya/a06/NOR40155/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40155/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1102 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40156/next_val_reg/CLR, fpgaagc/traya/a06/NOR40156/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1103 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40157/next_val_reg/CLR, fpgaagc/traya/a06/NOR40157/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1104 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40158/next_val_reg/PRE, fpgaagc/traya/a06/NOR40158/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40158/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1105 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40160/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40160/next_val_reg/CLR, fpgaagc/traya/a06/NOR40160/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40160/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1106 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40201/next_val_reg/CLR, fpgaagc/traya/a06/NOR40201/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1107 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40202/next_val_reg/CLR, fpgaagc/traya/a06/NOR40202/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1108 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40203/next_val_reg/CLR, fpgaagc/traya/a06/NOR40203/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1109 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40204/next_val_reg/CLR, fpgaagc/traya/a06/NOR40204/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1110 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40206/next_val_reg/PRE, fpgaagc/traya/a06/NOR40206/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40206/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1111 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40207/next_val_reg/PRE, fpgaagc/traya/a06/NOR40207/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40207/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1112 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40208/next_val_reg/PRE, fpgaagc/traya/a06/NOR40208/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40208/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1113 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40209/next_val_reg/CLR, fpgaagc/traya/a06/NOR40209/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1114 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40210/next_val_reg/CLR, fpgaagc/traya/a06/NOR40210/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1115 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40213/next_val_reg/PRE, fpgaagc/traya/a06/NOR40213/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40213/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1116 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40214/next_val_reg/CLR, fpgaagc/traya/a06/NOR40214/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1117 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40215/next_val_reg/PRE, fpgaagc/traya/a06/NOR40215/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40215/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1118 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40216/next_val_reg/CLR, fpgaagc/traya/a06/NOR40216/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1119 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40217/next_val_reg/CLR, fpgaagc/traya/a06/NOR40217/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1120 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40220/next_val_reg/PRE, fpgaagc/traya/a06/NOR40220/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1121 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40221/next_val_reg/CLR, fpgaagc/traya/a06/NOR40221/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1122 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40240/next_val_reg/CLR, fpgaagc/traya/a06/NOR40240/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1123 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40241/next_val_reg/CLR, fpgaagc/traya/a06/NOR40241/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1124 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40242/next_val_reg/CLR, fpgaagc/traya/a06/NOR40242/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1125 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40243/next_val_reg/CLR, fpgaagc/traya/a06/NOR40243/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1126 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40244/next_val_reg/CLR, fpgaagc/traya/a06/NOR40244/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1127 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40245/next_val_reg/CLR, fpgaagc/traya/a06/NOR40245/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1128 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40253/next_val_reg/CLR, fpgaagc/traya/a06/NOR40253/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1129 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40254/next_val_reg/CLR, fpgaagc/traya/a06/NOR40254/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1130 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40255/next_val_reg/CLR, fpgaagc/traya/a06/NOR40255/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1131 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40256/next_val_reg/CLR, fpgaagc/traya/a06/NOR40256/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40256/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1132 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40257/next_val_reg/CLR, fpgaagc/traya/a06/NOR40257/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1133 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40258/next_val_reg/CLR, fpgaagc/traya/a06/NOR40258/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1134 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40302/next_val_reg/CLR, fpgaagc/traya/a06/NOR40302/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1135 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40303/next_val_reg/CLR, fpgaagc/traya/a06/NOR40303/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1136 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40304/next_val_reg/CLR, fpgaagc/traya/a06/NOR40304/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1137 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40305/next_val_reg/CLR, fpgaagc/traya/a06/NOR40305/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1138 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40306/next_val_reg/CLR, fpgaagc/traya/a06/NOR40306/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1139 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40307/next_val_reg/CLR, fpgaagc/traya/a06/NOR40307/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1140 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40309/next_val_reg/CLR, fpgaagc/traya/a06/NOR40309/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1141 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40310/next_val_reg/CLR, fpgaagc/traya/a06/NOR40310/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1142 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40311/next_val_reg/PRE, fpgaagc/traya/a06/NOR40311/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40311/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1143 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40312/next_val_reg/CLR, fpgaagc/traya/a06/NOR40312/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1144 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40313/next_val_reg/CLR, fpgaagc/traya/a06/NOR40313/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1145 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40314/next_val_reg/CLR, fpgaagc/traya/a06/NOR40314/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1146 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40315/next_val_reg/CLR, fpgaagc/traya/a06/NOR40315/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1147 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40317/next_val_reg/CLR, fpgaagc/traya/a06/NOR40317/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1148 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40318/next_val_reg/CLR, fpgaagc/traya/a06/NOR40318/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1149 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40322/next_val_reg/CLR, fpgaagc/traya/a06/NOR40322/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1150 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40323/next_val_reg/PRE, fpgaagc/traya/a06/NOR40323/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40323/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1151 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40324/next_val_reg/CLR, fpgaagc/traya/a06/NOR40324/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1152 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40325/next_val_reg/CLR, fpgaagc/traya/a06/NOR40325/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1153 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40326/next_val_reg/CLR, fpgaagc/traya/a06/NOR40326/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1154 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40327/next_val_reg/CLR, fpgaagc/traya/a06/NOR40327/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1155 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40328/next_val_reg/PRE, fpgaagc/traya/a06/NOR40328/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40328/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1156 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40329/next_val_reg/CLR, fpgaagc/traya/a06/NOR40329/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1157 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40330/next_val_reg/CLR, fpgaagc/traya/a06/NOR40330/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1158 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40331/next_val_reg/CLR, fpgaagc/traya/a06/NOR40331/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1159 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40333/next_val_reg/CLR, fpgaagc/traya/a06/NOR40333/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1160 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40334/next_val_reg/CLR, fpgaagc/traya/a06/NOR40334/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1161 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40335/next_val_reg/CLR, fpgaagc/traya/a06/NOR40335/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1162 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40336/next_val_reg/CLR, fpgaagc/traya/a06/NOR40336/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1163 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40337/next_val_reg/CLR, fpgaagc/traya/a06/NOR40337/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1164 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40338/next_val_reg/CLR, fpgaagc/traya/a06/NOR40338/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1165 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40340/next_val_reg/CLR, fpgaagc/traya/a06/NOR40340/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1166 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40341/next_val_reg/PRE, fpgaagc/traya/a06/NOR40341/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40341/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1167 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40342/next_val_reg/CLR, fpgaagc/traya/a06/NOR40342/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1168 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40343/next_val_reg/PRE, fpgaagc/traya/a06/NOR40343/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40343/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1169 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40344/next_val_reg/CLR, fpgaagc/traya/a06/NOR40344/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1170 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40345/next_val_reg/CLR, fpgaagc/traya/a06/NOR40345/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1171 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40346/next_val_reg/CLR, fpgaagc/traya/a06/NOR40346/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1172 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40347/next_val_reg/CLR, fpgaagc/traya/a06/NOR40347/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1173 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40348/next_val_reg/CLR, fpgaagc/traya/a06/NOR40348/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1174 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40349/next_val_reg/CLR, fpgaagc/traya/a06/NOR40349/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1175 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40350/next_val_reg/CLR, fpgaagc/traya/a06/NOR40350/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1176 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40351/next_val_reg/CLR, fpgaagc/traya/a06/NOR40351/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1177 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40352/next_val_reg/CLR, fpgaagc/traya/a06/NOR40352/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1178 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40353/next_val_reg/CLR, fpgaagc/traya/a06/NOR40353/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1179 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40354/next_val_reg/CLR, fpgaagc/traya/a06/NOR40354/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1180 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40355/next_val_reg/CLR, fpgaagc/traya/a06/NOR40355/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1181 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40356/next_val_reg/CLR, fpgaagc/traya/a06/NOR40356/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1182 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40357/next_val_reg/CLR, fpgaagc/traya/a06/NOR40357/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1183 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40358/next_val_reg/CLR, fpgaagc/traya/a06/NOR40358/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1184 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40401/next_val_reg/CLR, fpgaagc/traya/a06/NOR40401/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1185 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40402/next_val_reg/CLR, fpgaagc/traya/a06/NOR40402/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1186 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40403/next_val_reg/CLR, fpgaagc/traya/a06/NOR40403/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1187 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40405/next_val_reg/CLR, fpgaagc/traya/a06/NOR40405/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1188 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40406/next_val_reg/CLR, fpgaagc/traya/a06/NOR40406/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1189 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40407/next_val_reg/CLR, fpgaagc/traya/a06/NOR40407/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1190 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40408/next_val_reg/CLR, fpgaagc/traya/a06/NOR40408/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1191 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40409/next_val_reg/CLR, fpgaagc/traya/a06/NOR40409/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1192 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40410/next_val_reg/CLR, fpgaagc/traya/a06/NOR40410/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1193 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40411/next_val_reg/CLR, fpgaagc/traya/a06/NOR40411/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1194 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40412/next_val_reg/CLR, fpgaagc/traya/a06/NOR40412/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1195 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40413/next_val_reg/CLR, fpgaagc/traya/a06/NOR40413/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1196 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40414/next_val_reg/PRE, fpgaagc/traya/a06/NOR40414/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40414/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1197 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40415/next_val_reg/CLR, fpgaagc/traya/a06/NOR40415/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1198 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40416/next_val_reg/CLR, fpgaagc/traya/a06/NOR40416/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1199 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40417/next_val_reg/CLR, fpgaagc/traya/a06/NOR40417/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1200 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40418/next_val_reg/CLR, fpgaagc/traya/a06/NOR40418/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1201 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40419/next_val_reg/CLR, fpgaagc/traya/a06/NOR40419/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1202 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40420/next_val_reg/CLR, fpgaagc/traya/a06/NOR40420/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1203 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40421/next_val_reg/CLR, fpgaagc/traya/a06/NOR40421/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1204 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40422/next_val_reg/CLR, fpgaagc/traya/a06/NOR40422/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1205 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40423/next_val_reg/CLR, fpgaagc/traya/a06/NOR40423/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1206 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40424/next_val_reg/CLR, fpgaagc/traya/a06/NOR40424/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1207 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40425/next_val_reg/CLR, fpgaagc/traya/a06/NOR40425/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1208 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40426/next_val_reg/PRE, fpgaagc/traya/a06/NOR40426/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40426/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1209 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40427/next_val_reg/CLR, fpgaagc/traya/a06/NOR40427/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1210 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40430/next_val_reg/PRE, fpgaagc/traya/a06/NOR40430/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40430/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1211 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40431/next_val_reg/CLR, fpgaagc/traya/a06/NOR40431/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1212 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40432/next_val_reg/PRE, fpgaagc/traya/a06/NOR40432/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40432/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1213 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40433/next_val_reg/PRE, fpgaagc/traya/a06/NOR40433/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40433/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1214 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40434/next_val_reg/CLR, fpgaagc/traya/a06/NOR40434/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1215 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40436/next_val_reg/CLR, fpgaagc/traya/a06/NOR40436/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1216 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40438/next_val_reg/CLR, fpgaagc/traya/a06/NOR40438/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1217 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40439/next_val_reg/CLR, fpgaagc/traya/a06/NOR40439/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1218 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40440/next_val_reg/PRE, fpgaagc/traya/a06/NOR40440/prev_val_reg/PRE, fpgaagc/traya/a06/NOR40440/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1219 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR40441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR40441/next_val_reg/CLR, fpgaagc/traya/a06/NOR40441/prev_val_reg/CLR, fpgaagc/traya/a06/NOR40441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1220 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR42157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR42157/next_val_reg/CLR, fpgaagc/traya/a06/NOR42157/prev_val_reg/CLR, fpgaagc/traya/a06/NOR42157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1221 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR42426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR42426/next_val_reg/CLR, fpgaagc/traya/a06/NOR42426/prev_val_reg/CLR, fpgaagc/traya/a06/NOR42426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1222 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR54161/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR54161/next_val_reg/PRE, fpgaagc/traya/a06/NOR54161/prev_val_reg/PRE, fpgaagc/traya/a06/NOR54161/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1223 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR54262/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR54262/next_val_reg/CLR, fpgaagc/traya/a06/NOR54262/prev_val_reg/CLR, fpgaagc/traya/a06/NOR54262/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1224 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a06/NOR54263/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a06/NOR54263/next_val_reg/CLR, fpgaagc/traya/a06/NOR54263/prev_val_reg/CLR, fpgaagc/traya/a06/NOR54263/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1225 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33101/next_val_reg/PRE, fpgaagc/traya/a07/NOR33101/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33101/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1226 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33102/next_val_reg/CLR, fpgaagc/traya/a07/NOR33102/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1227 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33105/next_val_reg/CLR, fpgaagc/traya/a07/NOR33105/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1228 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33106/next_val_reg/CLR, fpgaagc/traya/a07/NOR33106/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1229 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33107/next_val_reg/PRE, fpgaagc/traya/a07/NOR33107/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1230 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33108/next_val_reg/CLR, fpgaagc/traya/a07/NOR33108/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1231 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33109/next_val_reg/PRE, fpgaagc/traya/a07/NOR33109/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33109/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1232 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33111/next_val_reg/CLR, fpgaagc/traya/a07/NOR33111/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1233 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33112/next_val_reg/PRE, fpgaagc/traya/a07/NOR33112/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33112/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1234 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33113/next_val_reg/CLR, fpgaagc/traya/a07/NOR33113/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1235 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33114/next_val_reg/CLR, fpgaagc/traya/a07/NOR33114/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1236 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33115/next_val_reg/CLR, fpgaagc/traya/a07/NOR33115/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1237 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33116/next_val_reg/CLR, fpgaagc/traya/a07/NOR33116/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1238 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33122/next_val_reg/CLR, fpgaagc/traya/a07/NOR33122/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1239 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33124/next_val_reg/CLR, fpgaagc/traya/a07/NOR33124/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1240 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33125/next_val_reg/PRE, fpgaagc/traya/a07/NOR33125/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33125/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1241 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33126/next_val_reg/PRE, fpgaagc/traya/a07/NOR33126/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33126/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1242 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33129/next_val_reg/PRE, fpgaagc/traya/a07/NOR33129/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33129/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1243 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33130/next_val_reg/CLR, fpgaagc/traya/a07/NOR33130/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1244 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33131/next_val_reg/PRE, fpgaagc/traya/a07/NOR33131/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33131/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1245 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33135/next_val_reg/CLR, fpgaagc/traya/a07/NOR33135/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1246 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33136/next_val_reg/CLR, fpgaagc/traya/a07/NOR33136/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1247 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33138/next_val_reg/CLR, fpgaagc/traya/a07/NOR33138/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1248 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33139/next_val_reg/CLR, fpgaagc/traya/a07/NOR33139/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1249 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33140/next_val_reg/CLR, fpgaagc/traya/a07/NOR33140/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1250 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33141/next_val_reg/PRE, fpgaagc/traya/a07/NOR33141/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33141/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1251 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33144/next_val_reg/CLR, fpgaagc/traya/a07/NOR33144/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1252 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33145/next_val_reg/PRE, fpgaagc/traya/a07/NOR33145/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33145/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1253 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33146/next_val_reg/PRE, fpgaagc/traya/a07/NOR33146/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33146/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1254 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33149/next_val_reg/CLR, fpgaagc/traya/a07/NOR33149/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1255 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33150/next_val_reg/PRE, fpgaagc/traya/a07/NOR33150/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33150/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1256 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33151/next_val_reg/CLR, fpgaagc/traya/a07/NOR33151/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1257 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33152/next_val_reg/PRE, fpgaagc/traya/a07/NOR33152/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33152/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1258 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33155/next_val_reg/CLR, fpgaagc/traya/a07/NOR33155/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1259 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33156/next_val_reg/PRE, fpgaagc/traya/a07/NOR33156/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33156/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1260 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33160/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33160/next_val_reg/CLR, fpgaagc/traya/a07/NOR33160/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33160/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1261 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33201/next_val_reg/CLR, fpgaagc/traya/a07/NOR33201/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1262 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33202/next_val_reg/PRE, fpgaagc/traya/a07/NOR33202/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33202/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1263 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33204/next_val_reg/CLR, fpgaagc/traya/a07/NOR33204/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1264 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33207/next_val_reg/CLR, fpgaagc/traya/a07/NOR33207/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1265 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33208/next_val_reg/CLR, fpgaagc/traya/a07/NOR33208/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1266 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33211/next_val_reg/CLR, fpgaagc/traya/a07/NOR33211/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1267 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33212/next_val_reg/CLR, fpgaagc/traya/a07/NOR33212/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1268 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33213/next_val_reg/CLR, fpgaagc/traya/a07/NOR33213/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1269 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33214/next_val_reg/PRE, fpgaagc/traya/a07/NOR33214/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33214/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1270 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33218/next_val_reg/CLR, fpgaagc/traya/a07/NOR33218/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1271 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33219/next_val_reg/CLR, fpgaagc/traya/a07/NOR33219/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1272 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33220/next_val_reg/CLR, fpgaagc/traya/a07/NOR33220/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1273 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33221/next_val_reg/CLR, fpgaagc/traya/a07/NOR33221/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1274 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33222/next_val_reg/CLR, fpgaagc/traya/a07/NOR33222/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1275 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33223/next_val_reg/CLR, fpgaagc/traya/a07/NOR33223/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1276 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33224/next_val_reg/CLR, fpgaagc/traya/a07/NOR33224/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1277 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33227/next_val_reg/CLR, fpgaagc/traya/a07/NOR33227/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1278 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33228/next_val_reg/CLR, fpgaagc/traya/a07/NOR33228/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1279 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33229/next_val_reg/PRE, fpgaagc/traya/a07/NOR33229/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33229/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1280 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33233/next_val_reg/CLR, fpgaagc/traya/a07/NOR33233/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1281 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33234/next_val_reg/CLR, fpgaagc/traya/a07/NOR33234/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1282 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33237/next_val_reg/CLR, fpgaagc/traya/a07/NOR33237/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1283 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33238/next_val_reg/PRE, fpgaagc/traya/a07/NOR33238/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33238/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1284 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33241/next_val_reg/CLR, fpgaagc/traya/a07/NOR33241/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1285 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33242/next_val_reg/CLR, fpgaagc/traya/a07/NOR33242/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1286 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33244/next_val_reg/CLR, fpgaagc/traya/a07/NOR33244/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1287 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33245/next_val_reg/CLR, fpgaagc/traya/a07/NOR33245/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1288 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33246/next_val_reg/CLR, fpgaagc/traya/a07/NOR33246/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1289 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33247/next_val_reg/PRE, fpgaagc/traya/a07/NOR33247/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33247/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1290 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33251/next_val_reg/CLR, fpgaagc/traya/a07/NOR33251/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1291 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33252/next_val_reg/CLR, fpgaagc/traya/a07/NOR33252/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1292 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33255/next_val_reg/CLR, fpgaagc/traya/a07/NOR33255/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1293 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33257/next_val_reg/CLR, fpgaagc/traya/a07/NOR33257/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1294 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33301/next_val_reg/CLR, fpgaagc/traya/a07/NOR33301/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1295 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33302/next_val_reg/PRE, fpgaagc/traya/a07/NOR33302/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33302/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1296 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33303/next_val_reg/CLR, fpgaagc/traya/a07/NOR33303/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1297 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33305/next_val_reg/CLR, fpgaagc/traya/a07/NOR33305/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1298 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33306/next_val_reg/CLR, fpgaagc/traya/a07/NOR33306/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1299 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33307/next_val_reg/CLR, fpgaagc/traya/a07/NOR33307/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1300 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33308/next_val_reg/PRE, fpgaagc/traya/a07/NOR33308/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33308/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1301 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33309/next_val_reg/PRE, fpgaagc/traya/a07/NOR33309/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33309/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1302 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33310/next_val_reg/CLR, fpgaagc/traya/a07/NOR33310/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1303 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33311/next_val_reg/CLR, fpgaagc/traya/a07/NOR33311/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1304 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33312/next_val_reg/CLR, fpgaagc/traya/a07/NOR33312/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1305 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33315/next_val_reg/CLR, fpgaagc/traya/a07/NOR33315/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1306 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33316/next_val_reg/CLR, fpgaagc/traya/a07/NOR33316/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1307 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33317/next_val_reg/CLR, fpgaagc/traya/a07/NOR33317/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1308 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33320/next_val_reg/CLR, fpgaagc/traya/a07/NOR33320/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1309 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33321/next_val_reg/CLR, fpgaagc/traya/a07/NOR33321/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1310 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33322/next_val_reg/CLR, fpgaagc/traya/a07/NOR33322/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1311 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33323/next_val_reg/CLR, fpgaagc/traya/a07/NOR33323/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1312 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33326/next_val_reg/CLR, fpgaagc/traya/a07/NOR33326/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1313 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33327/next_val_reg/CLR, fpgaagc/traya/a07/NOR33327/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1314 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33328/next_val_reg/CLR, fpgaagc/traya/a07/NOR33328/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1315 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33329/next_val_reg/CLR, fpgaagc/traya/a07/NOR33329/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1316 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33330/next_val_reg/CLR, fpgaagc/traya/a07/NOR33330/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1317 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33331/next_val_reg/CLR, fpgaagc/traya/a07/NOR33331/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1318 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33333/next_val_reg/CLR, fpgaagc/traya/a07/NOR33333/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1319 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33335/next_val_reg/CLR, fpgaagc/traya/a07/NOR33335/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1320 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33336/next_val_reg/CLR, fpgaagc/traya/a07/NOR33336/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1321 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33337/next_val_reg/CLR, fpgaagc/traya/a07/NOR33337/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1322 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33338/next_val_reg/CLR, fpgaagc/traya/a07/NOR33338/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1323 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33341/next_val_reg/CLR, fpgaagc/traya/a07/NOR33341/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1324 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33342/next_val_reg/CLR, fpgaagc/traya/a07/NOR33342/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1325 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33345/next_val_reg/CLR, fpgaagc/traya/a07/NOR33345/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1326 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33347/next_val_reg/CLR, fpgaagc/traya/a07/NOR33347/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1327 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33348/next_val_reg/CLR, fpgaagc/traya/a07/NOR33348/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1328 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33349/next_val_reg/CLR, fpgaagc/traya/a07/NOR33349/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1329 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33350/next_val_reg/CLR, fpgaagc/traya/a07/NOR33350/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1330 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33351/next_val_reg/CLR, fpgaagc/traya/a07/NOR33351/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1331 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33352/next_val_reg/CLR, fpgaagc/traya/a07/NOR33352/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1332 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33353/next_val_reg/CLR, fpgaagc/traya/a07/NOR33353/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1333 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33355/next_val_reg/CLR, fpgaagc/traya/a07/NOR33355/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1334 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33356/next_val_reg/CLR, fpgaagc/traya/a07/NOR33356/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1335 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33359/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33359/next_val_reg/CLR, fpgaagc/traya/a07/NOR33359/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33359/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1336 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33401/next_val_reg/CLR, fpgaagc/traya/a07/NOR33401/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1337 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33402/next_val_reg/CLR, fpgaagc/traya/a07/NOR33402/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1338 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33405/next_val_reg/CLR, fpgaagc/traya/a07/NOR33405/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1339 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33406/next_val_reg/CLR, fpgaagc/traya/a07/NOR33406/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1340 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33407/next_val_reg/CLR, fpgaagc/traya/a07/NOR33407/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1341 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33409/next_val_reg/CLR, fpgaagc/traya/a07/NOR33409/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1342 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33411/next_val_reg/CLR, fpgaagc/traya/a07/NOR33411/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1343 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33412/next_val_reg/CLR, fpgaagc/traya/a07/NOR33412/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1344 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33413/next_val_reg/CLR, fpgaagc/traya/a07/NOR33413/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1345 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33414/next_val_reg/CLR, fpgaagc/traya/a07/NOR33414/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1346 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33415/next_val_reg/CLR, fpgaagc/traya/a07/NOR33415/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1347 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33416/next_val_reg/PRE, fpgaagc/traya/a07/NOR33416/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33416/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1348 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33419/next_val_reg/CLR, fpgaagc/traya/a07/NOR33419/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1349 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33420/next_val_reg/PRE, fpgaagc/traya/a07/NOR33420/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33420/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1350 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33423/next_val_reg/CLR, fpgaagc/traya/a07/NOR33423/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1351 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33424/next_val_reg/PRE, fpgaagc/traya/a07/NOR33424/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33424/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1352 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33427/next_val_reg/CLR, fpgaagc/traya/a07/NOR33427/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1353 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33428/next_val_reg/CLR, fpgaagc/traya/a07/NOR33428/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1354 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33429/next_val_reg/CLR, fpgaagc/traya/a07/NOR33429/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1355 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33430/next_val_reg/CLR, fpgaagc/traya/a07/NOR33430/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1356 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33457/next_val_reg/CLR, fpgaagc/traya/a07/NOR33457/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1357 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33458/next_val_reg/PRE, fpgaagc/traya/a07/NOR33458/prev_val_reg/PRE, fpgaagc/traya/a07/NOR33458/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1358 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33459/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33459/next_val_reg/CLR, fpgaagc/traya/a07/NOR33459/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33459/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1359 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR33460/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR33460/next_val_reg/CLR, fpgaagc/traya/a07/NOR33460/prev_val_reg/CLR, fpgaagc/traya/a07/NOR33460/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1360 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR34446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR34446/next_val_reg/CLR, fpgaagc/traya/a07/NOR34446/prev_val_reg/CLR, fpgaagc/traya/a07/NOR34446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1361 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR34467/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR34467/next_val_reg/CLR, fpgaagc/traya/a07/NOR34467/prev_val_reg/CLR, fpgaagc/traya/a07/NOR34467/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1362 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR37360/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR37360/next_val_reg/CLR, fpgaagc/traya/a07/NOR37360/prev_val_reg/CLR, fpgaagc/traya/a07/NOR37360/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1363 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR42448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR42448/next_val_reg/CLR, fpgaagc/traya/a07/NOR42448/prev_val_reg/CLR, fpgaagc/traya/a07/NOR42448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1364 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR42449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR42449/next_val_reg/CLR, fpgaagc/traya/a07/NOR42449/prev_val_reg/CLR, fpgaagc/traya/a07/NOR42449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1365 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR42451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR42451/next_val_reg/CLR, fpgaagc/traya/a07/NOR42451/prev_val_reg/CLR, fpgaagc/traya/a07/NOR42451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1366 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a07/NOR42452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a07/NOR42452/next_val_reg/CLR, fpgaagc/traya/a07/NOR42452/prev_val_reg/CLR, fpgaagc/traya/a07/NOR42452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1367 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR34450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR34450/next_val_reg/CLR, fpgaagc/traya/a08/NOR34450/prev_val_reg/CLR, fpgaagc/traya/a08/NOR34450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1368 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR34451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR34451/next_val_reg/CLR, fpgaagc/traya/a08/NOR34451/prev_val_reg/CLR, fpgaagc/traya/a08/NOR34451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1369 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR35359/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR35359/next_val_reg/CLR, fpgaagc/traya/a08/NOR35359/prev_val_reg/CLR, fpgaagc/traya/a08/NOR35359/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1370 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR35360/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR35360/next_val_reg/CLR, fpgaagc/traya/a08/NOR35360/prev_val_reg/CLR, fpgaagc/traya/a08/NOR35360/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1371 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR35460/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR35460/next_val_reg/CLR, fpgaagc/traya/a08/NOR35460/prev_val_reg/CLR, fpgaagc/traya/a08/NOR35460/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1372 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51101/next_val_reg/CLR, fpgaagc/traya/a08/NOR51101/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1373 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51102/next_val_reg/CLR, fpgaagc/traya/a08/NOR51102/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1374 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51103/next_val_reg/PRE, fpgaagc/traya/a08/NOR51103/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51103/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1375 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51104/next_val_reg/CLR, fpgaagc/traya/a08/NOR51104/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1376 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51105/next_val_reg/CLR, fpgaagc/traya/a08/NOR51105/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1377 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51106/next_val_reg/CLR, fpgaagc/traya/a08/NOR51106/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1378 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51107/next_val_reg/PRE, fpgaagc/traya/a08/NOR51107/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1379 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51108/next_val_reg/CLR, fpgaagc/traya/a08/NOR51108/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1380 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51109/next_val_reg/CLR, fpgaagc/traya/a08/NOR51109/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1381 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51110/next_val_reg/CLR, fpgaagc/traya/a08/NOR51110/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1382 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51111/next_val_reg/CLR, fpgaagc/traya/a08/NOR51111/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1383 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51112/next_val_reg/CLR, fpgaagc/traya/a08/NOR51112/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1384 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51113/next_val_reg/CLR, fpgaagc/traya/a08/NOR51113/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1385 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51114/next_val_reg/CLR, fpgaagc/traya/a08/NOR51114/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1386 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51115/next_val_reg/CLR, fpgaagc/traya/a08/NOR51115/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1387 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51117/next_val_reg/CLR, fpgaagc/traya/a08/NOR51117/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1388 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51118/next_val_reg/CLR, fpgaagc/traya/a08/NOR51118/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1389 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51119/next_val_reg/CLR, fpgaagc/traya/a08/NOR51119/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1390 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51120/next_val_reg/PRE, fpgaagc/traya/a08/NOR51120/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51120/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1391 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51121/next_val_reg/CLR, fpgaagc/traya/a08/NOR51121/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1392 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51122/next_val_reg/CLR, fpgaagc/traya/a08/NOR51122/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1393 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51123/next_val_reg/CLR, fpgaagc/traya/a08/NOR51123/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1394 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51124/next_val_reg/CLR, fpgaagc/traya/a08/NOR51124/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1395 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51125/next_val_reg/CLR, fpgaagc/traya/a08/NOR51125/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1396 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51126/next_val_reg/PRE, fpgaagc/traya/a08/NOR51126/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51126/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1397 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51127/next_val_reg/CLR, fpgaagc/traya/a08/NOR51127/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1398 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51128/next_val_reg/CLR, fpgaagc/traya/a08/NOR51128/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1399 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51129/next_val_reg/CLR, fpgaagc/traya/a08/NOR51129/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1400 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51130/next_val_reg/PRE, fpgaagc/traya/a08/NOR51130/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51130/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1401 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51131/next_val_reg/CLR, fpgaagc/traya/a08/NOR51131/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1402 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51132/next_val_reg/CLR, fpgaagc/traya/a08/NOR51132/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1403 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51133/next_val_reg/CLR, fpgaagc/traya/a08/NOR51133/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1404 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51134/next_val_reg/CLR, fpgaagc/traya/a08/NOR51134/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1405 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51135/next_val_reg/PRE, fpgaagc/traya/a08/NOR51135/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51135/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1406 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51136/next_val_reg/CLR, fpgaagc/traya/a08/NOR51136/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1407 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51137/next_val_reg/CLR, fpgaagc/traya/a08/NOR51137/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1408 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51138/next_val_reg/CLR, fpgaagc/traya/a08/NOR51138/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1409 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51139/next_val_reg/PRE, fpgaagc/traya/a08/NOR51139/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51139/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1410 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51140/next_val_reg/CLR, fpgaagc/traya/a08/NOR51140/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1411 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51141/next_val_reg/CLR, fpgaagc/traya/a08/NOR51141/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1412 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51142/next_val_reg/CLR, fpgaagc/traya/a08/NOR51142/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1413 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51143/next_val_reg/CLR, fpgaagc/traya/a08/NOR51143/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1414 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51144/next_val_reg/CLR, fpgaagc/traya/a08/NOR51144/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1415 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51145/next_val_reg/CLR, fpgaagc/traya/a08/NOR51145/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1416 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51146/next_val_reg/CLR, fpgaagc/traya/a08/NOR51146/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1417 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51147/next_val_reg/PRE, fpgaagc/traya/a08/NOR51147/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51147/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1418 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51148/next_val_reg/PRE, fpgaagc/traya/a08/NOR51148/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1419 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51149/next_val_reg/CLR, fpgaagc/traya/a08/NOR51149/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1420 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51150/next_val_reg/CLR, fpgaagc/traya/a08/NOR51150/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1421 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51151/next_val_reg/CLR, fpgaagc/traya/a08/NOR51151/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1422 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51152/next_val_reg/CLR, fpgaagc/traya/a08/NOR51152/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1423 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51154/next_val_reg/CLR, fpgaagc/traya/a08/NOR51154/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1424 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51157/next_val_reg/CLR, fpgaagc/traya/a08/NOR51157/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1425 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51158/next_val_reg/CLR, fpgaagc/traya/a08/NOR51158/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1426 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51162/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51162/next_val_reg/PRE, fpgaagc/traya/a08/NOR51162/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51162/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1427 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51163/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51163/next_val_reg/PRE, fpgaagc/traya/a08/NOR51163/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51163/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1428 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51201/next_val_reg/CLR, fpgaagc/traya/a08/NOR51201/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1429 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51202/next_val_reg/CLR, fpgaagc/traya/a08/NOR51202/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1430 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51203/next_val_reg/PRE, fpgaagc/traya/a08/NOR51203/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51203/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1431 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51204/next_val_reg/CLR, fpgaagc/traya/a08/NOR51204/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1432 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51205/next_val_reg/CLR, fpgaagc/traya/a08/NOR51205/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1433 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51206/next_val_reg/CLR, fpgaagc/traya/a08/NOR51206/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1434 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51207/next_val_reg/PRE, fpgaagc/traya/a08/NOR51207/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51207/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1435 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51208/next_val_reg/CLR, fpgaagc/traya/a08/NOR51208/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1436 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51209/next_val_reg/CLR, fpgaagc/traya/a08/NOR51209/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1437 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51210/next_val_reg/CLR, fpgaagc/traya/a08/NOR51210/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1438 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51211/next_val_reg/CLR, fpgaagc/traya/a08/NOR51211/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1439 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51212/next_val_reg/CLR, fpgaagc/traya/a08/NOR51212/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1440 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51213/next_val_reg/CLR, fpgaagc/traya/a08/NOR51213/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1441 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51214/next_val_reg/CLR, fpgaagc/traya/a08/NOR51214/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1442 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51215/next_val_reg/CLR, fpgaagc/traya/a08/NOR51215/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1443 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51217/next_val_reg/CLR, fpgaagc/traya/a08/NOR51217/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1444 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51218/next_val_reg/CLR, fpgaagc/traya/a08/NOR51218/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1445 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51219/next_val_reg/CLR, fpgaagc/traya/a08/NOR51219/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1446 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51220/next_val_reg/PRE, fpgaagc/traya/a08/NOR51220/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1447 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51221/next_val_reg/CLR, fpgaagc/traya/a08/NOR51221/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1448 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51222/next_val_reg/CLR, fpgaagc/traya/a08/NOR51222/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1449 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51223/next_val_reg/CLR, fpgaagc/traya/a08/NOR51223/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1450 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51224/next_val_reg/CLR, fpgaagc/traya/a08/NOR51224/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1451 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51225/next_val_reg/CLR, fpgaagc/traya/a08/NOR51225/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1452 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51226/next_val_reg/PRE, fpgaagc/traya/a08/NOR51226/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51226/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1453 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51227/next_val_reg/CLR, fpgaagc/traya/a08/NOR51227/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1454 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51228/next_val_reg/CLR, fpgaagc/traya/a08/NOR51228/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1455 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51229/next_val_reg/CLR, fpgaagc/traya/a08/NOR51229/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1456 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51230/next_val_reg/PRE, fpgaagc/traya/a08/NOR51230/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51230/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1457 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51231/next_val_reg/CLR, fpgaagc/traya/a08/NOR51231/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1458 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51232/next_val_reg/CLR, fpgaagc/traya/a08/NOR51232/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1459 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51233/next_val_reg/CLR, fpgaagc/traya/a08/NOR51233/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1460 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51234/next_val_reg/CLR, fpgaagc/traya/a08/NOR51234/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1461 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51235/next_val_reg/PRE, fpgaagc/traya/a08/NOR51235/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51235/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1462 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51236/next_val_reg/CLR, fpgaagc/traya/a08/NOR51236/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1463 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51237/next_val_reg/CLR, fpgaagc/traya/a08/NOR51237/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1464 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51238/next_val_reg/CLR, fpgaagc/traya/a08/NOR51238/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1465 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51239/next_val_reg/PRE, fpgaagc/traya/a08/NOR51239/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1466 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51240/next_val_reg/CLR, fpgaagc/traya/a08/NOR51240/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1467 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51241/next_val_reg/CLR, fpgaagc/traya/a08/NOR51241/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1468 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51242/next_val_reg/CLR, fpgaagc/traya/a08/NOR51242/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1469 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51243/next_val_reg/CLR, fpgaagc/traya/a08/NOR51243/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1470 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51244/next_val_reg/CLR, fpgaagc/traya/a08/NOR51244/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1471 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51245/next_val_reg/CLR, fpgaagc/traya/a08/NOR51245/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1472 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51246/next_val_reg/CLR, fpgaagc/traya/a08/NOR51246/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1473 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51247/next_val_reg/PRE, fpgaagc/traya/a08/NOR51247/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51247/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1474 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51248/next_val_reg/PRE, fpgaagc/traya/a08/NOR51248/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51248/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1475 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51249/next_val_reg/CLR, fpgaagc/traya/a08/NOR51249/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1476 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51250/next_val_reg/CLR, fpgaagc/traya/a08/NOR51250/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1477 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51251/next_val_reg/CLR, fpgaagc/traya/a08/NOR51251/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1478 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51252/next_val_reg/CLR, fpgaagc/traya/a08/NOR51252/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1479 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51254/next_val_reg/CLR, fpgaagc/traya/a08/NOR51254/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1480 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51257/next_val_reg/CLR, fpgaagc/traya/a08/NOR51257/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1481 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51258/next_val_reg/CLR, fpgaagc/traya/a08/NOR51258/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1482 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51263/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51263/next_val_reg/PRE, fpgaagc/traya/a08/NOR51263/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51263/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1483 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51301/next_val_reg/CLR, fpgaagc/traya/a08/NOR51301/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1484 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51302/next_val_reg/CLR, fpgaagc/traya/a08/NOR51302/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1485 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51303/next_val_reg/PRE, fpgaagc/traya/a08/NOR51303/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51303/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1486 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51304/next_val_reg/CLR, fpgaagc/traya/a08/NOR51304/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1487 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51305/next_val_reg/CLR, fpgaagc/traya/a08/NOR51305/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1488 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51306/next_val_reg/CLR, fpgaagc/traya/a08/NOR51306/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1489 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51307/next_val_reg/PRE, fpgaagc/traya/a08/NOR51307/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51307/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1490 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51308/next_val_reg/CLR, fpgaagc/traya/a08/NOR51308/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1491 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51309/next_val_reg/CLR, fpgaagc/traya/a08/NOR51309/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1492 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51310/next_val_reg/CLR, fpgaagc/traya/a08/NOR51310/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1493 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51311/next_val_reg/CLR, fpgaagc/traya/a08/NOR51311/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1494 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51312/next_val_reg/CLR, fpgaagc/traya/a08/NOR51312/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1495 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51313/next_val_reg/CLR, fpgaagc/traya/a08/NOR51313/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1496 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51314/next_val_reg/CLR, fpgaagc/traya/a08/NOR51314/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1497 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51315/next_val_reg/CLR, fpgaagc/traya/a08/NOR51315/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1498 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51317/next_val_reg/CLR, fpgaagc/traya/a08/NOR51317/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1499 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51318/next_val_reg/CLR, fpgaagc/traya/a08/NOR51318/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1500 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51319/next_val_reg/CLR, fpgaagc/traya/a08/NOR51319/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1501 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51320/next_val_reg/PRE, fpgaagc/traya/a08/NOR51320/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51320/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1502 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51321/next_val_reg/CLR, fpgaagc/traya/a08/NOR51321/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1503 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51322/next_val_reg/CLR, fpgaagc/traya/a08/NOR51322/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1504 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51323/next_val_reg/CLR, fpgaagc/traya/a08/NOR51323/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1505 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51324/next_val_reg/CLR, fpgaagc/traya/a08/NOR51324/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1506 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51325/next_val_reg/CLR, fpgaagc/traya/a08/NOR51325/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1507 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51326/next_val_reg/PRE, fpgaagc/traya/a08/NOR51326/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51326/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1508 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51327/next_val_reg/CLR, fpgaagc/traya/a08/NOR51327/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1509 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51328/next_val_reg/CLR, fpgaagc/traya/a08/NOR51328/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1510 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51329/next_val_reg/CLR, fpgaagc/traya/a08/NOR51329/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1511 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51330/next_val_reg/PRE, fpgaagc/traya/a08/NOR51330/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51330/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1512 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51331/next_val_reg/CLR, fpgaagc/traya/a08/NOR51331/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1513 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51332/next_val_reg/CLR, fpgaagc/traya/a08/NOR51332/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1514 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51333/next_val_reg/CLR, fpgaagc/traya/a08/NOR51333/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1515 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51334/next_val_reg/CLR, fpgaagc/traya/a08/NOR51334/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1516 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51335/next_val_reg/PRE, fpgaagc/traya/a08/NOR51335/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51335/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1517 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51336/next_val_reg/CLR, fpgaagc/traya/a08/NOR51336/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1518 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51337/next_val_reg/CLR, fpgaagc/traya/a08/NOR51337/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1519 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51338/next_val_reg/CLR, fpgaagc/traya/a08/NOR51338/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1520 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51339/next_val_reg/PRE, fpgaagc/traya/a08/NOR51339/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51339/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1521 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51340/next_val_reg/CLR, fpgaagc/traya/a08/NOR51340/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1522 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51341/next_val_reg/CLR, fpgaagc/traya/a08/NOR51341/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1523 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51342/next_val_reg/CLR, fpgaagc/traya/a08/NOR51342/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1524 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51343/next_val_reg/CLR, fpgaagc/traya/a08/NOR51343/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1525 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51344/next_val_reg/CLR, fpgaagc/traya/a08/NOR51344/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1526 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51345/next_val_reg/CLR, fpgaagc/traya/a08/NOR51345/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1527 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51346/next_val_reg/CLR, fpgaagc/traya/a08/NOR51346/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1528 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51347/next_val_reg/PRE, fpgaagc/traya/a08/NOR51347/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51347/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1529 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51348/next_val_reg/PRE, fpgaagc/traya/a08/NOR51348/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51348/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1530 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51349/next_val_reg/CLR, fpgaagc/traya/a08/NOR51349/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1531 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51350/next_val_reg/CLR, fpgaagc/traya/a08/NOR51350/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1532 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51351/next_val_reg/CLR, fpgaagc/traya/a08/NOR51351/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1533 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51352/next_val_reg/CLR, fpgaagc/traya/a08/NOR51352/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1534 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51354/next_val_reg/CLR, fpgaagc/traya/a08/NOR51354/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1535 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51357/next_val_reg/CLR, fpgaagc/traya/a08/NOR51357/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1536 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51358/next_val_reg/CLR, fpgaagc/traya/a08/NOR51358/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1537 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51401/next_val_reg/CLR, fpgaagc/traya/a08/NOR51401/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1538 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51402/next_val_reg/CLR, fpgaagc/traya/a08/NOR51402/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1539 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51403/next_val_reg/PRE, fpgaagc/traya/a08/NOR51403/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51403/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1540 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51404/next_val_reg/CLR, fpgaagc/traya/a08/NOR51404/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1541 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51405/next_val_reg/CLR, fpgaagc/traya/a08/NOR51405/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1542 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51406/next_val_reg/CLR, fpgaagc/traya/a08/NOR51406/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1543 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51407/next_val_reg/PRE, fpgaagc/traya/a08/NOR51407/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51407/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1544 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51408/next_val_reg/CLR, fpgaagc/traya/a08/NOR51408/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1545 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51409/next_val_reg/CLR, fpgaagc/traya/a08/NOR51409/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1546 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51410/next_val_reg/CLR, fpgaagc/traya/a08/NOR51410/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1547 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51411/next_val_reg/CLR, fpgaagc/traya/a08/NOR51411/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1548 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51412/next_val_reg/CLR, fpgaagc/traya/a08/NOR51412/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1549 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51413/next_val_reg/CLR, fpgaagc/traya/a08/NOR51413/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1550 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51414/next_val_reg/CLR, fpgaagc/traya/a08/NOR51414/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1551 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51415/next_val_reg/CLR, fpgaagc/traya/a08/NOR51415/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1552 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51417/next_val_reg/CLR, fpgaagc/traya/a08/NOR51417/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1553 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51418/next_val_reg/CLR, fpgaagc/traya/a08/NOR51418/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1554 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51419/next_val_reg/CLR, fpgaagc/traya/a08/NOR51419/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1555 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51420/next_val_reg/PRE, fpgaagc/traya/a08/NOR51420/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51420/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1556 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51421/next_val_reg/CLR, fpgaagc/traya/a08/NOR51421/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1557 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51422/next_val_reg/CLR, fpgaagc/traya/a08/NOR51422/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1558 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51423/next_val_reg/CLR, fpgaagc/traya/a08/NOR51423/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1559 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51424/next_val_reg/CLR, fpgaagc/traya/a08/NOR51424/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1560 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51425/next_val_reg/CLR, fpgaagc/traya/a08/NOR51425/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1561 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51426/next_val_reg/PRE, fpgaagc/traya/a08/NOR51426/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51426/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1562 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51427/next_val_reg/CLR, fpgaagc/traya/a08/NOR51427/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1563 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51428/next_val_reg/CLR, fpgaagc/traya/a08/NOR51428/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1564 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51429/next_val_reg/CLR, fpgaagc/traya/a08/NOR51429/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1565 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51430/next_val_reg/PRE, fpgaagc/traya/a08/NOR51430/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51430/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1566 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51431/next_val_reg/CLR, fpgaagc/traya/a08/NOR51431/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1567 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51432/next_val_reg/CLR, fpgaagc/traya/a08/NOR51432/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1568 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51433/next_val_reg/CLR, fpgaagc/traya/a08/NOR51433/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1569 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51434/next_val_reg/CLR, fpgaagc/traya/a08/NOR51434/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1570 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51435/next_val_reg/PRE, fpgaagc/traya/a08/NOR51435/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51435/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1571 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51436/next_val_reg/CLR, fpgaagc/traya/a08/NOR51436/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1572 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51437/next_val_reg/CLR, fpgaagc/traya/a08/NOR51437/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1573 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51438/next_val_reg/CLR, fpgaagc/traya/a08/NOR51438/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1574 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51439/next_val_reg/PRE, fpgaagc/traya/a08/NOR51439/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51439/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1575 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51440/next_val_reg/CLR, fpgaagc/traya/a08/NOR51440/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1576 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51441/next_val_reg/CLR, fpgaagc/traya/a08/NOR51441/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1577 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51442/next_val_reg/CLR, fpgaagc/traya/a08/NOR51442/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1578 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51443/next_val_reg/CLR, fpgaagc/traya/a08/NOR51443/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1579 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51444/next_val_reg/CLR, fpgaagc/traya/a08/NOR51444/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1580 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51445/next_val_reg/CLR, fpgaagc/traya/a08/NOR51445/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1581 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51446/next_val_reg/CLR, fpgaagc/traya/a08/NOR51446/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1582 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51447/next_val_reg/PRE, fpgaagc/traya/a08/NOR51447/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51447/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1583 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51448/next_val_reg/PRE, fpgaagc/traya/a08/NOR51448/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51448/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1584 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51449/next_val_reg/CLR, fpgaagc/traya/a08/NOR51449/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1585 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51450/next_val_reg/CLR, fpgaagc/traya/a08/NOR51450/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1586 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51451/next_val_reg/CLR, fpgaagc/traya/a08/NOR51451/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1587 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51452/next_val_reg/CLR, fpgaagc/traya/a08/NOR51452/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1588 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51454/next_val_reg/CLR, fpgaagc/traya/a08/NOR51454/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1589 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51457/next_val_reg/CLR, fpgaagc/traya/a08/NOR51457/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1590 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51458/next_val_reg/CLR, fpgaagc/traya/a08/NOR51458/prev_val_reg/CLR, fpgaagc/traya/a08/NOR51458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1591 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR51462/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR51462/next_val_reg/PRE, fpgaagc/traya/a08/NOR51462/prev_val_reg/PRE, fpgaagc/traya/a08/NOR51462/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1592 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR53462/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR53462/next_val_reg/CLR, fpgaagc/traya/a08/NOR53462/prev_val_reg/CLR, fpgaagc/traya/a08/NOR53462/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1593 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a08/NOR54162/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a08/NOR54162/next_val_reg/CLR, fpgaagc/traya/a08/NOR54162/prev_val_reg/CLR, fpgaagc/traya/a08/NOR54162/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1594 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR34452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR34452/next_val_reg/CLR, fpgaagc/traya/a09/NOR34452/prev_val_reg/CLR, fpgaagc/traya/a09/NOR34452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1595 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR34453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR34453/next_val_reg/CLR, fpgaagc/traya/a09/NOR34453/prev_val_reg/CLR, fpgaagc/traya/a09/NOR34453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1596 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR51363/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR51363/next_val_reg/PRE, fpgaagc/traya/a09/NOR51363/prev_val_reg/PRE, fpgaagc/traya/a09/NOR51363/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1597 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR51463/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR51463/next_val_reg/PRE, fpgaagc/traya/a09/NOR51463/prev_val_reg/PRE, fpgaagc/traya/a09/NOR51463/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1598 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52101/next_val_reg/CLR, fpgaagc/traya/a09/NOR52101/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1599 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52102/next_val_reg/CLR, fpgaagc/traya/a09/NOR52102/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1600 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52103/next_val_reg/PRE, fpgaagc/traya/a09/NOR52103/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52103/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1601 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52104/next_val_reg/CLR, fpgaagc/traya/a09/NOR52104/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1602 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52105/next_val_reg/CLR, fpgaagc/traya/a09/NOR52105/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1603 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52106/next_val_reg/CLR, fpgaagc/traya/a09/NOR52106/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1604 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52107/next_val_reg/PRE, fpgaagc/traya/a09/NOR52107/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1605 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52108/next_val_reg/CLR, fpgaagc/traya/a09/NOR52108/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1606 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52109/next_val_reg/CLR, fpgaagc/traya/a09/NOR52109/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1607 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52110/next_val_reg/CLR, fpgaagc/traya/a09/NOR52110/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1608 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52111/next_val_reg/CLR, fpgaagc/traya/a09/NOR52111/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1609 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52112/next_val_reg/CLR, fpgaagc/traya/a09/NOR52112/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1610 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52113/next_val_reg/CLR, fpgaagc/traya/a09/NOR52113/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1611 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52114/next_val_reg/CLR, fpgaagc/traya/a09/NOR52114/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1612 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52115/next_val_reg/CLR, fpgaagc/traya/a09/NOR52115/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1613 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52117/next_val_reg/CLR, fpgaagc/traya/a09/NOR52117/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1614 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52118/next_val_reg/CLR, fpgaagc/traya/a09/NOR52118/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1615 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52119/next_val_reg/CLR, fpgaagc/traya/a09/NOR52119/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1616 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52120/next_val_reg/PRE, fpgaagc/traya/a09/NOR52120/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52120/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1617 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52121/next_val_reg/CLR, fpgaagc/traya/a09/NOR52121/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1618 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52122/next_val_reg/CLR, fpgaagc/traya/a09/NOR52122/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1619 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52123/next_val_reg/CLR, fpgaagc/traya/a09/NOR52123/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1620 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52124/next_val_reg/CLR, fpgaagc/traya/a09/NOR52124/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1621 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52125/next_val_reg/CLR, fpgaagc/traya/a09/NOR52125/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1622 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52126/next_val_reg/PRE, fpgaagc/traya/a09/NOR52126/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52126/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1623 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52127/next_val_reg/CLR, fpgaagc/traya/a09/NOR52127/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1624 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52128/next_val_reg/CLR, fpgaagc/traya/a09/NOR52128/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1625 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52129/next_val_reg/CLR, fpgaagc/traya/a09/NOR52129/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1626 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52130/next_val_reg/PRE, fpgaagc/traya/a09/NOR52130/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52130/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1627 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52131/next_val_reg/CLR, fpgaagc/traya/a09/NOR52131/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1628 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52132/next_val_reg/CLR, fpgaagc/traya/a09/NOR52132/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1629 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52133/next_val_reg/CLR, fpgaagc/traya/a09/NOR52133/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1630 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52134/next_val_reg/CLR, fpgaagc/traya/a09/NOR52134/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1631 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52135/next_val_reg/PRE, fpgaagc/traya/a09/NOR52135/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52135/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1632 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52136/next_val_reg/CLR, fpgaagc/traya/a09/NOR52136/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1633 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52137/next_val_reg/CLR, fpgaagc/traya/a09/NOR52137/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1634 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52138/next_val_reg/CLR, fpgaagc/traya/a09/NOR52138/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1635 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52139/next_val_reg/PRE, fpgaagc/traya/a09/NOR52139/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52139/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1636 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52140/next_val_reg/CLR, fpgaagc/traya/a09/NOR52140/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1637 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52141/next_val_reg/CLR, fpgaagc/traya/a09/NOR52141/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1638 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52142/next_val_reg/CLR, fpgaagc/traya/a09/NOR52142/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1639 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52143/next_val_reg/CLR, fpgaagc/traya/a09/NOR52143/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1640 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52144/next_val_reg/CLR, fpgaagc/traya/a09/NOR52144/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1641 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52145/next_val_reg/CLR, fpgaagc/traya/a09/NOR52145/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1642 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52146/next_val_reg/CLR, fpgaagc/traya/a09/NOR52146/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1643 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52147/next_val_reg/PRE, fpgaagc/traya/a09/NOR52147/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52147/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1644 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52148/next_val_reg/PRE, fpgaagc/traya/a09/NOR52148/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1645 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52149/next_val_reg/CLR, fpgaagc/traya/a09/NOR52149/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1646 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52150/next_val_reg/CLR, fpgaagc/traya/a09/NOR52150/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1647 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52151/next_val_reg/CLR, fpgaagc/traya/a09/NOR52151/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1648 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52152/next_val_reg/CLR, fpgaagc/traya/a09/NOR52152/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1649 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52154/next_val_reg/CLR, fpgaagc/traya/a09/NOR52154/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1650 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52157/next_val_reg/CLR, fpgaagc/traya/a09/NOR52157/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1651 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52158/next_val_reg/CLR, fpgaagc/traya/a09/NOR52158/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1652 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52163/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52163/next_val_reg/PRE, fpgaagc/traya/a09/NOR52163/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52163/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1653 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52201/next_val_reg/CLR, fpgaagc/traya/a09/NOR52201/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1654 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52202/next_val_reg/CLR, fpgaagc/traya/a09/NOR52202/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1655 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52203/next_val_reg/PRE, fpgaagc/traya/a09/NOR52203/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52203/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1656 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52204/next_val_reg/CLR, fpgaagc/traya/a09/NOR52204/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1657 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52205/next_val_reg/CLR, fpgaagc/traya/a09/NOR52205/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1658 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52206/next_val_reg/CLR, fpgaagc/traya/a09/NOR52206/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1659 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52207/next_val_reg/PRE, fpgaagc/traya/a09/NOR52207/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52207/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1660 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52208/next_val_reg/CLR, fpgaagc/traya/a09/NOR52208/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1661 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52209/next_val_reg/CLR, fpgaagc/traya/a09/NOR52209/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1662 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52210/next_val_reg/CLR, fpgaagc/traya/a09/NOR52210/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1663 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52211/next_val_reg/CLR, fpgaagc/traya/a09/NOR52211/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1664 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52212/next_val_reg/CLR, fpgaagc/traya/a09/NOR52212/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1665 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52213/next_val_reg/CLR, fpgaagc/traya/a09/NOR52213/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1666 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52214/next_val_reg/CLR, fpgaagc/traya/a09/NOR52214/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1667 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52215/next_val_reg/CLR, fpgaagc/traya/a09/NOR52215/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1668 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52217/next_val_reg/CLR, fpgaagc/traya/a09/NOR52217/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1669 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52218/next_val_reg/CLR, fpgaagc/traya/a09/NOR52218/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1670 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52219/next_val_reg/CLR, fpgaagc/traya/a09/NOR52219/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1671 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52220/next_val_reg/PRE, fpgaagc/traya/a09/NOR52220/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1672 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52221/next_val_reg/CLR, fpgaagc/traya/a09/NOR52221/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1673 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52222/next_val_reg/CLR, fpgaagc/traya/a09/NOR52222/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1674 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52223/next_val_reg/CLR, fpgaagc/traya/a09/NOR52223/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1675 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52224/next_val_reg/CLR, fpgaagc/traya/a09/NOR52224/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1676 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52225/next_val_reg/CLR, fpgaagc/traya/a09/NOR52225/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1677 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52226/next_val_reg/PRE, fpgaagc/traya/a09/NOR52226/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52226/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1678 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52227/next_val_reg/CLR, fpgaagc/traya/a09/NOR52227/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1679 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52228/next_val_reg/CLR, fpgaagc/traya/a09/NOR52228/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1680 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52229/next_val_reg/CLR, fpgaagc/traya/a09/NOR52229/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1681 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52230/next_val_reg/PRE, fpgaagc/traya/a09/NOR52230/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52230/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1682 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52231/next_val_reg/CLR, fpgaagc/traya/a09/NOR52231/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1683 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52232/next_val_reg/CLR, fpgaagc/traya/a09/NOR52232/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1684 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52233/next_val_reg/CLR, fpgaagc/traya/a09/NOR52233/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1685 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52234/next_val_reg/CLR, fpgaagc/traya/a09/NOR52234/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1686 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52235/next_val_reg/PRE, fpgaagc/traya/a09/NOR52235/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52235/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1687 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52236/next_val_reg/CLR, fpgaagc/traya/a09/NOR52236/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1688 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52237/next_val_reg/CLR, fpgaagc/traya/a09/NOR52237/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1689 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52238/next_val_reg/CLR, fpgaagc/traya/a09/NOR52238/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1690 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52239/next_val_reg/PRE, fpgaagc/traya/a09/NOR52239/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1691 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52240/next_val_reg/CLR, fpgaagc/traya/a09/NOR52240/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1692 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52241/next_val_reg/CLR, fpgaagc/traya/a09/NOR52241/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1693 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52242/next_val_reg/CLR, fpgaagc/traya/a09/NOR52242/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1694 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52243/next_val_reg/CLR, fpgaagc/traya/a09/NOR52243/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1695 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52244/next_val_reg/CLR, fpgaagc/traya/a09/NOR52244/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1696 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52245/next_val_reg/CLR, fpgaagc/traya/a09/NOR52245/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1697 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52246/next_val_reg/CLR, fpgaagc/traya/a09/NOR52246/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1698 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52247/next_val_reg/PRE, fpgaagc/traya/a09/NOR52247/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52247/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1699 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52248/next_val_reg/PRE, fpgaagc/traya/a09/NOR52248/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52248/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1700 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52249/next_val_reg/CLR, fpgaagc/traya/a09/NOR52249/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1701 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52250/next_val_reg/CLR, fpgaagc/traya/a09/NOR52250/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1702 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52251/next_val_reg/CLR, fpgaagc/traya/a09/NOR52251/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1703 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52252/next_val_reg/CLR, fpgaagc/traya/a09/NOR52252/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1704 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52254/next_val_reg/CLR, fpgaagc/traya/a09/NOR52254/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1705 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52257/next_val_reg/CLR, fpgaagc/traya/a09/NOR52257/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1706 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52258/next_val_reg/CLR, fpgaagc/traya/a09/NOR52258/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1707 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52301/next_val_reg/CLR, fpgaagc/traya/a09/NOR52301/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1708 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52302/next_val_reg/CLR, fpgaagc/traya/a09/NOR52302/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1709 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52303/next_val_reg/PRE, fpgaagc/traya/a09/NOR52303/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52303/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1710 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52304/next_val_reg/CLR, fpgaagc/traya/a09/NOR52304/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1711 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52305/next_val_reg/CLR, fpgaagc/traya/a09/NOR52305/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1712 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52306/next_val_reg/CLR, fpgaagc/traya/a09/NOR52306/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1713 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52307/next_val_reg/PRE, fpgaagc/traya/a09/NOR52307/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52307/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1714 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52308/next_val_reg/CLR, fpgaagc/traya/a09/NOR52308/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1715 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52309/next_val_reg/CLR, fpgaagc/traya/a09/NOR52309/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1716 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52310/next_val_reg/CLR, fpgaagc/traya/a09/NOR52310/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1717 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52311/next_val_reg/CLR, fpgaagc/traya/a09/NOR52311/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1718 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52312/next_val_reg/CLR, fpgaagc/traya/a09/NOR52312/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1719 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52313/next_val_reg/CLR, fpgaagc/traya/a09/NOR52313/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1720 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52314/next_val_reg/CLR, fpgaagc/traya/a09/NOR52314/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1721 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52315/next_val_reg/CLR, fpgaagc/traya/a09/NOR52315/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1722 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52317/next_val_reg/CLR, fpgaagc/traya/a09/NOR52317/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1723 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52318/next_val_reg/CLR, fpgaagc/traya/a09/NOR52318/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1724 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52319/next_val_reg/CLR, fpgaagc/traya/a09/NOR52319/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1725 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52320/next_val_reg/PRE, fpgaagc/traya/a09/NOR52320/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52320/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1726 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52321/next_val_reg/CLR, fpgaagc/traya/a09/NOR52321/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1727 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52322/next_val_reg/CLR, fpgaagc/traya/a09/NOR52322/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1728 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52323/next_val_reg/CLR, fpgaagc/traya/a09/NOR52323/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1729 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52324/next_val_reg/CLR, fpgaagc/traya/a09/NOR52324/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1730 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52325/next_val_reg/CLR, fpgaagc/traya/a09/NOR52325/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1731 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52326/next_val_reg/PRE, fpgaagc/traya/a09/NOR52326/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52326/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1732 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52327/next_val_reg/CLR, fpgaagc/traya/a09/NOR52327/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1733 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52328/next_val_reg/CLR, fpgaagc/traya/a09/NOR52328/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1734 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52329/next_val_reg/CLR, fpgaagc/traya/a09/NOR52329/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1735 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52330/next_val_reg/PRE, fpgaagc/traya/a09/NOR52330/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52330/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1736 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52331/next_val_reg/CLR, fpgaagc/traya/a09/NOR52331/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1737 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52332/next_val_reg/CLR, fpgaagc/traya/a09/NOR52332/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1738 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52333/next_val_reg/CLR, fpgaagc/traya/a09/NOR52333/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1739 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52334/next_val_reg/CLR, fpgaagc/traya/a09/NOR52334/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1740 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52335/next_val_reg/PRE, fpgaagc/traya/a09/NOR52335/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52335/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1741 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52336/next_val_reg/CLR, fpgaagc/traya/a09/NOR52336/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1742 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52337/next_val_reg/CLR, fpgaagc/traya/a09/NOR52337/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1743 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52338/next_val_reg/CLR, fpgaagc/traya/a09/NOR52338/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1744 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52339/next_val_reg/PRE, fpgaagc/traya/a09/NOR52339/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52339/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1745 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52340/next_val_reg/CLR, fpgaagc/traya/a09/NOR52340/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1746 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52341/next_val_reg/CLR, fpgaagc/traya/a09/NOR52341/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1747 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52342/next_val_reg/CLR, fpgaagc/traya/a09/NOR52342/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1748 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52343/next_val_reg/CLR, fpgaagc/traya/a09/NOR52343/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1749 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52344/next_val_reg/CLR, fpgaagc/traya/a09/NOR52344/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1750 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52345/next_val_reg/CLR, fpgaagc/traya/a09/NOR52345/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1751 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52346/next_val_reg/CLR, fpgaagc/traya/a09/NOR52346/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1752 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52347/next_val_reg/PRE, fpgaagc/traya/a09/NOR52347/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52347/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1753 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52348/next_val_reg/PRE, fpgaagc/traya/a09/NOR52348/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52348/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1754 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52349/next_val_reg/CLR, fpgaagc/traya/a09/NOR52349/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1755 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52350/next_val_reg/CLR, fpgaagc/traya/a09/NOR52350/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1756 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52351/next_val_reg/CLR, fpgaagc/traya/a09/NOR52351/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1757 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52352/next_val_reg/CLR, fpgaagc/traya/a09/NOR52352/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1758 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52354/next_val_reg/CLR, fpgaagc/traya/a09/NOR52354/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1759 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52357/next_val_reg/CLR, fpgaagc/traya/a09/NOR52357/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1760 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52358/next_val_reg/CLR, fpgaagc/traya/a09/NOR52358/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1761 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52401/next_val_reg/CLR, fpgaagc/traya/a09/NOR52401/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1762 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52402/next_val_reg/CLR, fpgaagc/traya/a09/NOR52402/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1763 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52403/next_val_reg/PRE, fpgaagc/traya/a09/NOR52403/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52403/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1764 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52404/next_val_reg/CLR, fpgaagc/traya/a09/NOR52404/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1765 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52405/next_val_reg/CLR, fpgaagc/traya/a09/NOR52405/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1766 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52406/next_val_reg/CLR, fpgaagc/traya/a09/NOR52406/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1767 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52407/next_val_reg/PRE, fpgaagc/traya/a09/NOR52407/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52407/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1768 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52408/next_val_reg/CLR, fpgaagc/traya/a09/NOR52408/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1769 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52409/next_val_reg/CLR, fpgaagc/traya/a09/NOR52409/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1770 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52410/next_val_reg/CLR, fpgaagc/traya/a09/NOR52410/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1771 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52411/next_val_reg/CLR, fpgaagc/traya/a09/NOR52411/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1772 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52412/next_val_reg/CLR, fpgaagc/traya/a09/NOR52412/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1773 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52413/next_val_reg/CLR, fpgaagc/traya/a09/NOR52413/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1774 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52414/next_val_reg/CLR, fpgaagc/traya/a09/NOR52414/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1775 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52415/next_val_reg/CLR, fpgaagc/traya/a09/NOR52415/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1776 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52417/next_val_reg/CLR, fpgaagc/traya/a09/NOR52417/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1777 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52418/next_val_reg/CLR, fpgaagc/traya/a09/NOR52418/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1778 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52419/next_val_reg/CLR, fpgaagc/traya/a09/NOR52419/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1779 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52420/next_val_reg/PRE, fpgaagc/traya/a09/NOR52420/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52420/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1780 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52421/next_val_reg/CLR, fpgaagc/traya/a09/NOR52421/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1781 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52422/next_val_reg/CLR, fpgaagc/traya/a09/NOR52422/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1782 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52423/next_val_reg/CLR, fpgaagc/traya/a09/NOR52423/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1783 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52424/next_val_reg/CLR, fpgaagc/traya/a09/NOR52424/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1784 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52425/next_val_reg/CLR, fpgaagc/traya/a09/NOR52425/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1785 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52426/next_val_reg/PRE, fpgaagc/traya/a09/NOR52426/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52426/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1786 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52427/next_val_reg/CLR, fpgaagc/traya/a09/NOR52427/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1787 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52428/next_val_reg/CLR, fpgaagc/traya/a09/NOR52428/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1788 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52429/next_val_reg/CLR, fpgaagc/traya/a09/NOR52429/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1789 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52430/next_val_reg/PRE, fpgaagc/traya/a09/NOR52430/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52430/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1790 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52431/next_val_reg/CLR, fpgaagc/traya/a09/NOR52431/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1791 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52432/next_val_reg/CLR, fpgaagc/traya/a09/NOR52432/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1792 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52433/next_val_reg/CLR, fpgaagc/traya/a09/NOR52433/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1793 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52434/next_val_reg/CLR, fpgaagc/traya/a09/NOR52434/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1794 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52435/next_val_reg/PRE, fpgaagc/traya/a09/NOR52435/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52435/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1795 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52436/next_val_reg/CLR, fpgaagc/traya/a09/NOR52436/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1796 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52437/next_val_reg/CLR, fpgaagc/traya/a09/NOR52437/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1797 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52438/next_val_reg/CLR, fpgaagc/traya/a09/NOR52438/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1798 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52439/next_val_reg/PRE, fpgaagc/traya/a09/NOR52439/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52439/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1799 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52440/next_val_reg/CLR, fpgaagc/traya/a09/NOR52440/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1800 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52441/next_val_reg/CLR, fpgaagc/traya/a09/NOR52441/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1801 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52442/next_val_reg/CLR, fpgaagc/traya/a09/NOR52442/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1802 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52443/next_val_reg/CLR, fpgaagc/traya/a09/NOR52443/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1803 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52444/next_val_reg/CLR, fpgaagc/traya/a09/NOR52444/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1804 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52445/next_val_reg/CLR, fpgaagc/traya/a09/NOR52445/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1805 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52446/next_val_reg/CLR, fpgaagc/traya/a09/NOR52446/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1806 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52447/next_val_reg/PRE, fpgaagc/traya/a09/NOR52447/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52447/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1807 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52448/next_val_reg/PRE, fpgaagc/traya/a09/NOR52448/prev_val_reg/PRE, fpgaagc/traya/a09/NOR52448/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1808 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52449/next_val_reg/CLR, fpgaagc/traya/a09/NOR52449/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1809 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52450/next_val_reg/CLR, fpgaagc/traya/a09/NOR52450/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1810 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52451/next_val_reg/CLR, fpgaagc/traya/a09/NOR52451/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1811 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52452/next_val_reg/CLR, fpgaagc/traya/a09/NOR52452/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1812 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52454/next_val_reg/CLR, fpgaagc/traya/a09/NOR52454/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1813 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52457/next_val_reg/CLR, fpgaagc/traya/a09/NOR52457/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1814 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR52458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR52458/next_val_reg/CLR, fpgaagc/traya/a09/NOR52458/prev_val_reg/CLR, fpgaagc/traya/a09/NOR52458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1815 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a09/NOR54462/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a09/NOR54462/next_val_reg/CLR, fpgaagc/traya/a09/NOR54462/prev_val_reg/CLR, fpgaagc/traya/a09/NOR54462/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1816 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53101/next_val_reg/CLR, fpgaagc/traya/a10/NOR53101/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1817 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53102/next_val_reg/CLR, fpgaagc/traya/a10/NOR53102/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1818 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53103/next_val_reg/PRE, fpgaagc/traya/a10/NOR53103/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53103/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1819 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53104/next_val_reg/CLR, fpgaagc/traya/a10/NOR53104/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1820 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53105/next_val_reg/CLR, fpgaagc/traya/a10/NOR53105/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1821 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53106/next_val_reg/CLR, fpgaagc/traya/a10/NOR53106/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1822 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53107/next_val_reg/PRE, fpgaagc/traya/a10/NOR53107/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1823 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53108/next_val_reg/CLR, fpgaagc/traya/a10/NOR53108/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1824 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53109/next_val_reg/CLR, fpgaagc/traya/a10/NOR53109/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1825 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53110/next_val_reg/CLR, fpgaagc/traya/a10/NOR53110/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1826 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53111/next_val_reg/CLR, fpgaagc/traya/a10/NOR53111/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1827 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53112/next_val_reg/CLR, fpgaagc/traya/a10/NOR53112/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1828 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53113/next_val_reg/CLR, fpgaagc/traya/a10/NOR53113/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1829 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53114/next_val_reg/CLR, fpgaagc/traya/a10/NOR53114/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1830 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53115/next_val_reg/CLR, fpgaagc/traya/a10/NOR53115/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1831 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53117/next_val_reg/CLR, fpgaagc/traya/a10/NOR53117/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1832 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53118/next_val_reg/CLR, fpgaagc/traya/a10/NOR53118/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1833 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53119/next_val_reg/CLR, fpgaagc/traya/a10/NOR53119/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1834 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53120/next_val_reg/PRE, fpgaagc/traya/a10/NOR53120/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53120/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1835 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53121/next_val_reg/CLR, fpgaagc/traya/a10/NOR53121/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1836 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53122/next_val_reg/CLR, fpgaagc/traya/a10/NOR53122/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1837 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53123/next_val_reg/CLR, fpgaagc/traya/a10/NOR53123/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1838 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53124/next_val_reg/CLR, fpgaagc/traya/a10/NOR53124/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1839 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53125/next_val_reg/CLR, fpgaagc/traya/a10/NOR53125/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1840 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53126/next_val_reg/PRE, fpgaagc/traya/a10/NOR53126/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53126/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1841 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53127/next_val_reg/CLR, fpgaagc/traya/a10/NOR53127/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1842 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53128/next_val_reg/CLR, fpgaagc/traya/a10/NOR53128/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1843 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53129/next_val_reg/CLR, fpgaagc/traya/a10/NOR53129/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1844 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53130/next_val_reg/PRE, fpgaagc/traya/a10/NOR53130/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53130/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1845 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53131/next_val_reg/CLR, fpgaagc/traya/a10/NOR53131/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1846 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53132/next_val_reg/CLR, fpgaagc/traya/a10/NOR53132/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1847 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53133/next_val_reg/CLR, fpgaagc/traya/a10/NOR53133/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1848 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53134/next_val_reg/CLR, fpgaagc/traya/a10/NOR53134/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1849 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53135/next_val_reg/PRE, fpgaagc/traya/a10/NOR53135/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53135/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1850 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53136/next_val_reg/CLR, fpgaagc/traya/a10/NOR53136/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1851 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53137/next_val_reg/CLR, fpgaagc/traya/a10/NOR53137/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1852 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53138/next_val_reg/CLR, fpgaagc/traya/a10/NOR53138/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1853 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53139/next_val_reg/PRE, fpgaagc/traya/a10/NOR53139/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53139/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1854 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53140/next_val_reg/CLR, fpgaagc/traya/a10/NOR53140/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1855 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53141/next_val_reg/CLR, fpgaagc/traya/a10/NOR53141/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1856 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53142/next_val_reg/CLR, fpgaagc/traya/a10/NOR53142/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1857 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53143/next_val_reg/CLR, fpgaagc/traya/a10/NOR53143/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1858 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53144/next_val_reg/CLR, fpgaagc/traya/a10/NOR53144/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1859 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53145/next_val_reg/CLR, fpgaagc/traya/a10/NOR53145/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1860 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53146/next_val_reg/CLR, fpgaagc/traya/a10/NOR53146/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1861 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53147/next_val_reg/PRE, fpgaagc/traya/a10/NOR53147/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53147/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1862 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53148/next_val_reg/PRE, fpgaagc/traya/a10/NOR53148/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1863 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53149/next_val_reg/CLR, fpgaagc/traya/a10/NOR53149/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1864 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53150/next_val_reg/CLR, fpgaagc/traya/a10/NOR53150/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1865 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53151/next_val_reg/CLR, fpgaagc/traya/a10/NOR53151/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1866 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53152/next_val_reg/CLR, fpgaagc/traya/a10/NOR53152/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1867 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53154/next_val_reg/CLR, fpgaagc/traya/a10/NOR53154/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1868 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53157/next_val_reg/CLR, fpgaagc/traya/a10/NOR53157/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1869 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53158/next_val_reg/CLR, fpgaagc/traya/a10/NOR53158/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1870 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53201/next_val_reg/CLR, fpgaagc/traya/a10/NOR53201/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1871 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53202/next_val_reg/CLR, fpgaagc/traya/a10/NOR53202/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1872 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53203/next_val_reg/PRE, fpgaagc/traya/a10/NOR53203/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53203/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1873 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53204/next_val_reg/CLR, fpgaagc/traya/a10/NOR53204/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1874 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53205/next_val_reg/CLR, fpgaagc/traya/a10/NOR53205/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1875 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53206/next_val_reg/CLR, fpgaagc/traya/a10/NOR53206/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1876 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53207/next_val_reg/PRE, fpgaagc/traya/a10/NOR53207/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53207/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1877 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53208/next_val_reg/CLR, fpgaagc/traya/a10/NOR53208/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1878 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53209/next_val_reg/CLR, fpgaagc/traya/a10/NOR53209/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1879 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53210/next_val_reg/CLR, fpgaagc/traya/a10/NOR53210/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1880 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53211/next_val_reg/CLR, fpgaagc/traya/a10/NOR53211/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1881 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53212/next_val_reg/CLR, fpgaagc/traya/a10/NOR53212/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1882 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53213/next_val_reg/CLR, fpgaagc/traya/a10/NOR53213/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1883 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53214/next_val_reg/CLR, fpgaagc/traya/a10/NOR53214/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1884 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53215/next_val_reg/CLR, fpgaagc/traya/a10/NOR53215/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1885 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53217/next_val_reg/CLR, fpgaagc/traya/a10/NOR53217/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1886 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53218/next_val_reg/CLR, fpgaagc/traya/a10/NOR53218/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1887 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53219/next_val_reg/CLR, fpgaagc/traya/a10/NOR53219/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1888 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53220/next_val_reg/PRE, fpgaagc/traya/a10/NOR53220/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1889 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53221/next_val_reg/CLR, fpgaagc/traya/a10/NOR53221/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1890 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53222/next_val_reg/CLR, fpgaagc/traya/a10/NOR53222/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1891 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53223/next_val_reg/CLR, fpgaagc/traya/a10/NOR53223/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1892 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53224/next_val_reg/CLR, fpgaagc/traya/a10/NOR53224/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1893 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53225/next_val_reg/CLR, fpgaagc/traya/a10/NOR53225/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1894 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53226/next_val_reg/PRE, fpgaagc/traya/a10/NOR53226/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53226/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1895 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53227/next_val_reg/CLR, fpgaagc/traya/a10/NOR53227/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1896 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53228/next_val_reg/CLR, fpgaagc/traya/a10/NOR53228/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1897 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53229/next_val_reg/CLR, fpgaagc/traya/a10/NOR53229/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1898 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53230/next_val_reg/PRE, fpgaagc/traya/a10/NOR53230/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53230/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1899 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53231/next_val_reg/CLR, fpgaagc/traya/a10/NOR53231/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1900 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53232/next_val_reg/CLR, fpgaagc/traya/a10/NOR53232/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1901 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53233/next_val_reg/CLR, fpgaagc/traya/a10/NOR53233/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1902 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53234/next_val_reg/CLR, fpgaagc/traya/a10/NOR53234/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1903 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53235/next_val_reg/PRE, fpgaagc/traya/a10/NOR53235/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53235/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1904 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53236/next_val_reg/CLR, fpgaagc/traya/a10/NOR53236/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1905 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53237/next_val_reg/CLR, fpgaagc/traya/a10/NOR53237/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1906 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53238/next_val_reg/CLR, fpgaagc/traya/a10/NOR53238/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1907 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53239/next_val_reg/PRE, fpgaagc/traya/a10/NOR53239/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1908 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53240/next_val_reg/CLR, fpgaagc/traya/a10/NOR53240/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1909 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53241/next_val_reg/CLR, fpgaagc/traya/a10/NOR53241/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1910 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53242/next_val_reg/CLR, fpgaagc/traya/a10/NOR53242/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1911 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53243/next_val_reg/CLR, fpgaagc/traya/a10/NOR53243/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1912 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53244/next_val_reg/CLR, fpgaagc/traya/a10/NOR53244/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1913 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53245/next_val_reg/CLR, fpgaagc/traya/a10/NOR53245/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1914 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53246/next_val_reg/CLR, fpgaagc/traya/a10/NOR53246/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1915 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53247/next_val_reg/PRE, fpgaagc/traya/a10/NOR53247/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53247/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1916 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53248/next_val_reg/PRE, fpgaagc/traya/a10/NOR53248/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53248/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1917 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53249/next_val_reg/CLR, fpgaagc/traya/a10/NOR53249/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1918 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53250/next_val_reg/CLR, fpgaagc/traya/a10/NOR53250/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1919 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53251/next_val_reg/CLR, fpgaagc/traya/a10/NOR53251/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1920 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53252/next_val_reg/CLR, fpgaagc/traya/a10/NOR53252/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1921 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53254/next_val_reg/CLR, fpgaagc/traya/a10/NOR53254/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1922 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53257/next_val_reg/CLR, fpgaagc/traya/a10/NOR53257/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1923 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53258/next_val_reg/CLR, fpgaagc/traya/a10/NOR53258/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1924 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53301/next_val_reg/CLR, fpgaagc/traya/a10/NOR53301/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1925 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53302/next_val_reg/CLR, fpgaagc/traya/a10/NOR53302/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1926 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53303/next_val_reg/PRE, fpgaagc/traya/a10/NOR53303/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53303/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1927 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53304/next_val_reg/CLR, fpgaagc/traya/a10/NOR53304/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1928 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53305/next_val_reg/CLR, fpgaagc/traya/a10/NOR53305/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1929 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53306/next_val_reg/CLR, fpgaagc/traya/a10/NOR53306/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1930 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53307/next_val_reg/PRE, fpgaagc/traya/a10/NOR53307/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53307/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1931 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53308/next_val_reg/CLR, fpgaagc/traya/a10/NOR53308/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1932 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53309/next_val_reg/CLR, fpgaagc/traya/a10/NOR53309/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1933 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53310/next_val_reg/CLR, fpgaagc/traya/a10/NOR53310/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1934 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53311/next_val_reg/CLR, fpgaagc/traya/a10/NOR53311/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1935 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53312/next_val_reg/CLR, fpgaagc/traya/a10/NOR53312/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1936 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53313/next_val_reg/CLR, fpgaagc/traya/a10/NOR53313/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1937 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53314/next_val_reg/CLR, fpgaagc/traya/a10/NOR53314/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1938 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53315/next_val_reg/CLR, fpgaagc/traya/a10/NOR53315/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1939 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53317/next_val_reg/CLR, fpgaagc/traya/a10/NOR53317/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1940 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53318/next_val_reg/CLR, fpgaagc/traya/a10/NOR53318/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1941 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53319/next_val_reg/CLR, fpgaagc/traya/a10/NOR53319/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1942 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53320/next_val_reg/PRE, fpgaagc/traya/a10/NOR53320/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53320/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1943 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53321/next_val_reg/CLR, fpgaagc/traya/a10/NOR53321/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1944 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53322/next_val_reg/CLR, fpgaagc/traya/a10/NOR53322/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1945 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53323/next_val_reg/CLR, fpgaagc/traya/a10/NOR53323/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1946 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53324/next_val_reg/CLR, fpgaagc/traya/a10/NOR53324/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1947 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53325/next_val_reg/CLR, fpgaagc/traya/a10/NOR53325/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1948 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53326/next_val_reg/PRE, fpgaagc/traya/a10/NOR53326/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53326/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1949 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53327/next_val_reg/CLR, fpgaagc/traya/a10/NOR53327/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1950 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53328/next_val_reg/CLR, fpgaagc/traya/a10/NOR53328/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1951 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53329/next_val_reg/CLR, fpgaagc/traya/a10/NOR53329/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1952 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53330/next_val_reg/PRE, fpgaagc/traya/a10/NOR53330/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53330/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1953 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53331/next_val_reg/CLR, fpgaagc/traya/a10/NOR53331/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1954 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53332/next_val_reg/CLR, fpgaagc/traya/a10/NOR53332/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1955 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53333/next_val_reg/CLR, fpgaagc/traya/a10/NOR53333/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1956 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53334/next_val_reg/CLR, fpgaagc/traya/a10/NOR53334/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1957 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53335/next_val_reg/PRE, fpgaagc/traya/a10/NOR53335/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53335/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1958 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53336/next_val_reg/CLR, fpgaagc/traya/a10/NOR53336/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1959 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53337/next_val_reg/CLR, fpgaagc/traya/a10/NOR53337/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1960 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53338/next_val_reg/CLR, fpgaagc/traya/a10/NOR53338/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1961 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53339/next_val_reg/PRE, fpgaagc/traya/a10/NOR53339/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53339/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1962 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53340/next_val_reg/CLR, fpgaagc/traya/a10/NOR53340/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1963 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53341/next_val_reg/CLR, fpgaagc/traya/a10/NOR53341/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1964 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53342/next_val_reg/CLR, fpgaagc/traya/a10/NOR53342/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1965 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53343/next_val_reg/CLR, fpgaagc/traya/a10/NOR53343/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1966 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53344/next_val_reg/CLR, fpgaagc/traya/a10/NOR53344/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1967 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53345/next_val_reg/CLR, fpgaagc/traya/a10/NOR53345/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1968 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53346/next_val_reg/CLR, fpgaagc/traya/a10/NOR53346/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1969 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53347/next_val_reg/PRE, fpgaagc/traya/a10/NOR53347/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53347/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1970 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53348/next_val_reg/PRE, fpgaagc/traya/a10/NOR53348/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53348/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1971 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53349/next_val_reg/CLR, fpgaagc/traya/a10/NOR53349/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1972 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53350/next_val_reg/CLR, fpgaagc/traya/a10/NOR53350/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1973 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53351/next_val_reg/CLR, fpgaagc/traya/a10/NOR53351/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1974 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53352/next_val_reg/CLR, fpgaagc/traya/a10/NOR53352/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1975 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53354/next_val_reg/CLR, fpgaagc/traya/a10/NOR53354/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1976 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53357/next_val_reg/CLR, fpgaagc/traya/a10/NOR53357/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1977 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53358/next_val_reg/CLR, fpgaagc/traya/a10/NOR53358/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1978 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53401/next_val_reg/CLR, fpgaagc/traya/a10/NOR53401/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1979 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53402/next_val_reg/CLR, fpgaagc/traya/a10/NOR53402/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1980 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53403/next_val_reg/PRE, fpgaagc/traya/a10/NOR53403/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53403/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1981 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53404/next_val_reg/CLR, fpgaagc/traya/a10/NOR53404/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1982 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53405/next_val_reg/CLR, fpgaagc/traya/a10/NOR53405/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1983 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53406/next_val_reg/CLR, fpgaagc/traya/a10/NOR53406/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1984 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53407/next_val_reg/PRE, fpgaagc/traya/a10/NOR53407/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53407/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1985 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53408/next_val_reg/CLR, fpgaagc/traya/a10/NOR53408/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1986 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53409/next_val_reg/CLR, fpgaagc/traya/a10/NOR53409/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1987 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53410/next_val_reg/CLR, fpgaagc/traya/a10/NOR53410/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1988 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53411/next_val_reg/CLR, fpgaagc/traya/a10/NOR53411/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1989 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53412/next_val_reg/CLR, fpgaagc/traya/a10/NOR53412/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1990 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53413/next_val_reg/CLR, fpgaagc/traya/a10/NOR53413/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1991 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53414/next_val_reg/CLR, fpgaagc/traya/a10/NOR53414/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1992 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53415/next_val_reg/CLR, fpgaagc/traya/a10/NOR53415/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1993 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53417/next_val_reg/CLR, fpgaagc/traya/a10/NOR53417/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1994 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53418/next_val_reg/CLR, fpgaagc/traya/a10/NOR53418/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1995 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53419/next_val_reg/CLR, fpgaagc/traya/a10/NOR53419/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1996 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53420/next_val_reg/PRE, fpgaagc/traya/a10/NOR53420/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53420/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1997 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53421/next_val_reg/CLR, fpgaagc/traya/a10/NOR53421/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1998 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53422/next_val_reg/CLR, fpgaagc/traya/a10/NOR53422/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#1999 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53423/next_val_reg/CLR, fpgaagc/traya/a10/NOR53423/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2000 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53424/next_val_reg/CLR, fpgaagc/traya/a10/NOR53424/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2001 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53425/next_val_reg/CLR, fpgaagc/traya/a10/NOR53425/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2002 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53426/next_val_reg/PRE, fpgaagc/traya/a10/NOR53426/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53426/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2003 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53427/next_val_reg/CLR, fpgaagc/traya/a10/NOR53427/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2004 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53428/next_val_reg/CLR, fpgaagc/traya/a10/NOR53428/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2005 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53429/next_val_reg/CLR, fpgaagc/traya/a10/NOR53429/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2006 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53430/next_val_reg/PRE, fpgaagc/traya/a10/NOR53430/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53430/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2007 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53431/next_val_reg/CLR, fpgaagc/traya/a10/NOR53431/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2008 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53432/next_val_reg/CLR, fpgaagc/traya/a10/NOR53432/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2009 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53433/next_val_reg/CLR, fpgaagc/traya/a10/NOR53433/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2010 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53434/next_val_reg/CLR, fpgaagc/traya/a10/NOR53434/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2011 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53435/next_val_reg/PRE, fpgaagc/traya/a10/NOR53435/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53435/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2012 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53436/next_val_reg/CLR, fpgaagc/traya/a10/NOR53436/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2013 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53437/next_val_reg/CLR, fpgaagc/traya/a10/NOR53437/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2014 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53438/next_val_reg/CLR, fpgaagc/traya/a10/NOR53438/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2015 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53439/next_val_reg/PRE, fpgaagc/traya/a10/NOR53439/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53439/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2016 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53440/next_val_reg/CLR, fpgaagc/traya/a10/NOR53440/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2017 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53441/next_val_reg/CLR, fpgaagc/traya/a10/NOR53441/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2018 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53442/next_val_reg/CLR, fpgaagc/traya/a10/NOR53442/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2019 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53443/next_val_reg/CLR, fpgaagc/traya/a10/NOR53443/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2020 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53444/next_val_reg/CLR, fpgaagc/traya/a10/NOR53444/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2021 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53445/next_val_reg/CLR, fpgaagc/traya/a10/NOR53445/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2022 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53446/next_val_reg/CLR, fpgaagc/traya/a10/NOR53446/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2023 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53447/next_val_reg/PRE, fpgaagc/traya/a10/NOR53447/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53447/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2024 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53448/next_val_reg/PRE, fpgaagc/traya/a10/NOR53448/prev_val_reg/PRE, fpgaagc/traya/a10/NOR53448/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2025 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53449/next_val_reg/CLR, fpgaagc/traya/a10/NOR53449/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2026 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53450/next_val_reg/CLR, fpgaagc/traya/a10/NOR53450/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2027 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53451/next_val_reg/CLR, fpgaagc/traya/a10/NOR53451/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2028 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53452/next_val_reg/CLR, fpgaagc/traya/a10/NOR53452/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2029 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53454/next_val_reg/CLR, fpgaagc/traya/a10/NOR53454/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2030 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53457/next_val_reg/CLR, fpgaagc/traya/a10/NOR53457/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2031 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53458/next_val_reg/CLR, fpgaagc/traya/a10/NOR53458/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2032 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR53463/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR53463/next_val_reg/CLR, fpgaagc/traya/a10/NOR53463/prev_val_reg/CLR, fpgaagc/traya/a10/NOR53463/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2033 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a10/NOR54463/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a10/NOR54463/next_val_reg/CLR, fpgaagc/traya/a10/NOR54463/prev_val_reg/CLR, fpgaagc/traya/a10/NOR54463/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2034 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54101/next_val_reg/CLR, fpgaagc/traya/a11/NOR54101/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2035 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54102/next_val_reg/CLR, fpgaagc/traya/a11/NOR54102/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2036 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54103/next_val_reg/PRE, fpgaagc/traya/a11/NOR54103/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54103/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2037 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54104/next_val_reg/CLR, fpgaagc/traya/a11/NOR54104/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2038 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54105/next_val_reg/CLR, fpgaagc/traya/a11/NOR54105/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2039 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54106/next_val_reg/CLR, fpgaagc/traya/a11/NOR54106/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2040 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54107/next_val_reg/PRE, fpgaagc/traya/a11/NOR54107/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2041 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54108/next_val_reg/CLR, fpgaagc/traya/a11/NOR54108/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2042 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54109/next_val_reg/CLR, fpgaagc/traya/a11/NOR54109/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2043 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54110/next_val_reg/CLR, fpgaagc/traya/a11/NOR54110/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2044 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54111/next_val_reg/CLR, fpgaagc/traya/a11/NOR54111/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2045 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54112/next_val_reg/CLR, fpgaagc/traya/a11/NOR54112/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2046 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54113/next_val_reg/CLR, fpgaagc/traya/a11/NOR54113/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2047 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54114/next_val_reg/CLR, fpgaagc/traya/a11/NOR54114/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2048 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54115/next_val_reg/CLR, fpgaagc/traya/a11/NOR54115/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2049 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54117/next_val_reg/CLR, fpgaagc/traya/a11/NOR54117/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2050 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54118/next_val_reg/CLR, fpgaagc/traya/a11/NOR54118/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2051 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54119/next_val_reg/CLR, fpgaagc/traya/a11/NOR54119/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2052 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54120/next_val_reg/PRE, fpgaagc/traya/a11/NOR54120/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54120/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2053 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54121/next_val_reg/CLR, fpgaagc/traya/a11/NOR54121/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2054 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54122/next_val_reg/CLR, fpgaagc/traya/a11/NOR54122/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2055 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54123/next_val_reg/CLR, fpgaagc/traya/a11/NOR54123/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2056 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54124/next_val_reg/CLR, fpgaagc/traya/a11/NOR54124/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2057 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54125/next_val_reg/CLR, fpgaagc/traya/a11/NOR54125/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2058 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54126/next_val_reg/PRE, fpgaagc/traya/a11/NOR54126/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54126/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2059 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54127/next_val_reg/CLR, fpgaagc/traya/a11/NOR54127/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2060 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54128/next_val_reg/CLR, fpgaagc/traya/a11/NOR54128/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2061 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54129/next_val_reg/CLR, fpgaagc/traya/a11/NOR54129/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2062 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54130/next_val_reg/PRE, fpgaagc/traya/a11/NOR54130/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54130/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2063 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54131/next_val_reg/CLR, fpgaagc/traya/a11/NOR54131/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2064 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54132/next_val_reg/CLR, fpgaagc/traya/a11/NOR54132/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2065 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54133/next_val_reg/CLR, fpgaagc/traya/a11/NOR54133/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2066 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54134/next_val_reg/CLR, fpgaagc/traya/a11/NOR54134/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2067 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54135/next_val_reg/PRE, fpgaagc/traya/a11/NOR54135/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54135/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2068 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54136/next_val_reg/CLR, fpgaagc/traya/a11/NOR54136/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2069 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54137/next_val_reg/CLR, fpgaagc/traya/a11/NOR54137/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2070 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54138/next_val_reg/CLR, fpgaagc/traya/a11/NOR54138/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2071 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54139/next_val_reg/PRE, fpgaagc/traya/a11/NOR54139/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54139/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2072 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54140/next_val_reg/CLR, fpgaagc/traya/a11/NOR54140/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2073 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54141/next_val_reg/CLR, fpgaagc/traya/a11/NOR54141/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2074 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54142/next_val_reg/CLR, fpgaagc/traya/a11/NOR54142/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2075 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54143/next_val_reg/CLR, fpgaagc/traya/a11/NOR54143/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2076 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54144/next_val_reg/CLR, fpgaagc/traya/a11/NOR54144/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2077 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54145/next_val_reg/CLR, fpgaagc/traya/a11/NOR54145/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2078 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54146/next_val_reg/CLR, fpgaagc/traya/a11/NOR54146/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2079 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54147/next_val_reg/PRE, fpgaagc/traya/a11/NOR54147/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54147/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2080 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54148/next_val_reg/PRE, fpgaagc/traya/a11/NOR54148/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2081 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54149/next_val_reg/CLR, fpgaagc/traya/a11/NOR54149/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2082 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54150/next_val_reg/CLR, fpgaagc/traya/a11/NOR54150/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2083 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54151/next_val_reg/CLR, fpgaagc/traya/a11/NOR54151/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2084 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54152/next_val_reg/CLR, fpgaagc/traya/a11/NOR54152/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2085 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54154/next_val_reg/CLR, fpgaagc/traya/a11/NOR54154/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2086 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54157/next_val_reg/CLR, fpgaagc/traya/a11/NOR54157/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2087 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54158/next_val_reg/CLR, fpgaagc/traya/a11/NOR54158/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2088 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54201/next_val_reg/CLR, fpgaagc/traya/a11/NOR54201/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2089 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54202/next_val_reg/CLR, fpgaagc/traya/a11/NOR54202/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2090 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54203/next_val_reg/PRE, fpgaagc/traya/a11/NOR54203/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54203/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2091 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54204/next_val_reg/CLR, fpgaagc/traya/a11/NOR54204/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2092 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54205/next_val_reg/CLR, fpgaagc/traya/a11/NOR54205/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2093 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54206/next_val_reg/CLR, fpgaagc/traya/a11/NOR54206/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2094 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54207/next_val_reg/PRE, fpgaagc/traya/a11/NOR54207/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54207/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2095 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54208/next_val_reg/CLR, fpgaagc/traya/a11/NOR54208/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2096 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54209/next_val_reg/CLR, fpgaagc/traya/a11/NOR54209/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2097 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54210/next_val_reg/CLR, fpgaagc/traya/a11/NOR54210/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2098 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54211/next_val_reg/CLR, fpgaagc/traya/a11/NOR54211/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2099 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54212/next_val_reg/CLR, fpgaagc/traya/a11/NOR54212/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2100 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54213/next_val_reg/CLR, fpgaagc/traya/a11/NOR54213/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2101 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54214/next_val_reg/CLR, fpgaagc/traya/a11/NOR54214/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2102 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54215/next_val_reg/CLR, fpgaagc/traya/a11/NOR54215/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2103 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54217/next_val_reg/CLR, fpgaagc/traya/a11/NOR54217/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2104 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54218/next_val_reg/CLR, fpgaagc/traya/a11/NOR54218/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2105 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54219/next_val_reg/CLR, fpgaagc/traya/a11/NOR54219/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2106 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54220/next_val_reg/PRE, fpgaagc/traya/a11/NOR54220/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2107 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54221/next_val_reg/CLR, fpgaagc/traya/a11/NOR54221/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2108 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54222/next_val_reg/CLR, fpgaagc/traya/a11/NOR54222/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2109 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54223/next_val_reg/CLR, fpgaagc/traya/a11/NOR54223/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2110 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54224/next_val_reg/CLR, fpgaagc/traya/a11/NOR54224/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2111 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54225/next_val_reg/CLR, fpgaagc/traya/a11/NOR54225/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2112 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54226/next_val_reg/PRE, fpgaagc/traya/a11/NOR54226/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54226/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2113 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54227/next_val_reg/CLR, fpgaagc/traya/a11/NOR54227/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2114 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54228/next_val_reg/CLR, fpgaagc/traya/a11/NOR54228/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2115 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54229/next_val_reg/CLR, fpgaagc/traya/a11/NOR54229/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2116 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54230/next_val_reg/PRE, fpgaagc/traya/a11/NOR54230/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54230/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2117 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54231/next_val_reg/CLR, fpgaagc/traya/a11/NOR54231/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2118 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54232/next_val_reg/CLR, fpgaagc/traya/a11/NOR54232/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2119 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54233/next_val_reg/CLR, fpgaagc/traya/a11/NOR54233/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2120 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54234/next_val_reg/CLR, fpgaagc/traya/a11/NOR54234/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2121 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54235/next_val_reg/PRE, fpgaagc/traya/a11/NOR54235/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54235/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2122 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54236/next_val_reg/CLR, fpgaagc/traya/a11/NOR54236/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2123 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54237/next_val_reg/CLR, fpgaagc/traya/a11/NOR54237/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2124 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54238/next_val_reg/CLR, fpgaagc/traya/a11/NOR54238/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2125 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54239/next_val_reg/PRE, fpgaagc/traya/a11/NOR54239/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2126 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54240/next_val_reg/CLR, fpgaagc/traya/a11/NOR54240/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2127 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54241/next_val_reg/CLR, fpgaagc/traya/a11/NOR54241/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2128 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54242/next_val_reg/CLR, fpgaagc/traya/a11/NOR54242/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2129 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54243/next_val_reg/CLR, fpgaagc/traya/a11/NOR54243/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2130 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54244/next_val_reg/CLR, fpgaagc/traya/a11/NOR54244/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2131 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54245/next_val_reg/CLR, fpgaagc/traya/a11/NOR54245/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2132 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54246/next_val_reg/CLR, fpgaagc/traya/a11/NOR54246/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2133 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54247/next_val_reg/PRE, fpgaagc/traya/a11/NOR54247/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54247/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2134 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54248/next_val_reg/PRE, fpgaagc/traya/a11/NOR54248/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54248/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2135 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54249/next_val_reg/CLR, fpgaagc/traya/a11/NOR54249/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2136 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54250/next_val_reg/CLR, fpgaagc/traya/a11/NOR54250/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2137 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54251/next_val_reg/CLR, fpgaagc/traya/a11/NOR54251/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2138 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54252/next_val_reg/CLR, fpgaagc/traya/a11/NOR54252/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2139 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54254/next_val_reg/CLR, fpgaagc/traya/a11/NOR54254/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2140 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54257/next_val_reg/CLR, fpgaagc/traya/a11/NOR54257/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2141 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54258/next_val_reg/CLR, fpgaagc/traya/a11/NOR54258/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2142 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54302/next_val_reg/CLR, fpgaagc/traya/a11/NOR54302/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2143 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54303/next_val_reg/PRE, fpgaagc/traya/a11/NOR54303/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54303/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2144 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54304/next_val_reg/CLR, fpgaagc/traya/a11/NOR54304/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2145 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54305/next_val_reg/CLR, fpgaagc/traya/a11/NOR54305/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2146 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54306/next_val_reg/CLR, fpgaagc/traya/a11/NOR54306/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2147 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54307/next_val_reg/PRE, fpgaagc/traya/a11/NOR54307/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54307/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2148 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54308/next_val_reg/CLR, fpgaagc/traya/a11/NOR54308/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2149 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54309/next_val_reg/CLR, fpgaagc/traya/a11/NOR54309/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2150 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54310/next_val_reg/CLR, fpgaagc/traya/a11/NOR54310/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2151 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54311/next_val_reg/CLR, fpgaagc/traya/a11/NOR54311/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2152 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54312/next_val_reg/CLR, fpgaagc/traya/a11/NOR54312/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2153 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54313/next_val_reg/CLR, fpgaagc/traya/a11/NOR54313/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2154 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54314/next_val_reg/CLR, fpgaagc/traya/a11/NOR54314/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2155 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54315/next_val_reg/CLR, fpgaagc/traya/a11/NOR54315/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2156 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54317/next_val_reg/CLR, fpgaagc/traya/a11/NOR54317/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2157 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54318/next_val_reg/CLR, fpgaagc/traya/a11/NOR54318/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2158 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54320/next_val_reg/PRE, fpgaagc/traya/a11/NOR54320/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54320/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2159 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54321/next_val_reg/CLR, fpgaagc/traya/a11/NOR54321/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2160 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54322/next_val_reg/CLR, fpgaagc/traya/a11/NOR54322/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2161 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54323/next_val_reg/CLR, fpgaagc/traya/a11/NOR54323/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2162 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54324/next_val_reg/CLR, fpgaagc/traya/a11/NOR54324/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2163 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54325/next_val_reg/CLR, fpgaagc/traya/a11/NOR54325/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2164 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54326/next_val_reg/PRE, fpgaagc/traya/a11/NOR54326/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54326/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2165 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54327/next_val_reg/CLR, fpgaagc/traya/a11/NOR54327/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2166 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54328/next_val_reg/CLR, fpgaagc/traya/a11/NOR54328/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2167 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54329/next_val_reg/CLR, fpgaagc/traya/a11/NOR54329/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2168 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54330/next_val_reg/PRE, fpgaagc/traya/a11/NOR54330/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54330/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2169 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54331/next_val_reg/CLR, fpgaagc/traya/a11/NOR54331/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2170 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54332/next_val_reg/CLR, fpgaagc/traya/a11/NOR54332/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2171 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54333/next_val_reg/CLR, fpgaagc/traya/a11/NOR54333/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2172 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54334/next_val_reg/CLR, fpgaagc/traya/a11/NOR54334/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2173 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54335/next_val_reg/PRE, fpgaagc/traya/a11/NOR54335/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54335/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2174 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54336/next_val_reg/CLR, fpgaagc/traya/a11/NOR54336/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2175 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54337/next_val_reg/CLR, fpgaagc/traya/a11/NOR54337/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2176 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54338/next_val_reg/CLR, fpgaagc/traya/a11/NOR54338/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2177 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54339/next_val_reg/PRE, fpgaagc/traya/a11/NOR54339/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54339/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2178 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54340/next_val_reg/CLR, fpgaagc/traya/a11/NOR54340/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2179 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54341/next_val_reg/CLR, fpgaagc/traya/a11/NOR54341/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2180 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54342/next_val_reg/CLR, fpgaagc/traya/a11/NOR54342/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2181 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54343/next_val_reg/CLR, fpgaagc/traya/a11/NOR54343/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2182 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54344/next_val_reg/CLR, fpgaagc/traya/a11/NOR54344/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2183 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54345/next_val_reg/CLR, fpgaagc/traya/a11/NOR54345/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2184 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54346/next_val_reg/CLR, fpgaagc/traya/a11/NOR54346/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2185 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54347/next_val_reg/PRE, fpgaagc/traya/a11/NOR54347/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54347/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2186 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54348/next_val_reg/PRE, fpgaagc/traya/a11/NOR54348/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54348/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2187 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54349/next_val_reg/CLR, fpgaagc/traya/a11/NOR54349/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2188 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54350/next_val_reg/CLR, fpgaagc/traya/a11/NOR54350/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2189 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54351/next_val_reg/CLR, fpgaagc/traya/a11/NOR54351/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2190 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54352/next_val_reg/CLR, fpgaagc/traya/a11/NOR54352/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2191 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54354/next_val_reg/CLR, fpgaagc/traya/a11/NOR54354/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2192 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54357/next_val_reg/CLR, fpgaagc/traya/a11/NOR54357/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2193 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54358/next_val_reg/CLR, fpgaagc/traya/a11/NOR54358/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2194 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54363/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54363/next_val_reg/CLR, fpgaagc/traya/a11/NOR54363/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54363/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2195 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54402/next_val_reg/CLR, fpgaagc/traya/a11/NOR54402/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2196 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54403/next_val_reg/PRE, fpgaagc/traya/a11/NOR54403/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54403/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2197 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54404/next_val_reg/CLR, fpgaagc/traya/a11/NOR54404/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2198 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54405/next_val_reg/CLR, fpgaagc/traya/a11/NOR54405/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2199 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54406/next_val_reg/CLR, fpgaagc/traya/a11/NOR54406/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2200 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54407/next_val_reg/PRE, fpgaagc/traya/a11/NOR54407/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54407/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2201 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54408/next_val_reg/CLR, fpgaagc/traya/a11/NOR54408/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2202 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54409/next_val_reg/CLR, fpgaagc/traya/a11/NOR54409/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2203 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54410/next_val_reg/CLR, fpgaagc/traya/a11/NOR54410/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2204 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54411/next_val_reg/CLR, fpgaagc/traya/a11/NOR54411/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2205 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54412/next_val_reg/CLR, fpgaagc/traya/a11/NOR54412/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2206 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54413/next_val_reg/CLR, fpgaagc/traya/a11/NOR54413/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2207 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54414/next_val_reg/CLR, fpgaagc/traya/a11/NOR54414/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2208 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54415/next_val_reg/CLR, fpgaagc/traya/a11/NOR54415/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2209 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54417/next_val_reg/CLR, fpgaagc/traya/a11/NOR54417/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2210 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54418/next_val_reg/CLR, fpgaagc/traya/a11/NOR54418/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2211 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54419/next_val_reg/CLR, fpgaagc/traya/a11/NOR54419/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2212 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54420/next_val_reg/PRE, fpgaagc/traya/a11/NOR54420/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54420/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2213 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54421/next_val_reg/CLR, fpgaagc/traya/a11/NOR54421/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2214 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54422/next_val_reg/CLR, fpgaagc/traya/a11/NOR54422/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2215 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54423/next_val_reg/CLR, fpgaagc/traya/a11/NOR54423/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2216 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54424/next_val_reg/CLR, fpgaagc/traya/a11/NOR54424/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2217 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54425/next_val_reg/CLR, fpgaagc/traya/a11/NOR54425/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2218 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54426/next_val_reg/PRE, fpgaagc/traya/a11/NOR54426/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54426/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2219 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54427/next_val_reg/CLR, fpgaagc/traya/a11/NOR54427/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2220 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54428/next_val_reg/CLR, fpgaagc/traya/a11/NOR54428/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2221 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54429/next_val_reg/CLR, fpgaagc/traya/a11/NOR54429/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2222 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54430/next_val_reg/PRE, fpgaagc/traya/a11/NOR54430/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54430/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2223 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54431/next_val_reg/CLR, fpgaagc/traya/a11/NOR54431/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2224 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54432/next_val_reg/CLR, fpgaagc/traya/a11/NOR54432/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2225 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54433/next_val_reg/CLR, fpgaagc/traya/a11/NOR54433/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2226 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54434/next_val_reg/CLR, fpgaagc/traya/a11/NOR54434/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2227 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54435/next_val_reg/PRE, fpgaagc/traya/a11/NOR54435/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54435/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2228 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54436/next_val_reg/CLR, fpgaagc/traya/a11/NOR54436/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2229 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54437/next_val_reg/CLR, fpgaagc/traya/a11/NOR54437/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2230 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54438/next_val_reg/CLR, fpgaagc/traya/a11/NOR54438/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2231 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54439/next_val_reg/PRE, fpgaagc/traya/a11/NOR54439/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54439/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2232 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54440/next_val_reg/CLR, fpgaagc/traya/a11/NOR54440/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2233 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54441/next_val_reg/CLR, fpgaagc/traya/a11/NOR54441/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2234 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54442/next_val_reg/CLR, fpgaagc/traya/a11/NOR54442/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2235 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54443/next_val_reg/CLR, fpgaagc/traya/a11/NOR54443/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2236 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54445/next_val_reg/CLR, fpgaagc/traya/a11/NOR54445/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2237 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54446/next_val_reg/CLR, fpgaagc/traya/a11/NOR54446/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2238 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54447/next_val_reg/PRE, fpgaagc/traya/a11/NOR54447/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54447/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2239 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54448/next_val_reg/PRE, fpgaagc/traya/a11/NOR54448/prev_val_reg/PRE, fpgaagc/traya/a11/NOR54448/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2240 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54449/next_val_reg/CLR, fpgaagc/traya/a11/NOR54449/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2241 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54451/next_val_reg/CLR, fpgaagc/traya/a11/NOR54451/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2242 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54452/next_val_reg/CLR, fpgaagc/traya/a11/NOR54452/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2243 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54454/next_val_reg/CLR, fpgaagc/traya/a11/NOR54454/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2244 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54457/next_val_reg/CLR, fpgaagc/traya/a11/NOR54457/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2245 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a11/NOR54458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a11/NOR54458/next_val_reg/CLR, fpgaagc/traya/a11/NOR54458/prev_val_reg/CLR, fpgaagc/traya/a11/NOR54458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2246 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34101/next_val_reg/CLR, fpgaagc/traya/a12/NOR34101/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2247 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34102/next_val_reg/CLR, fpgaagc/traya/a12/NOR34102/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2248 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34103/next_val_reg/CLR, fpgaagc/traya/a12/NOR34103/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2249 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34104/next_val_reg/CLR, fpgaagc/traya/a12/NOR34104/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2250 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34105/next_val_reg/CLR, fpgaagc/traya/a12/NOR34105/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2251 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34106/next_val_reg/CLR, fpgaagc/traya/a12/NOR34106/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2252 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34107/next_val_reg/CLR, fpgaagc/traya/a12/NOR34107/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2253 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34108/next_val_reg/CLR, fpgaagc/traya/a12/NOR34108/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2254 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34109/next_val_reg/CLR, fpgaagc/traya/a12/NOR34109/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2255 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34110/next_val_reg/CLR, fpgaagc/traya/a12/NOR34110/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2256 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34111/next_val_reg/CLR, fpgaagc/traya/a12/NOR34111/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2257 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34112/next_val_reg/CLR, fpgaagc/traya/a12/NOR34112/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2258 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34113/next_val_reg/CLR, fpgaagc/traya/a12/NOR34113/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2259 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34114/next_val_reg/CLR, fpgaagc/traya/a12/NOR34114/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2260 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34115/next_val_reg/CLR, fpgaagc/traya/a12/NOR34115/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2261 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34116/next_val_reg/CLR, fpgaagc/traya/a12/NOR34116/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2262 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34117/next_val_reg/CLR, fpgaagc/traya/a12/NOR34117/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2263 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34118/next_val_reg/CLR, fpgaagc/traya/a12/NOR34118/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2264 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34119/next_val_reg/CLR, fpgaagc/traya/a12/NOR34119/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2265 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34120/next_val_reg/CLR, fpgaagc/traya/a12/NOR34120/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2266 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34121/next_val_reg/CLR, fpgaagc/traya/a12/NOR34121/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2267 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34122/next_val_reg/CLR, fpgaagc/traya/a12/NOR34122/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2268 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34123/next_val_reg/CLR, fpgaagc/traya/a12/NOR34123/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2269 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34124/next_val_reg/CLR, fpgaagc/traya/a12/NOR34124/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2270 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34125/next_val_reg/CLR, fpgaagc/traya/a12/NOR34125/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2271 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34126/next_val_reg/CLR, fpgaagc/traya/a12/NOR34126/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2272 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34127/next_val_reg/CLR, fpgaagc/traya/a12/NOR34127/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2273 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34128/next_val_reg/CLR, fpgaagc/traya/a12/NOR34128/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2274 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34129/next_val_reg/CLR, fpgaagc/traya/a12/NOR34129/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2275 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34130/next_val_reg/CLR, fpgaagc/traya/a12/NOR34130/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2276 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34131/next_val_reg/CLR, fpgaagc/traya/a12/NOR34131/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2277 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34132/next_val_reg/CLR, fpgaagc/traya/a12/NOR34132/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2278 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34133/next_val_reg/CLR, fpgaagc/traya/a12/NOR34133/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2279 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34134/next_val_reg/CLR, fpgaagc/traya/a12/NOR34134/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2280 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34135/next_val_reg/CLR, fpgaagc/traya/a12/NOR34135/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2281 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34136/next_val_reg/CLR, fpgaagc/traya/a12/NOR34136/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2282 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34137/next_val_reg/CLR, fpgaagc/traya/a12/NOR34137/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2283 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34138/next_val_reg/CLR, fpgaagc/traya/a12/NOR34138/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2284 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34139/next_val_reg/CLR, fpgaagc/traya/a12/NOR34139/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2285 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34140/next_val_reg/CLR, fpgaagc/traya/a12/NOR34140/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2286 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34141/next_val_reg/CLR, fpgaagc/traya/a12/NOR34141/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2287 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34142/next_val_reg/CLR, fpgaagc/traya/a12/NOR34142/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2288 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34143/next_val_reg/CLR, fpgaagc/traya/a12/NOR34143/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2289 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34144/next_val_reg/CLR, fpgaagc/traya/a12/NOR34144/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2290 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34145/next_val_reg/CLR, fpgaagc/traya/a12/NOR34145/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2291 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34146/next_val_reg/CLR, fpgaagc/traya/a12/NOR34146/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2292 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34147/next_val_reg/CLR, fpgaagc/traya/a12/NOR34147/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2293 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34148/next_val_reg/CLR, fpgaagc/traya/a12/NOR34148/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2294 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34149/next_val_reg/CLR, fpgaagc/traya/a12/NOR34149/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2295 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34150/next_val_reg/CLR, fpgaagc/traya/a12/NOR34150/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2296 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34151/next_val_reg/CLR, fpgaagc/traya/a12/NOR34151/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2297 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34152/next_val_reg/CLR, fpgaagc/traya/a12/NOR34152/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2298 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34153/next_val_reg/CLR, fpgaagc/traya/a12/NOR34153/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2299 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34154/next_val_reg/CLR, fpgaagc/traya/a12/NOR34154/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2300 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34155/next_val_reg/CLR, fpgaagc/traya/a12/NOR34155/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2301 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34156/next_val_reg/CLR, fpgaagc/traya/a12/NOR34156/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2302 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34157/next_val_reg/CLR, fpgaagc/traya/a12/NOR34157/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2303 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34201/next_val_reg/CLR, fpgaagc/traya/a12/NOR34201/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2304 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34202/next_val_reg/CLR, fpgaagc/traya/a12/NOR34202/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2305 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34203/next_val_reg/CLR, fpgaagc/traya/a12/NOR34203/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2306 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34204/next_val_reg/CLR, fpgaagc/traya/a12/NOR34204/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2307 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34205/next_val_reg/CLR, fpgaagc/traya/a12/NOR34205/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2308 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34206/next_val_reg/CLR, fpgaagc/traya/a12/NOR34206/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2309 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34207/next_val_reg/CLR, fpgaagc/traya/a12/NOR34207/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2310 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34208/next_val_reg/PRE, fpgaagc/traya/a12/NOR34208/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34208/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2311 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34209/next_val_reg/PRE, fpgaagc/traya/a12/NOR34209/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34209/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2312 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34210/next_val_reg/CLR, fpgaagc/traya/a12/NOR34210/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2313 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34211/next_val_reg/CLR, fpgaagc/traya/a12/NOR34211/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2314 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34212/next_val_reg/CLR, fpgaagc/traya/a12/NOR34212/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2315 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34213/next_val_reg/CLR, fpgaagc/traya/a12/NOR34213/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2316 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34214/next_val_reg/CLR, fpgaagc/traya/a12/NOR34214/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2317 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34215/next_val_reg/CLR, fpgaagc/traya/a12/NOR34215/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2318 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34216/next_val_reg/CLR, fpgaagc/traya/a12/NOR34216/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2319 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34217/next_val_reg/CLR, fpgaagc/traya/a12/NOR34217/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2320 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34218/next_val_reg/CLR, fpgaagc/traya/a12/NOR34218/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2321 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34227/next_val_reg/CLR, fpgaagc/traya/a12/NOR34227/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2322 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34228/next_val_reg/CLR, fpgaagc/traya/a12/NOR34228/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2323 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34229/next_val_reg/CLR, fpgaagc/traya/a12/NOR34229/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2324 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34230/next_val_reg/CLR, fpgaagc/traya/a12/NOR34230/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2325 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34231/next_val_reg/CLR, fpgaagc/traya/a12/NOR34231/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2326 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34232/next_val_reg/CLR, fpgaagc/traya/a12/NOR34232/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2327 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34233/next_val_reg/CLR, fpgaagc/traya/a12/NOR34233/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2328 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34234/next_val_reg/CLR, fpgaagc/traya/a12/NOR34234/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2329 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34235/next_val_reg/CLR, fpgaagc/traya/a12/NOR34235/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2330 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34236/next_val_reg/CLR, fpgaagc/traya/a12/NOR34236/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2331 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34237/next_val_reg/CLR, fpgaagc/traya/a12/NOR34237/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2332 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34238/next_val_reg/CLR, fpgaagc/traya/a12/NOR34238/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2333 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34239/next_val_reg/CLR, fpgaagc/traya/a12/NOR34239/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2334 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34240/next_val_reg/CLR, fpgaagc/traya/a12/NOR34240/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2335 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34241/next_val_reg/CLR, fpgaagc/traya/a12/NOR34241/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2336 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34243/next_val_reg/CLR, fpgaagc/traya/a12/NOR34243/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2337 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34244/next_val_reg/CLR, fpgaagc/traya/a12/NOR34244/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2338 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34245/next_val_reg/PRE, fpgaagc/traya/a12/NOR34245/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34245/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2339 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34246/next_val_reg/CLR, fpgaagc/traya/a12/NOR34246/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2340 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34247/next_val_reg/CLR, fpgaagc/traya/a12/NOR34247/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2341 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34248/next_val_reg/CLR, fpgaagc/traya/a12/NOR34248/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2342 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34250/next_val_reg/CLR, fpgaagc/traya/a12/NOR34250/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2343 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34251/next_val_reg/CLR, fpgaagc/traya/a12/NOR34251/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2344 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34252/next_val_reg/CLR, fpgaagc/traya/a12/NOR34252/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2345 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34301/next_val_reg/CLR, fpgaagc/traya/a12/NOR34301/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2346 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34302/next_val_reg/CLR, fpgaagc/traya/a12/NOR34302/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2347 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34303/next_val_reg/PRE, fpgaagc/traya/a12/NOR34303/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34303/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2348 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34304/next_val_reg/CLR, fpgaagc/traya/a12/NOR34304/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2349 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34306/next_val_reg/CLR, fpgaagc/traya/a12/NOR34306/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2350 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34307/next_val_reg/CLR, fpgaagc/traya/a12/NOR34307/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2351 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34309/next_val_reg/CLR, fpgaagc/traya/a12/NOR34309/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2352 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34310/next_val_reg/CLR, fpgaagc/traya/a12/NOR34310/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2353 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34311/next_val_reg/PRE, fpgaagc/traya/a12/NOR34311/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34311/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2354 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34312/next_val_reg/CLR, fpgaagc/traya/a12/NOR34312/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2355 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34314/next_val_reg/CLR, fpgaagc/traya/a12/NOR34314/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2356 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34315/next_val_reg/CLR, fpgaagc/traya/a12/NOR34315/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2357 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34317/next_val_reg/CLR, fpgaagc/traya/a12/NOR34317/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2358 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34318/next_val_reg/CLR, fpgaagc/traya/a12/NOR34318/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2359 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34319/next_val_reg/PRE, fpgaagc/traya/a12/NOR34319/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34319/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2360 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34320/next_val_reg/CLR, fpgaagc/traya/a12/NOR34320/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2361 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34322/next_val_reg/CLR, fpgaagc/traya/a12/NOR34322/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2362 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34323/next_val_reg/CLR, fpgaagc/traya/a12/NOR34323/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2363 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34325/next_val_reg/CLR, fpgaagc/traya/a12/NOR34325/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2364 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34326/next_val_reg/CLR, fpgaagc/traya/a12/NOR34326/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2365 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34327/next_val_reg/PRE, fpgaagc/traya/a12/NOR34327/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34327/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2366 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34328/next_val_reg/CLR, fpgaagc/traya/a12/NOR34328/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2367 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34330/next_val_reg/CLR, fpgaagc/traya/a12/NOR34330/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2368 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34331/next_val_reg/CLR, fpgaagc/traya/a12/NOR34331/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2369 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34333/next_val_reg/CLR, fpgaagc/traya/a12/NOR34333/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2370 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34334/next_val_reg/CLR, fpgaagc/traya/a12/NOR34334/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2371 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34335/next_val_reg/PRE, fpgaagc/traya/a12/NOR34335/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34335/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2372 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34336/next_val_reg/CLR, fpgaagc/traya/a12/NOR34336/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2373 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34338/next_val_reg/CLR, fpgaagc/traya/a12/NOR34338/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2374 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34339/next_val_reg/CLR, fpgaagc/traya/a12/NOR34339/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2375 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34341/next_val_reg/CLR, fpgaagc/traya/a12/NOR34341/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2376 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34342/next_val_reg/CLR, fpgaagc/traya/a12/NOR34342/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2377 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34343/next_val_reg/CLR, fpgaagc/traya/a12/NOR34343/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2378 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34344/next_val_reg/CLR, fpgaagc/traya/a12/NOR34344/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2379 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34345/next_val_reg/CLR, fpgaagc/traya/a12/NOR34345/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2380 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34346/next_val_reg/CLR, fpgaagc/traya/a12/NOR34346/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2381 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34347/next_val_reg/CLR, fpgaagc/traya/a12/NOR34347/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2382 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34348/next_val_reg/CLR, fpgaagc/traya/a12/NOR34348/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2383 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34349/next_val_reg/CLR, fpgaagc/traya/a12/NOR34349/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2384 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34350/next_val_reg/CLR, fpgaagc/traya/a12/NOR34350/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2385 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34351/next_val_reg/CLR, fpgaagc/traya/a12/NOR34351/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2386 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34352/next_val_reg/CLR, fpgaagc/traya/a12/NOR34352/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2387 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34353/next_val_reg/CLR, fpgaagc/traya/a12/NOR34353/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2388 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34354/next_val_reg/CLR, fpgaagc/traya/a12/NOR34354/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2389 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34355/next_val_reg/CLR, fpgaagc/traya/a12/NOR34355/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2390 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34356/next_val_reg/CLR, fpgaagc/traya/a12/NOR34356/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2391 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34357/next_val_reg/CLR, fpgaagc/traya/a12/NOR34357/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2392 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34358/next_val_reg/CLR, fpgaagc/traya/a12/NOR34358/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2393 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34401/next_val_reg/CLR, fpgaagc/traya/a12/NOR34401/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2394 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34402/next_val_reg/PRE, fpgaagc/traya/a12/NOR34402/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34402/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2395 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34403/next_val_reg/CLR, fpgaagc/traya/a12/NOR34403/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2396 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34404/next_val_reg/CLR, fpgaagc/traya/a12/NOR34404/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2397 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34406/next_val_reg/CLR, fpgaagc/traya/a12/NOR34406/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2398 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34408/next_val_reg/CLR, fpgaagc/traya/a12/NOR34408/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2399 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34409/next_val_reg/PRE, fpgaagc/traya/a12/NOR34409/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34409/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2400 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34410/next_val_reg/CLR, fpgaagc/traya/a12/NOR34410/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2401 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34411/next_val_reg/CLR, fpgaagc/traya/a12/NOR34411/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2402 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34413/next_val_reg/CLR, fpgaagc/traya/a12/NOR34413/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2403 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34415/next_val_reg/CLR, fpgaagc/traya/a12/NOR34415/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2404 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34416/next_val_reg/PRE, fpgaagc/traya/a12/NOR34416/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34416/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2405 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34417/next_val_reg/CLR, fpgaagc/traya/a12/NOR34417/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2406 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34418/next_val_reg/CLR, fpgaagc/traya/a12/NOR34418/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2407 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34420/next_val_reg/CLR, fpgaagc/traya/a12/NOR34420/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2408 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34422/next_val_reg/CLR, fpgaagc/traya/a12/NOR34422/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2409 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34423/next_val_reg/PRE, fpgaagc/traya/a12/NOR34423/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34423/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2410 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34424/next_val_reg/CLR, fpgaagc/traya/a12/NOR34424/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2411 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34425/next_val_reg/CLR, fpgaagc/traya/a12/NOR34425/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2412 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34427/next_val_reg/CLR, fpgaagc/traya/a12/NOR34427/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2413 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34429/next_val_reg/CLR, fpgaagc/traya/a12/NOR34429/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2414 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34430/next_val_reg/PRE, fpgaagc/traya/a12/NOR34430/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34430/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2415 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34431/next_val_reg/CLR, fpgaagc/traya/a12/NOR34431/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2416 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34432/next_val_reg/CLR, fpgaagc/traya/a12/NOR34432/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2417 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34434/next_val_reg/CLR, fpgaagc/traya/a12/NOR34434/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2418 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34436/next_val_reg/CLR, fpgaagc/traya/a12/NOR34436/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2419 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34437/next_val_reg/PRE, fpgaagc/traya/a12/NOR34437/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34437/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2420 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34438/next_val_reg/CLR, fpgaagc/traya/a12/NOR34438/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2421 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34439/next_val_reg/CLR, fpgaagc/traya/a12/NOR34439/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2422 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34441/next_val_reg/CLR, fpgaagc/traya/a12/NOR34441/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2423 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34443/next_val_reg/CLR, fpgaagc/traya/a12/NOR34443/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2424 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34444/next_val_reg/PRE, fpgaagc/traya/a12/NOR34444/prev_val_reg/PRE, fpgaagc/traya/a12/NOR34444/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2425 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34445/next_val_reg/CLR, fpgaagc/traya/a12/NOR34445/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2426 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34447/next_val_reg/CLR, fpgaagc/traya/a12/NOR34447/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2427 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34449/next_val_reg/CLR, fpgaagc/traya/a12/NOR34449/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2428 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR34466/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR34466/next_val_reg/CLR, fpgaagc/traya/a12/NOR34466/prev_val_reg/CLR, fpgaagc/traya/a12/NOR34466/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2429 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR41129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR41129/next_val_reg/CLR, fpgaagc/traya/a12/NOR41129/prev_val_reg/CLR, fpgaagc/traya/a12/NOR41129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2430 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR41130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR41130/next_val_reg/CLR, fpgaagc/traya/a12/NOR41130/prev_val_reg/CLR, fpgaagc/traya/a12/NOR41130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2431 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a12/NOR41131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a12/NOR41131/next_val_reg/CLR, fpgaagc/traya/a12/NOR41131/prev_val_reg/CLR, fpgaagc/traya/a12/NOR41131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2432 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR34254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR34254/next_val_reg/CLR, fpgaagc/traya/a13/NOR34254/prev_val_reg/CLR, fpgaagc/traya/a13/NOR34254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2433 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41101/next_val_reg/CLR, fpgaagc/traya/a13/NOR41101/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2434 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41102/next_val_reg/CLR, fpgaagc/traya/a13/NOR41102/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2435 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41103/next_val_reg/PRE, fpgaagc/traya/a13/NOR41103/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41103/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2436 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41104/next_val_reg/CLR, fpgaagc/traya/a13/NOR41104/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2437 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41105/next_val_reg/CLR, fpgaagc/traya/a13/NOR41105/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2438 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41106/next_val_reg/CLR, fpgaagc/traya/a13/NOR41106/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2439 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41107/next_val_reg/PRE, fpgaagc/traya/a13/NOR41107/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2440 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41108/next_val_reg/CLR, fpgaagc/traya/a13/NOR41108/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2441 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41109/next_val_reg/PRE, fpgaagc/traya/a13/NOR41109/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41109/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2442 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41110/next_val_reg/CLR, fpgaagc/traya/a13/NOR41110/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2443 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41111/next_val_reg/CLR, fpgaagc/traya/a13/NOR41111/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2444 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41112/next_val_reg/CLR, fpgaagc/traya/a13/NOR41112/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2445 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41113/next_val_reg/CLR, fpgaagc/traya/a13/NOR41113/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2446 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41114/next_val_reg/CLR, fpgaagc/traya/a13/NOR41114/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2447 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41116/next_val_reg/CLR, fpgaagc/traya/a13/NOR41116/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2448 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41117/next_val_reg/CLR, fpgaagc/traya/a13/NOR41117/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2449 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41118/next_val_reg/CLR, fpgaagc/traya/a13/NOR41118/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2450 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41119/next_val_reg/CLR, fpgaagc/traya/a13/NOR41119/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2451 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41120/next_val_reg/CLR, fpgaagc/traya/a13/NOR41120/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2452 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41121/next_val_reg/PRE, fpgaagc/traya/a13/NOR41121/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41121/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2453 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41122/next_val_reg/CLR, fpgaagc/traya/a13/NOR41122/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2454 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41123/next_val_reg/PRE, fpgaagc/traya/a13/NOR41123/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41123/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2455 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41124/next_val_reg/CLR, fpgaagc/traya/a13/NOR41124/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2456 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41125/next_val_reg/CLR, fpgaagc/traya/a13/NOR41125/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2457 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41126/next_val_reg/CLR, fpgaagc/traya/a13/NOR41126/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2458 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41127/next_val_reg/CLR, fpgaagc/traya/a13/NOR41127/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2459 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41132/next_val_reg/PRE, fpgaagc/traya/a13/NOR41132/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41132/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2460 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41133/next_val_reg/PRE, fpgaagc/traya/a13/NOR41133/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41133/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2461 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41134/next_val_reg/PRE, fpgaagc/traya/a13/NOR41134/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41134/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2462 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41135/next_val_reg/PRE, fpgaagc/traya/a13/NOR41135/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41135/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2463 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41136/next_val_reg/PRE, fpgaagc/traya/a13/NOR41136/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41136/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2464 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41137/next_val_reg/CLR, fpgaagc/traya/a13/NOR41137/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2465 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41138/next_val_reg/PRE, fpgaagc/traya/a13/NOR41138/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41138/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2466 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41139/next_val_reg/CLR, fpgaagc/traya/a13/NOR41139/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2467 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41140/next_val_reg/CLR, fpgaagc/traya/a13/NOR41140/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2468 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41141/next_val_reg/PRE, fpgaagc/traya/a13/NOR41141/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41141/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2469 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41142/next_val_reg/CLR, fpgaagc/traya/a13/NOR41142/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2470 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41143/next_val_reg/CLR, fpgaagc/traya/a13/NOR41143/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2471 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41144/next_val_reg/CLR, fpgaagc/traya/a13/NOR41144/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2472 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41148/next_val_reg/CLR, fpgaagc/traya/a13/NOR41148/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2473 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41149/next_val_reg/PRE, fpgaagc/traya/a13/NOR41149/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41149/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2474 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41150/next_val_reg/CLR, fpgaagc/traya/a13/NOR41150/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2475 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41151/next_val_reg/CLR, fpgaagc/traya/a13/NOR41151/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2476 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41152/next_val_reg/PRE, fpgaagc/traya/a13/NOR41152/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41152/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2477 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41153/next_val_reg/CLR, fpgaagc/traya/a13/NOR41153/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2478 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41154/next_val_reg/CLR, fpgaagc/traya/a13/NOR41154/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2479 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41201/next_val_reg/CLR, fpgaagc/traya/a13/NOR41201/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2480 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41202/next_val_reg/CLR, fpgaagc/traya/a13/NOR41202/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2481 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41203/next_val_reg/PRE, fpgaagc/traya/a13/NOR41203/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41203/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2482 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41204/next_val_reg/CLR, fpgaagc/traya/a13/NOR41204/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2483 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41205/next_val_reg/CLR, fpgaagc/traya/a13/NOR41205/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2484 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41207/next_val_reg/CLR, fpgaagc/traya/a13/NOR41207/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2485 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41222/next_val_reg/CLR, fpgaagc/traya/a13/NOR41222/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2486 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41223/next_val_reg/CLR, fpgaagc/traya/a13/NOR41223/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2487 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41225/next_val_reg/PRE, fpgaagc/traya/a13/NOR41225/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41225/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2488 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41226/next_val_reg/CLR, fpgaagc/traya/a13/NOR41226/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2489 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41229/next_val_reg/CLR, fpgaagc/traya/a13/NOR41229/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2490 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41230/next_val_reg/CLR, fpgaagc/traya/a13/NOR41230/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2491 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41231/next_val_reg/CLR, fpgaagc/traya/a13/NOR41231/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2492 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41232/next_val_reg/PRE, fpgaagc/traya/a13/NOR41232/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41232/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2493 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41233/next_val_reg/CLR, fpgaagc/traya/a13/NOR41233/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2494 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41234/next_val_reg/PRE, fpgaagc/traya/a13/NOR41234/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41234/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2495 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41235/next_val_reg/CLR, fpgaagc/traya/a13/NOR41235/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2496 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41236/next_val_reg/CLR, fpgaagc/traya/a13/NOR41236/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2497 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41237/next_val_reg/CLR, fpgaagc/traya/a13/NOR41237/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2498 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41238/next_val_reg/PRE, fpgaagc/traya/a13/NOR41238/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41238/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2499 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41239/next_val_reg/CLR, fpgaagc/traya/a13/NOR41239/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2500 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41240/next_val_reg/CLR, fpgaagc/traya/a13/NOR41240/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2501 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41245/next_val_reg/CLR, fpgaagc/traya/a13/NOR41245/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2502 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41246/next_val_reg/CLR, fpgaagc/traya/a13/NOR41246/prev_val_reg/CLR, fpgaagc/traya/a13/NOR41246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2503 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR41247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR41247/next_val_reg/PRE, fpgaagc/traya/a13/NOR41247/prev_val_reg/PRE, fpgaagc/traya/a13/NOR41247/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2504 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR42257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR42257/next_val_reg/CLR, fpgaagc/traya/a13/NOR42257/prev_val_reg/CLR, fpgaagc/traya/a13/NOR42257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2505 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR42459/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR42459/next_val_reg/CLR, fpgaagc/traya/a13/NOR42459/prev_val_reg/CLR, fpgaagc/traya/a13/NOR42459/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2506 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR47161/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR47161/next_val_reg/CLR, fpgaagc/traya/a13/NOR47161/prev_val_reg/CLR, fpgaagc/traya/a13/NOR47161/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2507 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR47162/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR47162/next_val_reg/CLR, fpgaagc/traya/a13/NOR47162/prev_val_reg/CLR, fpgaagc/traya/a13/NOR47162/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2508 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR47262/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR47262/next_val_reg/CLR, fpgaagc/traya/a13/NOR47262/prev_val_reg/CLR, fpgaagc/traya/a13/NOR47262/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2509 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR49435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR49435/next_val_reg/PRE, fpgaagc/traya/a13/NOR49435/prev_val_reg/PRE, fpgaagc/traya/a13/NOR49435/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2510 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR49436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR49436/next_val_reg/PRE, fpgaagc/traya/a13/NOR49436/prev_val_reg/PRE, fpgaagc/traya/a13/NOR49436/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2511 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR49440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR49440/next_val_reg/PRE, fpgaagc/traya/a13/NOR49440/prev_val_reg/PRE, fpgaagc/traya/a13/NOR49440/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2512 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR49441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR49441/next_val_reg/PRE, fpgaagc/traya/a13/NOR49441/prev_val_reg/PRE, fpgaagc/traya/a13/NOR49441/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2513 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR49442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR49442/next_val_reg/PRE, fpgaagc/traya/a13/NOR49442/prev_val_reg/PRE, fpgaagc/traya/a13/NOR49442/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2514 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a13/NOR49443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a13/NOR49443/next_val_reg/PRE, fpgaagc/traya/a13/NOR49443/prev_val_reg/PRE, fpgaagc/traya/a13/NOR49443/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2515 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33433/next_val_reg/CLR, fpgaagc/traya/a14/NOR33433/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2516 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33434/next_val_reg/CLR, fpgaagc/traya/a14/NOR33434/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2517 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33436/next_val_reg/CLR, fpgaagc/traya/a14/NOR33436/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2518 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33437/next_val_reg/CLR, fpgaagc/traya/a14/NOR33437/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2519 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33438/next_val_reg/CLR, fpgaagc/traya/a14/NOR33438/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2520 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33439/next_val_reg/CLR, fpgaagc/traya/a14/NOR33439/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2521 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33440/next_val_reg/CLR, fpgaagc/traya/a14/NOR33440/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2522 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33441/next_val_reg/CLR, fpgaagc/traya/a14/NOR33441/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2523 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33442/next_val_reg/CLR, fpgaagc/traya/a14/NOR33442/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2524 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33443/next_val_reg/CLR, fpgaagc/traya/a14/NOR33443/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2525 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33444/next_val_reg/CLR, fpgaagc/traya/a14/NOR33444/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2526 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33445/next_val_reg/CLR, fpgaagc/traya/a14/NOR33445/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2527 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33446/next_val_reg/CLR, fpgaagc/traya/a14/NOR33446/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2528 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33447/next_val_reg/CLR, fpgaagc/traya/a14/NOR33447/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2529 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33448/next_val_reg/CLR, fpgaagc/traya/a14/NOR33448/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2530 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33449/next_val_reg/CLR, fpgaagc/traya/a14/NOR33449/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2531 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33450/next_val_reg/CLR, fpgaagc/traya/a14/NOR33450/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2532 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33451/next_val_reg/CLR, fpgaagc/traya/a14/NOR33451/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2533 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33452/next_val_reg/CLR, fpgaagc/traya/a14/NOR33452/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2534 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33453/next_val_reg/CLR, fpgaagc/traya/a14/NOR33453/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2535 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33454/next_val_reg/CLR, fpgaagc/traya/a14/NOR33454/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2536 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33455/next_val_reg/CLR, fpgaagc/traya/a14/NOR33455/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2537 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR33456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR33456/next_val_reg/CLR, fpgaagc/traya/a14/NOR33456/prev_val_reg/CLR, fpgaagc/traya/a14/NOR33456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2538 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34219/next_val_reg/CLR, fpgaagc/traya/a14/NOR34219/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2539 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34220/next_val_reg/CLR, fpgaagc/traya/a14/NOR34220/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2540 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34221/next_val_reg/CLR, fpgaagc/traya/a14/NOR34221/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2541 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34222/next_val_reg/CLR, fpgaagc/traya/a14/NOR34222/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2542 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34223/next_val_reg/CLR, fpgaagc/traya/a14/NOR34223/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2543 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34224/next_val_reg/CLR, fpgaagc/traya/a14/NOR34224/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2544 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34225/next_val_reg/CLR, fpgaagc/traya/a14/NOR34225/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2545 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR34226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR34226/next_val_reg/CLR, fpgaagc/traya/a14/NOR34226/prev_val_reg/CLR, fpgaagc/traya/a14/NOR34226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2546 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40222/next_val_reg/CLR, fpgaagc/traya/a14/NOR40222/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2547 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40224/next_val_reg/CLR, fpgaagc/traya/a14/NOR40224/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2548 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40226/next_val_reg/CLR, fpgaagc/traya/a14/NOR40226/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2549 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40228/next_val_reg/CLR, fpgaagc/traya/a14/NOR40228/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2550 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40230/next_val_reg/CLR, fpgaagc/traya/a14/NOR40230/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2551 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40232/next_val_reg/CLR, fpgaagc/traya/a14/NOR40232/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2552 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40234/next_val_reg/CLR, fpgaagc/traya/a14/NOR40234/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2553 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40236/next_val_reg/CLR, fpgaagc/traya/a14/NOR40236/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2554 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR40238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR40238/next_val_reg/CLR, fpgaagc/traya/a14/NOR40238/prev_val_reg/CLR, fpgaagc/traya/a14/NOR40238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2555 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42101/next_val_reg/CLR, fpgaagc/traya/a14/NOR42101/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2556 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42110/next_val_reg/CLR, fpgaagc/traya/a14/NOR42110/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2557 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42111/next_val_reg/CLR, fpgaagc/traya/a14/NOR42111/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2558 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42112/next_val_reg/PRE, fpgaagc/traya/a14/NOR42112/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42112/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2559 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42113/next_val_reg/CLR, fpgaagc/traya/a14/NOR42113/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2560 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42114/next_val_reg/CLR, fpgaagc/traya/a14/NOR42114/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2561 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42115/next_val_reg/CLR, fpgaagc/traya/a14/NOR42115/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2562 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42116/next_val_reg/CLR, fpgaagc/traya/a14/NOR42116/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2563 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42117/next_val_reg/CLR, fpgaagc/traya/a14/NOR42117/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2564 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42118/next_val_reg/CLR, fpgaagc/traya/a14/NOR42118/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2565 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42119/next_val_reg/CLR, fpgaagc/traya/a14/NOR42119/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2566 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42120/next_val_reg/CLR, fpgaagc/traya/a14/NOR42120/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2567 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42121/next_val_reg/CLR, fpgaagc/traya/a14/NOR42121/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2568 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42122/next_val_reg/CLR, fpgaagc/traya/a14/NOR42122/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2569 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42123/next_val_reg/PRE, fpgaagc/traya/a14/NOR42123/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42123/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2570 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42124/next_val_reg/CLR, fpgaagc/traya/a14/NOR42124/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2571 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42125/next_val_reg/CLR, fpgaagc/traya/a14/NOR42125/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2572 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42126/next_val_reg/CLR, fpgaagc/traya/a14/NOR42126/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2573 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42127/next_val_reg/CLR, fpgaagc/traya/a14/NOR42127/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2574 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42128/next_val_reg/CLR, fpgaagc/traya/a14/NOR42128/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2575 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42129/next_val_reg/CLR, fpgaagc/traya/a14/NOR42129/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2576 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42130/next_val_reg/CLR, fpgaagc/traya/a14/NOR42130/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2577 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42131/next_val_reg/CLR, fpgaagc/traya/a14/NOR42131/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2578 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42132/next_val_reg/CLR, fpgaagc/traya/a14/NOR42132/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2579 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42133/next_val_reg/CLR, fpgaagc/traya/a14/NOR42133/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2580 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42134/next_val_reg/CLR, fpgaagc/traya/a14/NOR42134/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2581 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42135/next_val_reg/CLR, fpgaagc/traya/a14/NOR42135/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2582 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42136/next_val_reg/CLR, fpgaagc/traya/a14/NOR42136/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2583 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42137/next_val_reg/CLR, fpgaagc/traya/a14/NOR42137/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2584 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42138/next_val_reg/CLR, fpgaagc/traya/a14/NOR42138/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2585 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42139/next_val_reg/CLR, fpgaagc/traya/a14/NOR42139/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2586 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42140/next_val_reg/CLR, fpgaagc/traya/a14/NOR42140/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2587 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42141/next_val_reg/CLR, fpgaagc/traya/a14/NOR42141/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2588 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42142/next_val_reg/CLR, fpgaagc/traya/a14/NOR42142/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2589 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42143/next_val_reg/CLR, fpgaagc/traya/a14/NOR42143/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2590 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42144/next_val_reg/CLR, fpgaagc/traya/a14/NOR42144/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2591 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42145/next_val_reg/PRE, fpgaagc/traya/a14/NOR42145/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42145/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2592 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42146/next_val_reg/CLR, fpgaagc/traya/a14/NOR42146/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2593 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42147/next_val_reg/CLR, fpgaagc/traya/a14/NOR42147/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2594 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42148/next_val_reg/CLR, fpgaagc/traya/a14/NOR42148/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2595 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42150/next_val_reg/PRE, fpgaagc/traya/a14/NOR42150/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42150/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2596 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42151/next_val_reg/CLR, fpgaagc/traya/a14/NOR42151/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2597 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42152/next_val_reg/CLR, fpgaagc/traya/a14/NOR42152/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2598 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42154/next_val_reg/CLR, fpgaagc/traya/a14/NOR42154/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2599 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42155/next_val_reg/PRE, fpgaagc/traya/a14/NOR42155/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42155/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2600 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42156/next_val_reg/CLR, fpgaagc/traya/a14/NOR42156/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2601 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42201/next_val_reg/CLR, fpgaagc/traya/a14/NOR42201/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2602 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42202/next_val_reg/PRE, fpgaagc/traya/a14/NOR42202/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42202/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2603 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42203/next_val_reg/CLR, fpgaagc/traya/a14/NOR42203/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2604 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42204/next_val_reg/CLR, fpgaagc/traya/a14/NOR42204/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2605 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42205/next_val_reg/CLR, fpgaagc/traya/a14/NOR42205/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2606 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42206/next_val_reg/PRE, fpgaagc/traya/a14/NOR42206/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42206/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2607 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42207/next_val_reg/CLR, fpgaagc/traya/a14/NOR42207/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2608 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42208/next_val_reg/CLR, fpgaagc/traya/a14/NOR42208/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2609 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42209/next_val_reg/PRE, fpgaagc/traya/a14/NOR42209/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42209/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2610 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42210/next_val_reg/CLR, fpgaagc/traya/a14/NOR42210/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2611 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42211/next_val_reg/CLR, fpgaagc/traya/a14/NOR42211/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2612 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42212/next_val_reg/PRE, fpgaagc/traya/a14/NOR42212/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42212/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2613 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42213/next_val_reg/CLR, fpgaagc/traya/a14/NOR42213/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2614 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42214/next_val_reg/CLR, fpgaagc/traya/a14/NOR42214/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2615 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42215/next_val_reg/CLR, fpgaagc/traya/a14/NOR42215/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2616 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42216/next_val_reg/CLR, fpgaagc/traya/a14/NOR42216/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2617 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42217/next_val_reg/CLR, fpgaagc/traya/a14/NOR42217/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2618 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42218/next_val_reg/CLR, fpgaagc/traya/a14/NOR42218/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2619 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42219/next_val_reg/PRE, fpgaagc/traya/a14/NOR42219/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42219/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2620 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42220/next_val_reg/CLR, fpgaagc/traya/a14/NOR42220/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2621 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42221/next_val_reg/PRE, fpgaagc/traya/a14/NOR42221/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42221/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2622 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42222/next_val_reg/CLR, fpgaagc/traya/a14/NOR42222/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2623 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42224/next_val_reg/CLR, fpgaagc/traya/a14/NOR42224/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2624 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42225/next_val_reg/PRE, fpgaagc/traya/a14/NOR42225/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42225/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2625 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42226/next_val_reg/CLR, fpgaagc/traya/a14/NOR42226/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2626 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42227/next_val_reg/CLR, fpgaagc/traya/a14/NOR42227/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2627 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42228/next_val_reg/PRE, fpgaagc/traya/a14/NOR42228/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42228/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2628 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42229/next_val_reg/CLR, fpgaagc/traya/a14/NOR42229/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2629 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42230/next_val_reg/CLR, fpgaagc/traya/a14/NOR42230/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2630 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42232/next_val_reg/CLR, fpgaagc/traya/a14/NOR42232/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2631 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42233/next_val_reg/CLR, fpgaagc/traya/a14/NOR42233/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2632 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42234/next_val_reg/PRE, fpgaagc/traya/a14/NOR42234/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42234/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2633 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42235/next_val_reg/CLR, fpgaagc/traya/a14/NOR42235/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2634 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42236/next_val_reg/CLR, fpgaagc/traya/a14/NOR42236/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2635 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42237/next_val_reg/CLR, fpgaagc/traya/a14/NOR42237/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2636 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42238/next_val_reg/PRE, fpgaagc/traya/a14/NOR42238/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42238/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2637 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42239/next_val_reg/CLR, fpgaagc/traya/a14/NOR42239/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2638 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42240/next_val_reg/CLR, fpgaagc/traya/a14/NOR42240/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2639 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42241/next_val_reg/CLR, fpgaagc/traya/a14/NOR42241/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2640 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42242/next_val_reg/PRE, fpgaagc/traya/a14/NOR42242/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42242/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2641 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42243/next_val_reg/CLR, fpgaagc/traya/a14/NOR42243/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2642 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42244/next_val_reg/CLR, fpgaagc/traya/a14/NOR42244/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2643 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42245/next_val_reg/CLR, fpgaagc/traya/a14/NOR42245/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2644 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42246/next_val_reg/PRE, fpgaagc/traya/a14/NOR42246/prev_val_reg/PRE, fpgaagc/traya/a14/NOR42246/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2645 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42247/next_val_reg/CLR, fpgaagc/traya/a14/NOR42247/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2646 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42248/next_val_reg/CLR, fpgaagc/traya/a14/NOR42248/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2647 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42249/next_val_reg/CLR, fpgaagc/traya/a14/NOR42249/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2648 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42251/next_val_reg/CLR, fpgaagc/traya/a14/NOR42251/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2649 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42252/next_val_reg/CLR, fpgaagc/traya/a14/NOR42252/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2650 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42254/next_val_reg/CLR, fpgaagc/traya/a14/NOR42254/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2651 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42255/next_val_reg/CLR, fpgaagc/traya/a14/NOR42255/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2652 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42256/next_val_reg/CLR, fpgaagc/traya/a14/NOR42256/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42256/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2653 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42301/next_val_reg/CLR, fpgaagc/traya/a14/NOR42301/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2654 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42302/next_val_reg/CLR, fpgaagc/traya/a14/NOR42302/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2655 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42307/next_val_reg/CLR, fpgaagc/traya/a14/NOR42307/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2656 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42308/next_val_reg/CLR, fpgaagc/traya/a14/NOR42308/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2657 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42311/next_val_reg/CLR, fpgaagc/traya/a14/NOR42311/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2658 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42312/next_val_reg/CLR, fpgaagc/traya/a14/NOR42312/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2659 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42313/next_val_reg/CLR, fpgaagc/traya/a14/NOR42313/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2660 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42316/next_val_reg/CLR, fpgaagc/traya/a14/NOR42316/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2661 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42317/next_val_reg/CLR, fpgaagc/traya/a14/NOR42317/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2662 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42318/next_val_reg/CLR, fpgaagc/traya/a14/NOR42318/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2663 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42321/next_val_reg/CLR, fpgaagc/traya/a14/NOR42321/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2664 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42322/next_val_reg/CLR, fpgaagc/traya/a14/NOR42322/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2665 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42323/next_val_reg/CLR, fpgaagc/traya/a14/NOR42323/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2666 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42326/next_val_reg/CLR, fpgaagc/traya/a14/NOR42326/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2667 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42327/next_val_reg/CLR, fpgaagc/traya/a14/NOR42327/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2668 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42328/next_val_reg/CLR, fpgaagc/traya/a14/NOR42328/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2669 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42331/next_val_reg/CLR, fpgaagc/traya/a14/NOR42331/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2670 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42332/next_val_reg/CLR, fpgaagc/traya/a14/NOR42332/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2671 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42333/next_val_reg/CLR, fpgaagc/traya/a14/NOR42333/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2672 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42336/next_val_reg/CLR, fpgaagc/traya/a14/NOR42336/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2673 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42337/next_val_reg/CLR, fpgaagc/traya/a14/NOR42337/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2674 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42339/next_val_reg/CLR, fpgaagc/traya/a14/NOR42339/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2675 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42341/next_val_reg/CLR, fpgaagc/traya/a14/NOR42341/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2676 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42342/next_val_reg/CLR, fpgaagc/traya/a14/NOR42342/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2677 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42343/next_val_reg/CLR, fpgaagc/traya/a14/NOR42343/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2678 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42346/next_val_reg/CLR, fpgaagc/traya/a14/NOR42346/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2679 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42347/next_val_reg/CLR, fpgaagc/traya/a14/NOR42347/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2680 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42348/next_val_reg/CLR, fpgaagc/traya/a14/NOR42348/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2681 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42349/next_val_reg/CLR, fpgaagc/traya/a14/NOR42349/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2682 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42350/next_val_reg/CLR, fpgaagc/traya/a14/NOR42350/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2683 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42351/next_val_reg/CLR, fpgaagc/traya/a14/NOR42351/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2684 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42352/next_val_reg/CLR, fpgaagc/traya/a14/NOR42352/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2685 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42353/next_val_reg/CLR, fpgaagc/traya/a14/NOR42353/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2686 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42354/next_val_reg/CLR, fpgaagc/traya/a14/NOR42354/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2687 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42401/next_val_reg/CLR, fpgaagc/traya/a14/NOR42401/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2688 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42402/next_val_reg/CLR, fpgaagc/traya/a14/NOR42402/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2689 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42405/next_val_reg/CLR, fpgaagc/traya/a14/NOR42405/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2690 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42406/next_val_reg/CLR, fpgaagc/traya/a14/NOR42406/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2691 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42408/next_val_reg/CLR, fpgaagc/traya/a14/NOR42408/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2692 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42409/next_val_reg/CLR, fpgaagc/traya/a14/NOR42409/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2693 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42410/next_val_reg/CLR, fpgaagc/traya/a14/NOR42410/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2694 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42412/next_val_reg/CLR, fpgaagc/traya/a14/NOR42412/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2695 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42413/next_val_reg/CLR, fpgaagc/traya/a14/NOR42413/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2696 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42414/next_val_reg/CLR, fpgaagc/traya/a14/NOR42414/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2697 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42416/next_val_reg/CLR, fpgaagc/traya/a14/NOR42416/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2698 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42417/next_val_reg/CLR, fpgaagc/traya/a14/NOR42417/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2699 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42418/next_val_reg/CLR, fpgaagc/traya/a14/NOR42418/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2700 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42420/next_val_reg/CLR, fpgaagc/traya/a14/NOR42420/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2701 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42421/next_val_reg/CLR, fpgaagc/traya/a14/NOR42421/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2702 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42423/next_val_reg/CLR, fpgaagc/traya/a14/NOR42423/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2703 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42424/next_val_reg/CLR, fpgaagc/traya/a14/NOR42424/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2704 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42425/next_val_reg/CLR, fpgaagc/traya/a14/NOR42425/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2705 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42427/next_val_reg/CLR, fpgaagc/traya/a14/NOR42427/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2706 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42428/next_val_reg/CLR, fpgaagc/traya/a14/NOR42428/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2707 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42429/next_val_reg/CLR, fpgaagc/traya/a14/NOR42429/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2708 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42431/next_val_reg/CLR, fpgaagc/traya/a14/NOR42431/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2709 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR42432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR42432/next_val_reg/CLR, fpgaagc/traya/a14/NOR42432/prev_val_reg/CLR, fpgaagc/traya/a14/NOR42432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2710 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR51161/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR51161/next_val_reg/CLR, fpgaagc/traya/a14/NOR51161/prev_val_reg/CLR, fpgaagc/traya/a14/NOR51161/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2711 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR51261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR51261/next_val_reg/CLR, fpgaagc/traya/a14/NOR51261/prev_val_reg/CLR, fpgaagc/traya/a14/NOR51261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2712 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR51262/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR51262/next_val_reg/CLR, fpgaagc/traya/a14/NOR51262/prev_val_reg/CLR, fpgaagc/traya/a14/NOR51262/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2713 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR51361/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR51361/next_val_reg/CLR, fpgaagc/traya/a14/NOR51361/prev_val_reg/CLR, fpgaagc/traya/a14/NOR51361/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2714 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR51362/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR51362/next_val_reg/CLR, fpgaagc/traya/a14/NOR51362/prev_val_reg/CLR, fpgaagc/traya/a14/NOR51362/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2715 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR51461/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR51461/next_val_reg/CLR, fpgaagc/traya/a14/NOR51461/prev_val_reg/CLR, fpgaagc/traya/a14/NOR51461/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2716 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a14/NOR52162/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a14/NOR52162/next_val_reg/CLR, fpgaagc/traya/a14/NOR52162/prev_val_reg/CLR, fpgaagc/traya/a14/NOR52162/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2717 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35101/next_val_reg/CLR, fpgaagc/traya/a15/NOR35101/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2718 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35102/next_val_reg/PRE, fpgaagc/traya/a15/NOR35102/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35102/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2719 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35104/next_val_reg/CLR, fpgaagc/traya/a15/NOR35104/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2720 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35105/next_val_reg/CLR, fpgaagc/traya/a15/NOR35105/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2721 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35106/next_val_reg/CLR, fpgaagc/traya/a15/NOR35106/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2722 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35107/next_val_reg/CLR, fpgaagc/traya/a15/NOR35107/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2723 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35108/next_val_reg/PRE, fpgaagc/traya/a15/NOR35108/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35108/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2724 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35110/next_val_reg/CLR, fpgaagc/traya/a15/NOR35110/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2725 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35111/next_val_reg/CLR, fpgaagc/traya/a15/NOR35111/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2726 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35113/next_val_reg/CLR, fpgaagc/traya/a15/NOR35113/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2727 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35114/next_val_reg/PRE, fpgaagc/traya/a15/NOR35114/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35114/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2728 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35115/next_val_reg/CLR, fpgaagc/traya/a15/NOR35115/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2729 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35116/next_val_reg/CLR, fpgaagc/traya/a15/NOR35116/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2730 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35117/next_val_reg/CLR, fpgaagc/traya/a15/NOR35117/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2731 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35118/next_val_reg/CLR, fpgaagc/traya/a15/NOR35118/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2732 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35119/next_val_reg/PRE, fpgaagc/traya/a15/NOR35119/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35119/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2733 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35120/next_val_reg/CLR, fpgaagc/traya/a15/NOR35120/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2734 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35121/next_val_reg/CLR, fpgaagc/traya/a15/NOR35121/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2735 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35122/next_val_reg/CLR, fpgaagc/traya/a15/NOR35122/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2736 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35123/next_val_reg/CLR, fpgaagc/traya/a15/NOR35123/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2737 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35124/next_val_reg/PRE, fpgaagc/traya/a15/NOR35124/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35124/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2738 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35125/next_val_reg/CLR, fpgaagc/traya/a15/NOR35125/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2739 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35126/next_val_reg/CLR, fpgaagc/traya/a15/NOR35126/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2740 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35127/next_val_reg/CLR, fpgaagc/traya/a15/NOR35127/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2741 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35128/next_val_reg/CLR, fpgaagc/traya/a15/NOR35128/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2742 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35129/next_val_reg/CLR, fpgaagc/traya/a15/NOR35129/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2743 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35130/next_val_reg/PRE, fpgaagc/traya/a15/NOR35130/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35130/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2744 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35131/next_val_reg/CLR, fpgaagc/traya/a15/NOR35131/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2745 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35132/next_val_reg/CLR, fpgaagc/traya/a15/NOR35132/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2746 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35133/next_val_reg/CLR, fpgaagc/traya/a15/NOR35133/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2747 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35134/next_val_reg/PRE, fpgaagc/traya/a15/NOR35134/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35134/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2748 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35135/next_val_reg/CLR, fpgaagc/traya/a15/NOR35135/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2749 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35136/next_val_reg/CLR, fpgaagc/traya/a15/NOR35136/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2750 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35137/next_val_reg/PRE, fpgaagc/traya/a15/NOR35137/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35137/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2751 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35138/next_val_reg/CLR, fpgaagc/traya/a15/NOR35138/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2752 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35139/next_val_reg/CLR, fpgaagc/traya/a15/NOR35139/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2753 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35140/next_val_reg/CLR, fpgaagc/traya/a15/NOR35140/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2754 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35141/next_val_reg/CLR, fpgaagc/traya/a15/NOR35141/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2755 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35142/next_val_reg/PRE, fpgaagc/traya/a15/NOR35142/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35142/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2756 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35143/next_val_reg/CLR, fpgaagc/traya/a15/NOR35143/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2757 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35144/next_val_reg/CLR, fpgaagc/traya/a15/NOR35144/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2758 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35145/next_val_reg/PRE, fpgaagc/traya/a15/NOR35145/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35145/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2759 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35146/next_val_reg/CLR, fpgaagc/traya/a15/NOR35146/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2760 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35147/next_val_reg/CLR, fpgaagc/traya/a15/NOR35147/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2761 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35148/next_val_reg/CLR, fpgaagc/traya/a15/NOR35148/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2762 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35149/next_val_reg/CLR, fpgaagc/traya/a15/NOR35149/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2763 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35150/next_val_reg/PRE, fpgaagc/traya/a15/NOR35150/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35150/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2764 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35151/next_val_reg/CLR, fpgaagc/traya/a15/NOR35151/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2765 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35152/next_val_reg/CLR, fpgaagc/traya/a15/NOR35152/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2766 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35153/next_val_reg/CLR, fpgaagc/traya/a15/NOR35153/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2767 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35154/next_val_reg/CLR, fpgaagc/traya/a15/NOR35154/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2768 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35155/next_val_reg/CLR, fpgaagc/traya/a15/NOR35155/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2769 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35156/next_val_reg/CLR, fpgaagc/traya/a15/NOR35156/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2770 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35157/next_val_reg/CLR, fpgaagc/traya/a15/NOR35157/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2771 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35158/next_val_reg/CLR, fpgaagc/traya/a15/NOR35158/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2772 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35201/next_val_reg/CLR, fpgaagc/traya/a15/NOR35201/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2773 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35203/next_val_reg/CLR, fpgaagc/traya/a15/NOR35203/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2774 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35204/next_val_reg/CLR, fpgaagc/traya/a15/NOR35204/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2775 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35205/next_val_reg/CLR, fpgaagc/traya/a15/NOR35205/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2776 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35206/next_val_reg/CLR, fpgaagc/traya/a15/NOR35206/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2777 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35207/next_val_reg/CLR, fpgaagc/traya/a15/NOR35207/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2778 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35208/next_val_reg/CLR, fpgaagc/traya/a15/NOR35208/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2779 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35209/next_val_reg/CLR, fpgaagc/traya/a15/NOR35209/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2780 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35210/next_val_reg/CLR, fpgaagc/traya/a15/NOR35210/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2781 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35211/next_val_reg/CLR, fpgaagc/traya/a15/NOR35211/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2782 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35212/next_val_reg/CLR, fpgaagc/traya/a15/NOR35212/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2783 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35213/next_val_reg/CLR, fpgaagc/traya/a15/NOR35213/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2784 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35214/next_val_reg/CLR, fpgaagc/traya/a15/NOR35214/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2785 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35215/next_val_reg/CLR, fpgaagc/traya/a15/NOR35215/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2786 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35216/next_val_reg/CLR, fpgaagc/traya/a15/NOR35216/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2787 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35217/next_val_reg/CLR, fpgaagc/traya/a15/NOR35217/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2788 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35218/next_val_reg/CLR, fpgaagc/traya/a15/NOR35218/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2789 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35219/next_val_reg/CLR, fpgaagc/traya/a15/NOR35219/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2790 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35220/next_val_reg/CLR, fpgaagc/traya/a15/NOR35220/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2791 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35221/next_val_reg/CLR, fpgaagc/traya/a15/NOR35221/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2792 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35222/next_val_reg/PRE, fpgaagc/traya/a15/NOR35222/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35222/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2793 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35223/next_val_reg/CLR, fpgaagc/traya/a15/NOR35223/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2794 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35224/next_val_reg/PRE, fpgaagc/traya/a15/NOR35224/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35224/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2795 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35225/next_val_reg/CLR, fpgaagc/traya/a15/NOR35225/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2796 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35226/next_val_reg/CLR, fpgaagc/traya/a15/NOR35226/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2797 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35227/next_val_reg/CLR, fpgaagc/traya/a15/NOR35227/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2798 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35228/next_val_reg/CLR, fpgaagc/traya/a15/NOR35228/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2799 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35229/next_val_reg/CLR, fpgaagc/traya/a15/NOR35229/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2800 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35231/next_val_reg/CLR, fpgaagc/traya/a15/NOR35231/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2801 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35232/next_val_reg/CLR, fpgaagc/traya/a15/NOR35232/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2802 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35233/next_val_reg/CLR, fpgaagc/traya/a15/NOR35233/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2803 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35234/next_val_reg/CLR, fpgaagc/traya/a15/NOR35234/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2804 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35235/next_val_reg/CLR, fpgaagc/traya/a15/NOR35235/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2805 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35251/next_val_reg/CLR, fpgaagc/traya/a15/NOR35251/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2806 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35301/next_val_reg/CLR, fpgaagc/traya/a15/NOR35301/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2807 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35302/next_val_reg/CLR, fpgaagc/traya/a15/NOR35302/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2808 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35303/next_val_reg/CLR, fpgaagc/traya/a15/NOR35303/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2809 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35304/next_val_reg/CLR, fpgaagc/traya/a15/NOR35304/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2810 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35306/next_val_reg/CLR, fpgaagc/traya/a15/NOR35306/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2811 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35307/next_val_reg/CLR, fpgaagc/traya/a15/NOR35307/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2812 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35308/next_val_reg/PRE, fpgaagc/traya/a15/NOR35308/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35308/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2813 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35309/next_val_reg/CLR, fpgaagc/traya/a15/NOR35309/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2814 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35310/next_val_reg/CLR, fpgaagc/traya/a15/NOR35310/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2815 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35311/next_val_reg/CLR, fpgaagc/traya/a15/NOR35311/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2816 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35312/next_val_reg/PRE, fpgaagc/traya/a15/NOR35312/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35312/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2817 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35313/next_val_reg/CLR, fpgaagc/traya/a15/NOR35313/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2818 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35314/next_val_reg/CLR, fpgaagc/traya/a15/NOR35314/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2819 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35315/next_val_reg/CLR, fpgaagc/traya/a15/NOR35315/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2820 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35316/next_val_reg/CLR, fpgaagc/traya/a15/NOR35316/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2821 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35317/next_val_reg/PRE, fpgaagc/traya/a15/NOR35317/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35317/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2822 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35318/next_val_reg/CLR, fpgaagc/traya/a15/NOR35318/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2823 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35319/next_val_reg/CLR, fpgaagc/traya/a15/NOR35319/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2824 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35320/next_val_reg/CLR, fpgaagc/traya/a15/NOR35320/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2825 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35321/next_val_reg/CLR, fpgaagc/traya/a15/NOR35321/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2826 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35322/next_val_reg/CLR, fpgaagc/traya/a15/NOR35322/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2827 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35323/next_val_reg/PRE, fpgaagc/traya/a15/NOR35323/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35323/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2828 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35324/next_val_reg/CLR, fpgaagc/traya/a15/NOR35324/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2829 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35325/next_val_reg/CLR, fpgaagc/traya/a15/NOR35325/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2830 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35326/next_val_reg/CLR, fpgaagc/traya/a15/NOR35326/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2831 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35327/next_val_reg/CLR, fpgaagc/traya/a15/NOR35327/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2832 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35328/next_val_reg/PRE, fpgaagc/traya/a15/NOR35328/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35328/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2833 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35329/next_val_reg/CLR, fpgaagc/traya/a15/NOR35329/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2834 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35330/next_val_reg/CLR, fpgaagc/traya/a15/NOR35330/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2835 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35331/next_val_reg/CLR, fpgaagc/traya/a15/NOR35331/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2836 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35332/next_val_reg/CLR, fpgaagc/traya/a15/NOR35332/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2837 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35333/next_val_reg/CLR, fpgaagc/traya/a15/NOR35333/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2838 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35334/next_val_reg/PRE, fpgaagc/traya/a15/NOR35334/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35334/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2839 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35335/next_val_reg/CLR, fpgaagc/traya/a15/NOR35335/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2840 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35336/next_val_reg/CLR, fpgaagc/traya/a15/NOR35336/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2841 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35339/next_val_reg/CLR, fpgaagc/traya/a15/NOR35339/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2842 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35340/next_val_reg/PRE, fpgaagc/traya/a15/NOR35340/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35340/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2843 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35341/next_val_reg/CLR, fpgaagc/traya/a15/NOR35341/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2844 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35342/next_val_reg/CLR, fpgaagc/traya/a15/NOR35342/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2845 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35343/next_val_reg/CLR, fpgaagc/traya/a15/NOR35343/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2846 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35344/next_val_reg/CLR, fpgaagc/traya/a15/NOR35344/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2847 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35345/next_val_reg/CLR, fpgaagc/traya/a15/NOR35345/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2848 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35346/next_val_reg/PRE, fpgaagc/traya/a15/NOR35346/prev_val_reg/PRE, fpgaagc/traya/a15/NOR35346/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2849 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35347/next_val_reg/CLR, fpgaagc/traya/a15/NOR35347/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2850 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35348/next_val_reg/CLR, fpgaagc/traya/a15/NOR35348/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2851 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35349/next_val_reg/CLR, fpgaagc/traya/a15/NOR35349/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2852 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35350/next_val_reg/CLR, fpgaagc/traya/a15/NOR35350/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2853 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35351/next_val_reg/CLR, fpgaagc/traya/a15/NOR35351/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2854 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35352/next_val_reg/CLR, fpgaagc/traya/a15/NOR35352/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2855 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35353/next_val_reg/CLR, fpgaagc/traya/a15/NOR35353/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2856 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35354/next_val_reg/CLR, fpgaagc/traya/a15/NOR35354/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2857 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35355/next_val_reg/CLR, fpgaagc/traya/a15/NOR35355/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2858 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35356/next_val_reg/CLR, fpgaagc/traya/a15/NOR35356/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2859 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35357/next_val_reg/CLR, fpgaagc/traya/a15/NOR35357/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2860 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35358/next_val_reg/CLR, fpgaagc/traya/a15/NOR35358/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2861 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35401/next_val_reg/CLR, fpgaagc/traya/a15/NOR35401/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2862 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35403/next_val_reg/CLR, fpgaagc/traya/a15/NOR35403/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2863 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35404/next_val_reg/CLR, fpgaagc/traya/a15/NOR35404/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2864 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35405/next_val_reg/CLR, fpgaagc/traya/a15/NOR35405/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2865 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35406/next_val_reg/CLR, fpgaagc/traya/a15/NOR35406/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2866 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35408/next_val_reg/CLR, fpgaagc/traya/a15/NOR35408/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2867 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35410/next_val_reg/CLR, fpgaagc/traya/a15/NOR35410/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2868 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35414/next_val_reg/CLR, fpgaagc/traya/a15/NOR35414/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2869 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35415/next_val_reg/CLR, fpgaagc/traya/a15/NOR35415/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2870 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35416/next_val_reg/CLR, fpgaagc/traya/a15/NOR35416/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2871 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35417/next_val_reg/CLR, fpgaagc/traya/a15/NOR35417/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2872 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35418/next_val_reg/CLR, fpgaagc/traya/a15/NOR35418/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2873 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35419/next_val_reg/CLR, fpgaagc/traya/a15/NOR35419/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2874 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35420/next_val_reg/CLR, fpgaagc/traya/a15/NOR35420/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2875 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35421/next_val_reg/CLR, fpgaagc/traya/a15/NOR35421/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2876 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35422/next_val_reg/CLR, fpgaagc/traya/a15/NOR35422/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2877 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35423/next_val_reg/CLR, fpgaagc/traya/a15/NOR35423/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2878 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35424/next_val_reg/CLR, fpgaagc/traya/a15/NOR35424/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2879 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35425/next_val_reg/CLR, fpgaagc/traya/a15/NOR35425/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2880 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35426/next_val_reg/CLR, fpgaagc/traya/a15/NOR35426/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2881 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35427/next_val_reg/CLR, fpgaagc/traya/a15/NOR35427/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2882 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35428/next_val_reg/CLR, fpgaagc/traya/a15/NOR35428/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2883 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35429/next_val_reg/CLR, fpgaagc/traya/a15/NOR35429/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2884 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35430/next_val_reg/CLR, fpgaagc/traya/a15/NOR35430/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2885 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35432/next_val_reg/CLR, fpgaagc/traya/a15/NOR35432/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2886 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35433/next_val_reg/CLR, fpgaagc/traya/a15/NOR35433/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2887 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35434/next_val_reg/CLR, fpgaagc/traya/a15/NOR35434/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2888 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35435/next_val_reg/CLR, fpgaagc/traya/a15/NOR35435/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2889 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35436/next_val_reg/CLR, fpgaagc/traya/a15/NOR35436/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2890 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35438/next_val_reg/CLR, fpgaagc/traya/a15/NOR35438/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2891 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35439/next_val_reg/CLR, fpgaagc/traya/a15/NOR35439/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2892 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35440/next_val_reg/CLR, fpgaagc/traya/a15/NOR35440/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2893 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35441/next_val_reg/CLR, fpgaagc/traya/a15/NOR35441/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2894 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35442/next_val_reg/CLR, fpgaagc/traya/a15/NOR35442/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2895 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35443/next_val_reg/CLR, fpgaagc/traya/a15/NOR35443/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2896 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35444/next_val_reg/CLR, fpgaagc/traya/a15/NOR35444/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2897 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35445/next_val_reg/CLR, fpgaagc/traya/a15/NOR35445/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2898 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35446/next_val_reg/CLR, fpgaagc/traya/a15/NOR35446/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2899 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35447/next_val_reg/CLR, fpgaagc/traya/a15/NOR35447/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2900 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35448/next_val_reg/CLR, fpgaagc/traya/a15/NOR35448/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2901 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35449/next_val_reg/CLR, fpgaagc/traya/a15/NOR35449/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2902 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35450/next_val_reg/CLR, fpgaagc/traya/a15/NOR35450/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2903 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35451/next_val_reg/CLR, fpgaagc/traya/a15/NOR35451/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2904 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35452/next_val_reg/CLR, fpgaagc/traya/a15/NOR35452/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2905 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35453/next_val_reg/CLR, fpgaagc/traya/a15/NOR35453/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2906 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35454/next_val_reg/CLR, fpgaagc/traya/a15/NOR35454/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2907 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35455/next_val_reg/CLR, fpgaagc/traya/a15/NOR35455/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2908 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35456/next_val_reg/CLR, fpgaagc/traya/a15/NOR35456/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2909 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35457/next_val_reg/CLR, fpgaagc/traya/a15/NOR35457/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2910 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR35458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR35458/next_val_reg/CLR, fpgaagc/traya/a15/NOR35458/prev_val_reg/CLR, fpgaagc/traya/a15/NOR35458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2911 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a15/NOR52462/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a15/NOR52462/next_val_reg/CLR, fpgaagc/traya/a15/NOR52462/prev_val_reg/CLR, fpgaagc/traya/a15/NOR52462/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2912 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43101/next_val_reg/CLR, fpgaagc/traya/a16/NOR43101/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2913 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43102/next_val_reg/PRE, fpgaagc/traya/a16/NOR43102/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43102/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2914 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43103/next_val_reg/CLR, fpgaagc/traya/a16/NOR43103/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2915 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43104/next_val_reg/CLR, fpgaagc/traya/a16/NOR43104/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2916 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43106/next_val_reg/CLR, fpgaagc/traya/a16/NOR43106/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2917 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43107/next_val_reg/CLR, fpgaagc/traya/a16/NOR43107/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2918 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43108/next_val_reg/PRE, fpgaagc/traya/a16/NOR43108/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43108/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2919 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43109/next_val_reg/CLR, fpgaagc/traya/a16/NOR43109/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2920 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43110/next_val_reg/CLR, fpgaagc/traya/a16/NOR43110/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2921 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43112/next_val_reg/CLR, fpgaagc/traya/a16/NOR43112/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2922 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43113/next_val_reg/CLR, fpgaagc/traya/a16/NOR43113/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2923 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43114/next_val_reg/PRE, fpgaagc/traya/a16/NOR43114/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43114/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2924 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43115/next_val_reg/CLR, fpgaagc/traya/a16/NOR43115/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2925 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43116/next_val_reg/CLR, fpgaagc/traya/a16/NOR43116/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2926 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43118/next_val_reg/CLR, fpgaagc/traya/a16/NOR43118/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2927 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43119/next_val_reg/CLR, fpgaagc/traya/a16/NOR43119/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2928 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43120/next_val_reg/PRE, fpgaagc/traya/a16/NOR43120/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43120/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2929 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43121/next_val_reg/CLR, fpgaagc/traya/a16/NOR43121/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2930 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43122/next_val_reg/CLR, fpgaagc/traya/a16/NOR43122/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2931 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43124/next_val_reg/CLR, fpgaagc/traya/a16/NOR43124/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2932 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43125/next_val_reg/CLR, fpgaagc/traya/a16/NOR43125/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2933 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43126/next_val_reg/PRE, fpgaagc/traya/a16/NOR43126/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43126/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2934 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43127/next_val_reg/CLR, fpgaagc/traya/a16/NOR43127/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2935 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43128/next_val_reg/CLR, fpgaagc/traya/a16/NOR43128/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2936 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43130/next_val_reg/CLR, fpgaagc/traya/a16/NOR43130/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2937 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43131/next_val_reg/CLR, fpgaagc/traya/a16/NOR43131/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2938 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43132/next_val_reg/PRE, fpgaagc/traya/a16/NOR43132/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43132/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2939 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43133/next_val_reg/CLR, fpgaagc/traya/a16/NOR43133/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2940 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43134/next_val_reg/CLR, fpgaagc/traya/a16/NOR43134/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2941 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43136/next_val_reg/CLR, fpgaagc/traya/a16/NOR43136/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2942 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43137/next_val_reg/CLR, fpgaagc/traya/a16/NOR43137/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2943 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43138/next_val_reg/PRE, fpgaagc/traya/a16/NOR43138/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43138/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2944 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43139/next_val_reg/CLR, fpgaagc/traya/a16/NOR43139/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2945 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43140/next_val_reg/CLR, fpgaagc/traya/a16/NOR43140/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2946 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43142/next_val_reg/CLR, fpgaagc/traya/a16/NOR43142/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2947 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43143/next_val_reg/CLR, fpgaagc/traya/a16/NOR43143/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2948 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43144/next_val_reg/PRE, fpgaagc/traya/a16/NOR43144/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43144/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2949 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43145/next_val_reg/CLR, fpgaagc/traya/a16/NOR43145/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2950 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43146/next_val_reg/CLR, fpgaagc/traya/a16/NOR43146/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2951 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43148/next_val_reg/CLR, fpgaagc/traya/a16/NOR43148/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2952 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43149/next_val_reg/CLR, fpgaagc/traya/a16/NOR43149/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2953 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43151/next_val_reg/CLR, fpgaagc/traya/a16/NOR43151/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2954 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43152/next_val_reg/CLR, fpgaagc/traya/a16/NOR43152/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2955 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43153/next_val_reg/CLR, fpgaagc/traya/a16/NOR43153/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2956 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43154/next_val_reg/CLR, fpgaagc/traya/a16/NOR43154/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2957 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43156/next_val_reg/CLR, fpgaagc/traya/a16/NOR43156/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2958 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43157/next_val_reg/PRE, fpgaagc/traya/a16/NOR43157/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43157/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2959 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43158/next_val_reg/CLR, fpgaagc/traya/a16/NOR43158/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2960 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43159/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43159/next_val_reg/CLR, fpgaagc/traya/a16/NOR43159/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43159/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2961 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43201/next_val_reg/CLR, fpgaagc/traya/a16/NOR43201/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2962 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43202/next_val_reg/PRE, fpgaagc/traya/a16/NOR43202/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43202/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2963 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43203/next_val_reg/CLR, fpgaagc/traya/a16/NOR43203/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2964 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43204/next_val_reg/CLR, fpgaagc/traya/a16/NOR43204/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2965 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43206/next_val_reg/CLR, fpgaagc/traya/a16/NOR43206/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2966 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43207/next_val_reg/CLR, fpgaagc/traya/a16/NOR43207/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2967 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43209/next_val_reg/CLR, fpgaagc/traya/a16/NOR43209/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2968 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43210/next_val_reg/CLR, fpgaagc/traya/a16/NOR43210/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2969 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43211/next_val_reg/CLR, fpgaagc/traya/a16/NOR43211/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2970 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43213/next_val_reg/CLR, fpgaagc/traya/a16/NOR43213/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2971 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43214/next_val_reg/CLR, fpgaagc/traya/a16/NOR43214/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2972 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43216/next_val_reg/CLR, fpgaagc/traya/a16/NOR43216/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2973 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43217/next_val_reg/CLR, fpgaagc/traya/a16/NOR43217/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2974 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43219/next_val_reg/CLR, fpgaagc/traya/a16/NOR43219/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2975 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43220/next_val_reg/PRE, fpgaagc/traya/a16/NOR43220/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2976 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43221/next_val_reg/CLR, fpgaagc/traya/a16/NOR43221/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2977 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43222/next_val_reg/CLR, fpgaagc/traya/a16/NOR43222/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2978 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43224/next_val_reg/CLR, fpgaagc/traya/a16/NOR43224/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2979 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43225/next_val_reg/PRE, fpgaagc/traya/a16/NOR43225/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43225/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2980 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43226/next_val_reg/CLR, fpgaagc/traya/a16/NOR43226/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2981 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43227/next_val_reg/CLR, fpgaagc/traya/a16/NOR43227/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2982 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43230/next_val_reg/CLR, fpgaagc/traya/a16/NOR43230/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2983 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43231/next_val_reg/PRE, fpgaagc/traya/a16/NOR43231/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43231/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2984 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43232/next_val_reg/CLR, fpgaagc/traya/a16/NOR43232/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2985 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43233/next_val_reg/CLR, fpgaagc/traya/a16/NOR43233/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2986 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43235/next_val_reg/CLR, fpgaagc/traya/a16/NOR43235/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2987 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43236/next_val_reg/PRE, fpgaagc/traya/a16/NOR43236/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43236/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2988 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43237/next_val_reg/CLR, fpgaagc/traya/a16/NOR43237/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2989 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43238/next_val_reg/CLR, fpgaagc/traya/a16/NOR43238/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2990 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43240/next_val_reg/CLR, fpgaagc/traya/a16/NOR43240/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2991 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43241/next_val_reg/PRE, fpgaagc/traya/a16/NOR43241/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43241/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2992 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43242/next_val_reg/CLR, fpgaagc/traya/a16/NOR43242/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2993 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43243/next_val_reg/CLR, fpgaagc/traya/a16/NOR43243/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2994 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43245/next_val_reg/CLR, fpgaagc/traya/a16/NOR43245/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2995 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43246/next_val_reg/PRE, fpgaagc/traya/a16/NOR43246/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43246/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2996 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43247/next_val_reg/CLR, fpgaagc/traya/a16/NOR43247/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2997 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43248/next_val_reg/CLR, fpgaagc/traya/a16/NOR43248/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2998 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43250/next_val_reg/CLR, fpgaagc/traya/a16/NOR43250/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2999 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43251/next_val_reg/PRE, fpgaagc/traya/a16/NOR43251/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43251/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3000 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43252/next_val_reg/CLR, fpgaagc/traya/a16/NOR43252/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3001 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43253/next_val_reg/CLR, fpgaagc/traya/a16/NOR43253/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3002 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43255/next_val_reg/CLR, fpgaagc/traya/a16/NOR43255/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3003 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43256/next_val_reg/PRE, fpgaagc/traya/a16/NOR43256/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43256/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3004 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43257/next_val_reg/CLR, fpgaagc/traya/a16/NOR43257/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3005 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43258/next_val_reg/CLR, fpgaagc/traya/a16/NOR43258/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3006 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43301/next_val_reg/CLR, fpgaagc/traya/a16/NOR43301/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3007 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43303/next_val_reg/PRE, fpgaagc/traya/a16/NOR43303/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43303/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3008 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43304/next_val_reg/CLR, fpgaagc/traya/a16/NOR43304/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3009 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43305/next_val_reg/CLR, fpgaagc/traya/a16/NOR43305/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3010 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43306/next_val_reg/CLR, fpgaagc/traya/a16/NOR43306/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3011 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43307/next_val_reg/PRE, fpgaagc/traya/a16/NOR43307/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43307/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3012 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43308/next_val_reg/CLR, fpgaagc/traya/a16/NOR43308/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3013 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43309/next_val_reg/CLR, fpgaagc/traya/a16/NOR43309/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3014 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43311/next_val_reg/CLR, fpgaagc/traya/a16/NOR43311/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3015 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43313/next_val_reg/PRE, fpgaagc/traya/a16/NOR43313/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43313/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3016 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43314/next_val_reg/CLR, fpgaagc/traya/a16/NOR43314/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3017 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43315/next_val_reg/CLR, fpgaagc/traya/a16/NOR43315/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3018 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43316/next_val_reg/CLR, fpgaagc/traya/a16/NOR43316/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3019 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43317/next_val_reg/PRE, fpgaagc/traya/a16/NOR43317/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43317/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3020 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43318/next_val_reg/CLR, fpgaagc/traya/a16/NOR43318/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3021 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43319/next_val_reg/CLR, fpgaagc/traya/a16/NOR43319/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3022 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43321/next_val_reg/CLR, fpgaagc/traya/a16/NOR43321/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3023 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43323/next_val_reg/PRE, fpgaagc/traya/a16/NOR43323/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43323/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3024 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43324/next_val_reg/CLR, fpgaagc/traya/a16/NOR43324/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3025 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43325/next_val_reg/CLR, fpgaagc/traya/a16/NOR43325/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3026 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43326/next_val_reg/CLR, fpgaagc/traya/a16/NOR43326/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3027 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43327/next_val_reg/PRE, fpgaagc/traya/a16/NOR43327/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43327/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3028 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43328/next_val_reg/CLR, fpgaagc/traya/a16/NOR43328/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3029 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43329/next_val_reg/CLR, fpgaagc/traya/a16/NOR43329/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3030 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43331/next_val_reg/CLR, fpgaagc/traya/a16/NOR43331/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3031 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43333/next_val_reg/PRE, fpgaagc/traya/a16/NOR43333/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43333/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3032 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43334/next_val_reg/CLR, fpgaagc/traya/a16/NOR43334/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3033 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43335/next_val_reg/CLR, fpgaagc/traya/a16/NOR43335/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3034 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43336/next_val_reg/CLR, fpgaagc/traya/a16/NOR43336/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3035 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43337/next_val_reg/PRE, fpgaagc/traya/a16/NOR43337/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43337/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3036 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43338/next_val_reg/CLR, fpgaagc/traya/a16/NOR43338/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3037 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43339/next_val_reg/CLR, fpgaagc/traya/a16/NOR43339/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3038 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43341/next_val_reg/CLR, fpgaagc/traya/a16/NOR43341/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3039 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43343/next_val_reg/PRE, fpgaagc/traya/a16/NOR43343/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43343/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3040 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43344/next_val_reg/CLR, fpgaagc/traya/a16/NOR43344/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3041 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43345/next_val_reg/CLR, fpgaagc/traya/a16/NOR43345/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3042 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43346/next_val_reg/CLR, fpgaagc/traya/a16/NOR43346/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3043 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43349/next_val_reg/CLR, fpgaagc/traya/a16/NOR43349/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3044 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43350/next_val_reg/CLR, fpgaagc/traya/a16/NOR43350/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3045 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43351/next_val_reg/CLR, fpgaagc/traya/a16/NOR43351/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3046 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43352/next_val_reg/CLR, fpgaagc/traya/a16/NOR43352/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3047 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43355/next_val_reg/CLR, fpgaagc/traya/a16/NOR43355/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3048 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43356/next_val_reg/CLR, fpgaagc/traya/a16/NOR43356/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3049 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43402/next_val_reg/CLR, fpgaagc/traya/a16/NOR43402/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43402/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3050 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43403/next_val_reg/CLR, fpgaagc/traya/a16/NOR43403/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3051 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43404/next_val_reg/PRE, fpgaagc/traya/a16/NOR43404/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43404/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3052 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43405/next_val_reg/CLR, fpgaagc/traya/a16/NOR43405/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3053 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43407/next_val_reg/CLR, fpgaagc/traya/a16/NOR43407/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3054 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43408/next_val_reg/CLR, fpgaagc/traya/a16/NOR43408/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3055 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43409/next_val_reg/PRE, fpgaagc/traya/a16/NOR43409/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43409/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3056 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43410/next_val_reg/CLR, fpgaagc/traya/a16/NOR43410/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3057 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43411/next_val_reg/CLR, fpgaagc/traya/a16/NOR43411/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3058 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43412/next_val_reg/CLR, fpgaagc/traya/a16/NOR43412/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3059 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43413/next_val_reg/CLR, fpgaagc/traya/a16/NOR43413/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3060 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43414/next_val_reg/CLR, fpgaagc/traya/a16/NOR43414/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3061 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43415/next_val_reg/CLR, fpgaagc/traya/a16/NOR43415/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3062 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43416/next_val_reg/PRE, fpgaagc/traya/a16/NOR43416/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43416/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3063 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43417/next_val_reg/CLR, fpgaagc/traya/a16/NOR43417/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3064 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43419/next_val_reg/CLR, fpgaagc/traya/a16/NOR43419/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3065 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43420/next_val_reg/CLR, fpgaagc/traya/a16/NOR43420/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3066 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43421/next_val_reg/PRE, fpgaagc/traya/a16/NOR43421/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43421/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3067 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43422/next_val_reg/CLR, fpgaagc/traya/a16/NOR43422/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3068 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43423/next_val_reg/CLR, fpgaagc/traya/a16/NOR43423/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3069 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43424/next_val_reg/CLR, fpgaagc/traya/a16/NOR43424/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3070 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43425/next_val_reg/CLR, fpgaagc/traya/a16/NOR43425/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3071 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43426/next_val_reg/CLR, fpgaagc/traya/a16/NOR43426/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3072 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43427/next_val_reg/CLR, fpgaagc/traya/a16/NOR43427/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3073 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43428/next_val_reg/CLR, fpgaagc/traya/a16/NOR43428/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3074 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43429/next_val_reg/CLR, fpgaagc/traya/a16/NOR43429/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3075 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43430/next_val_reg/PRE, fpgaagc/traya/a16/NOR43430/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43430/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3076 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43431/next_val_reg/CLR, fpgaagc/traya/a16/NOR43431/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3077 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43433/next_val_reg/CLR, fpgaagc/traya/a16/NOR43433/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3078 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43434/next_val_reg/PRE, fpgaagc/traya/a16/NOR43434/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43434/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3079 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43435/next_val_reg/CLR, fpgaagc/traya/a16/NOR43435/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3080 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43436/next_val_reg/CLR, fpgaagc/traya/a16/NOR43436/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3081 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43437/next_val_reg/CLR, fpgaagc/traya/a16/NOR43437/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3082 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43438/next_val_reg/CLR, fpgaagc/traya/a16/NOR43438/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3083 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43439/next_val_reg/CLR, fpgaagc/traya/a16/NOR43439/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3084 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43441/next_val_reg/CLR, fpgaagc/traya/a16/NOR43441/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3085 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43442/next_val_reg/CLR, fpgaagc/traya/a16/NOR43442/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3086 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43443/next_val_reg/CLR, fpgaagc/traya/a16/NOR43443/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3087 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43444/next_val_reg/PRE, fpgaagc/traya/a16/NOR43444/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43444/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3088 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43445/next_val_reg/CLR, fpgaagc/traya/a16/NOR43445/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3089 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43446/next_val_reg/CLR, fpgaagc/traya/a16/NOR43446/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3090 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43447/next_val_reg/PRE, fpgaagc/traya/a16/NOR43447/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43447/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3091 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43448/next_val_reg/CLR, fpgaagc/traya/a16/NOR43448/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3092 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43449/next_val_reg/CLR, fpgaagc/traya/a16/NOR43449/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3093 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43452/next_val_reg/CLR, fpgaagc/traya/a16/NOR43452/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3094 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43453/next_val_reg/CLR, fpgaagc/traya/a16/NOR43453/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3095 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43454/next_val_reg/PRE, fpgaagc/traya/a16/NOR43454/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43454/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3096 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43455/next_val_reg/CLR, fpgaagc/traya/a16/NOR43455/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3097 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43456/next_val_reg/CLR, fpgaagc/traya/a16/NOR43456/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3098 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43457/next_val_reg/PRE, fpgaagc/traya/a16/NOR43457/prev_val_reg/PRE, fpgaagc/traya/a16/NOR43457/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3099 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43458/next_val_reg/CLR, fpgaagc/traya/a16/NOR43458/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3100 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a16/NOR43459/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a16/NOR43459/next_val_reg/CLR, fpgaagc/traya/a16/NOR43459/prev_val_reg/CLR, fpgaagc/traya/a16/NOR43459/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3101 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44101/next_val_reg/CLR, fpgaagc/traya/a17/NOR44101/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3102 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44102/next_val_reg/CLR, fpgaagc/traya/a17/NOR44102/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3103 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44103/next_val_reg/CLR, fpgaagc/traya/a17/NOR44103/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3104 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44104/next_val_reg/CLR, fpgaagc/traya/a17/NOR44104/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3105 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44105/next_val_reg/CLR, fpgaagc/traya/a17/NOR44105/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3106 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44106/next_val_reg/CLR, fpgaagc/traya/a17/NOR44106/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3107 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44107/next_val_reg/CLR, fpgaagc/traya/a17/NOR44107/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3108 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44108/next_val_reg/CLR, fpgaagc/traya/a17/NOR44108/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3109 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44109/next_val_reg/CLR, fpgaagc/traya/a17/NOR44109/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44109/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3110 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44110/next_val_reg/CLR, fpgaagc/traya/a17/NOR44110/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3111 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44111/next_val_reg/CLR, fpgaagc/traya/a17/NOR44111/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3112 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44112/next_val_reg/CLR, fpgaagc/traya/a17/NOR44112/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3113 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44113/next_val_reg/CLR, fpgaagc/traya/a17/NOR44113/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3114 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44114/next_val_reg/CLR, fpgaagc/traya/a17/NOR44114/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3115 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44115/next_val_reg/CLR, fpgaagc/traya/a17/NOR44115/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3116 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44116/next_val_reg/CLR, fpgaagc/traya/a17/NOR44116/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3117 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44117/next_val_reg/CLR, fpgaagc/traya/a17/NOR44117/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3118 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44118/next_val_reg/CLR, fpgaagc/traya/a17/NOR44118/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3119 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44119/next_val_reg/CLR, fpgaagc/traya/a17/NOR44119/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3120 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44120/next_val_reg/CLR, fpgaagc/traya/a17/NOR44120/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3121 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44121/next_val_reg/CLR, fpgaagc/traya/a17/NOR44121/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3122 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44122/next_val_reg/CLR, fpgaagc/traya/a17/NOR44122/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3123 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44123/next_val_reg/CLR, fpgaagc/traya/a17/NOR44123/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3124 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44124/next_val_reg/CLR, fpgaagc/traya/a17/NOR44124/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3125 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44125/next_val_reg/CLR, fpgaagc/traya/a17/NOR44125/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3126 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44126/next_val_reg/CLR, fpgaagc/traya/a17/NOR44126/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3127 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44127/next_val_reg/CLR, fpgaagc/traya/a17/NOR44127/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3128 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44128/next_val_reg/CLR, fpgaagc/traya/a17/NOR44128/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3129 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44129/next_val_reg/CLR, fpgaagc/traya/a17/NOR44129/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3130 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44130/next_val_reg/CLR, fpgaagc/traya/a17/NOR44130/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3131 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44131/next_val_reg/CLR, fpgaagc/traya/a17/NOR44131/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3132 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44132/next_val_reg/CLR, fpgaagc/traya/a17/NOR44132/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3133 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44133/next_val_reg/CLR, fpgaagc/traya/a17/NOR44133/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3134 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44134/next_val_reg/CLR, fpgaagc/traya/a17/NOR44134/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3135 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44135/next_val_reg/CLR, fpgaagc/traya/a17/NOR44135/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3136 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44136/next_val_reg/CLR, fpgaagc/traya/a17/NOR44136/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3137 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44137/next_val_reg/CLR, fpgaagc/traya/a17/NOR44137/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3138 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44138/next_val_reg/CLR, fpgaagc/traya/a17/NOR44138/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3139 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44139/next_val_reg/CLR, fpgaagc/traya/a17/NOR44139/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3140 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44140/next_val_reg/CLR, fpgaagc/traya/a17/NOR44140/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3141 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44141/next_val_reg/CLR, fpgaagc/traya/a17/NOR44141/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3142 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44143/next_val_reg/CLR, fpgaagc/traya/a17/NOR44143/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3143 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44144/next_val_reg/CLR, fpgaagc/traya/a17/NOR44144/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3144 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44145/next_val_reg/CLR, fpgaagc/traya/a17/NOR44145/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3145 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44146/next_val_reg/CLR, fpgaagc/traya/a17/NOR44146/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3146 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44149/next_val_reg/CLR, fpgaagc/traya/a17/NOR44149/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3147 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44150/next_val_reg/CLR, fpgaagc/traya/a17/NOR44150/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3148 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44153/next_val_reg/CLR, fpgaagc/traya/a17/NOR44153/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3149 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44154/next_val_reg/CLR, fpgaagc/traya/a17/NOR44154/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3150 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44157/next_val_reg/CLR, fpgaagc/traya/a17/NOR44157/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3151 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44158/next_val_reg/CLR, fpgaagc/traya/a17/NOR44158/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3152 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44201/next_val_reg/CLR, fpgaagc/traya/a17/NOR44201/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3153 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44202/next_val_reg/CLR, fpgaagc/traya/a17/NOR44202/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3154 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44203/next_val_reg/CLR, fpgaagc/traya/a17/NOR44203/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3155 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44204/next_val_reg/CLR, fpgaagc/traya/a17/NOR44204/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3156 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44205/next_val_reg/CLR, fpgaagc/traya/a17/NOR44205/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3157 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44206/next_val_reg/CLR, fpgaagc/traya/a17/NOR44206/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3158 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44207/next_val_reg/CLR, fpgaagc/traya/a17/NOR44207/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3159 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44208/next_val_reg/CLR, fpgaagc/traya/a17/NOR44208/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3160 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44209/next_val_reg/PRE, fpgaagc/traya/a17/NOR44209/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44209/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3161 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44210/next_val_reg/CLR, fpgaagc/traya/a17/NOR44210/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3162 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44211/next_val_reg/CLR, fpgaagc/traya/a17/NOR44211/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3163 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44212/next_val_reg/CLR, fpgaagc/traya/a17/NOR44212/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3164 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44213/next_val_reg/PRE, fpgaagc/traya/a17/NOR44213/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44213/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3165 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44214/next_val_reg/CLR, fpgaagc/traya/a17/NOR44214/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3166 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44215/next_val_reg/CLR, fpgaagc/traya/a17/NOR44215/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3167 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44216/next_val_reg/CLR, fpgaagc/traya/a17/NOR44216/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3168 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44217/next_val_reg/CLR, fpgaagc/traya/a17/NOR44217/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3169 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44218/next_val_reg/CLR, fpgaagc/traya/a17/NOR44218/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3170 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44219/next_val_reg/CLR, fpgaagc/traya/a17/NOR44219/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3171 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44220/next_val_reg/CLR, fpgaagc/traya/a17/NOR44220/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3172 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44221/next_val_reg/CLR, fpgaagc/traya/a17/NOR44221/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3173 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44222/next_val_reg/CLR, fpgaagc/traya/a17/NOR44222/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3174 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44223/next_val_reg/CLR, fpgaagc/traya/a17/NOR44223/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3175 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44224/next_val_reg/PRE, fpgaagc/traya/a17/NOR44224/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44224/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3176 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44225/next_val_reg/CLR, fpgaagc/traya/a17/NOR44225/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3177 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44226/next_val_reg/CLR, fpgaagc/traya/a17/NOR44226/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3178 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44227/next_val_reg/CLR, fpgaagc/traya/a17/NOR44227/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3179 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44228/next_val_reg/PRE, fpgaagc/traya/a17/NOR44228/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44228/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3180 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44229/next_val_reg/CLR, fpgaagc/traya/a17/NOR44229/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3181 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44230/next_val_reg/CLR, fpgaagc/traya/a17/NOR44230/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3182 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44231/next_val_reg/CLR, fpgaagc/traya/a17/NOR44231/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3183 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44232/next_val_reg/CLR, fpgaagc/traya/a17/NOR44232/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3184 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44233/next_val_reg/CLR, fpgaagc/traya/a17/NOR44233/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3185 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44234/next_val_reg/CLR, fpgaagc/traya/a17/NOR44234/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3186 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44235/next_val_reg/CLR, fpgaagc/traya/a17/NOR44235/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3187 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44236/next_val_reg/CLR, fpgaagc/traya/a17/NOR44236/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3188 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44237/next_val_reg/CLR, fpgaagc/traya/a17/NOR44237/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3189 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44238/next_val_reg/CLR, fpgaagc/traya/a17/NOR44238/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3190 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44239/next_val_reg/CLR, fpgaagc/traya/a17/NOR44239/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3191 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44240/next_val_reg/CLR, fpgaagc/traya/a17/NOR44240/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3192 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44241/next_val_reg/CLR, fpgaagc/traya/a17/NOR44241/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3193 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44242/next_val_reg/CLR, fpgaagc/traya/a17/NOR44242/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3194 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44243/next_val_reg/CLR, fpgaagc/traya/a17/NOR44243/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3195 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44244/next_val_reg/CLR, fpgaagc/traya/a17/NOR44244/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3196 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44245/next_val_reg/CLR, fpgaagc/traya/a17/NOR44245/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3197 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44246/next_val_reg/CLR, fpgaagc/traya/a17/NOR44246/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3198 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44247/next_val_reg/CLR, fpgaagc/traya/a17/NOR44247/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3199 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44248/next_val_reg/CLR, fpgaagc/traya/a17/NOR44248/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3200 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44249/next_val_reg/CLR, fpgaagc/traya/a17/NOR44249/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3201 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44250/next_val_reg/CLR, fpgaagc/traya/a17/NOR44250/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3202 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44251/next_val_reg/PRE, fpgaagc/traya/a17/NOR44251/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44251/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3203 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44252/next_val_reg/CLR, fpgaagc/traya/a17/NOR44252/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3204 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44253/next_val_reg/CLR, fpgaagc/traya/a17/NOR44253/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3205 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44254/next_val_reg/CLR, fpgaagc/traya/a17/NOR44254/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3206 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44255/next_val_reg/PRE, fpgaagc/traya/a17/NOR44255/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44255/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3207 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44256/next_val_reg/CLR, fpgaagc/traya/a17/NOR44256/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44256/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3208 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44257/next_val_reg/CLR, fpgaagc/traya/a17/NOR44257/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3209 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44258/next_val_reg/CLR, fpgaagc/traya/a17/NOR44258/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3210 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44259/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44259/next_val_reg/CLR, fpgaagc/traya/a17/NOR44259/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44259/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3211 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44301/next_val_reg/CLR, fpgaagc/traya/a17/NOR44301/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3212 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44302/next_val_reg/PRE, fpgaagc/traya/a17/NOR44302/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44302/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3213 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44303/next_val_reg/CLR, fpgaagc/traya/a17/NOR44303/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3214 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44304/next_val_reg/CLR, fpgaagc/traya/a17/NOR44304/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3215 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44305/next_val_reg/CLR, fpgaagc/traya/a17/NOR44305/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3216 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44306/next_val_reg/CLR, fpgaagc/traya/a17/NOR44306/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3217 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44307/next_val_reg/CLR, fpgaagc/traya/a17/NOR44307/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3218 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44308/next_val_reg/PRE, fpgaagc/traya/a17/NOR44308/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44308/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3219 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44309/next_val_reg/CLR, fpgaagc/traya/a17/NOR44309/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3220 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44310/next_val_reg/CLR, fpgaagc/traya/a17/NOR44310/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3221 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44311/next_val_reg/CLR, fpgaagc/traya/a17/NOR44311/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3222 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44312/next_val_reg/CLR, fpgaagc/traya/a17/NOR44312/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3223 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44313/next_val_reg/CLR, fpgaagc/traya/a17/NOR44313/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3224 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44314/next_val_reg/PRE, fpgaagc/traya/a17/NOR44314/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44314/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3225 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44315/next_val_reg/CLR, fpgaagc/traya/a17/NOR44315/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3226 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44316/next_val_reg/CLR, fpgaagc/traya/a17/NOR44316/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3227 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44317/next_val_reg/CLR, fpgaagc/traya/a17/NOR44317/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3228 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44318/next_val_reg/CLR, fpgaagc/traya/a17/NOR44318/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3229 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44319/next_val_reg/CLR, fpgaagc/traya/a17/NOR44319/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3230 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44320/next_val_reg/PRE, fpgaagc/traya/a17/NOR44320/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44320/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3231 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44321/next_val_reg/CLR, fpgaagc/traya/a17/NOR44321/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3232 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44322/next_val_reg/CLR, fpgaagc/traya/a17/NOR44322/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3233 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44323/next_val_reg/CLR, fpgaagc/traya/a17/NOR44323/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3234 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44324/next_val_reg/CLR, fpgaagc/traya/a17/NOR44324/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3235 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44325/next_val_reg/CLR, fpgaagc/traya/a17/NOR44325/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3236 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44326/next_val_reg/PRE, fpgaagc/traya/a17/NOR44326/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44326/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3237 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44327/next_val_reg/CLR, fpgaagc/traya/a17/NOR44327/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3238 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44328/next_val_reg/CLR, fpgaagc/traya/a17/NOR44328/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3239 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44329/next_val_reg/CLR, fpgaagc/traya/a17/NOR44329/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3240 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44330/next_val_reg/CLR, fpgaagc/traya/a17/NOR44330/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3241 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44331/next_val_reg/CLR, fpgaagc/traya/a17/NOR44331/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3242 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44332/next_val_reg/PRE, fpgaagc/traya/a17/NOR44332/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44332/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3243 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44333/next_val_reg/CLR, fpgaagc/traya/a17/NOR44333/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3244 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44334/next_val_reg/CLR, fpgaagc/traya/a17/NOR44334/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3245 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44335/next_val_reg/CLR, fpgaagc/traya/a17/NOR44335/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3246 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44336/next_val_reg/CLR, fpgaagc/traya/a17/NOR44336/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3247 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44337/next_val_reg/CLR, fpgaagc/traya/a17/NOR44337/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3248 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44338/next_val_reg/PRE, fpgaagc/traya/a17/NOR44338/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44338/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3249 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44339/next_val_reg/CLR, fpgaagc/traya/a17/NOR44339/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3250 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44340/next_val_reg/CLR, fpgaagc/traya/a17/NOR44340/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3251 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44341/next_val_reg/CLR, fpgaagc/traya/a17/NOR44341/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3252 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44342/next_val_reg/CLR, fpgaagc/traya/a17/NOR44342/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3253 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44343/next_val_reg/CLR, fpgaagc/traya/a17/NOR44343/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3254 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44344/next_val_reg/PRE, fpgaagc/traya/a17/NOR44344/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44344/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3255 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44345/next_val_reg/CLR, fpgaagc/traya/a17/NOR44345/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3256 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44346/next_val_reg/CLR, fpgaagc/traya/a17/NOR44346/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3257 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44347/next_val_reg/CLR, fpgaagc/traya/a17/NOR44347/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3258 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44348/next_val_reg/CLR, fpgaagc/traya/a17/NOR44348/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3259 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44349/next_val_reg/CLR, fpgaagc/traya/a17/NOR44349/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3260 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44350/next_val_reg/PRE, fpgaagc/traya/a17/NOR44350/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44350/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3261 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44351/next_val_reg/CLR, fpgaagc/traya/a17/NOR44351/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3262 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44352/next_val_reg/CLR, fpgaagc/traya/a17/NOR44352/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3263 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44353/next_val_reg/CLR, fpgaagc/traya/a17/NOR44353/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3264 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44354/next_val_reg/CLR, fpgaagc/traya/a17/NOR44354/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3265 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44355/next_val_reg/CLR, fpgaagc/traya/a17/NOR44355/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3266 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44356/next_val_reg/PRE, fpgaagc/traya/a17/NOR44356/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44356/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3267 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44357/next_val_reg/CLR, fpgaagc/traya/a17/NOR44357/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3268 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44358/next_val_reg/CLR, fpgaagc/traya/a17/NOR44358/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3269 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44359/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44359/next_val_reg/CLR, fpgaagc/traya/a17/NOR44359/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44359/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3270 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44360/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44360/next_val_reg/CLR, fpgaagc/traya/a17/NOR44360/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44360/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3271 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44401/next_val_reg/CLR, fpgaagc/traya/a17/NOR44401/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3272 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44402/next_val_reg/PRE, fpgaagc/traya/a17/NOR44402/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44402/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3273 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44403/next_val_reg/CLR, fpgaagc/traya/a17/NOR44403/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3274 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44404/next_val_reg/CLR, fpgaagc/traya/a17/NOR44404/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3275 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44405/next_val_reg/CLR, fpgaagc/traya/a17/NOR44405/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3276 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44406/next_val_reg/CLR, fpgaagc/traya/a17/NOR44406/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3277 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44407/next_val_reg/CLR, fpgaagc/traya/a17/NOR44407/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3278 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44408/next_val_reg/PRE, fpgaagc/traya/a17/NOR44408/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44408/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3279 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44409/next_val_reg/CLR, fpgaagc/traya/a17/NOR44409/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3280 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44410/next_val_reg/CLR, fpgaagc/traya/a17/NOR44410/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3281 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44411/next_val_reg/CLR, fpgaagc/traya/a17/NOR44411/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3282 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44412/next_val_reg/CLR, fpgaagc/traya/a17/NOR44412/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3283 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44413/next_val_reg/CLR, fpgaagc/traya/a17/NOR44413/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3284 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44414/next_val_reg/PRE, fpgaagc/traya/a17/NOR44414/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44414/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3285 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44415/next_val_reg/CLR, fpgaagc/traya/a17/NOR44415/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3286 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44416/next_val_reg/CLR, fpgaagc/traya/a17/NOR44416/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3287 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44417/next_val_reg/CLR, fpgaagc/traya/a17/NOR44417/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3288 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44418/next_val_reg/CLR, fpgaagc/traya/a17/NOR44418/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3289 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44419/next_val_reg/CLR, fpgaagc/traya/a17/NOR44419/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3290 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44420/next_val_reg/PRE, fpgaagc/traya/a17/NOR44420/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44420/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3291 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44421/next_val_reg/CLR, fpgaagc/traya/a17/NOR44421/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3292 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44422/next_val_reg/CLR, fpgaagc/traya/a17/NOR44422/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3293 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44423/next_val_reg/CLR, fpgaagc/traya/a17/NOR44423/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3294 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44424/next_val_reg/CLR, fpgaagc/traya/a17/NOR44424/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3295 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44425/next_val_reg/CLR, fpgaagc/traya/a17/NOR44425/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3296 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44426/next_val_reg/PRE, fpgaagc/traya/a17/NOR44426/prev_val_reg/PRE, fpgaagc/traya/a17/NOR44426/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3297 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44427/next_val_reg/CLR, fpgaagc/traya/a17/NOR44427/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3298 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44428/next_val_reg/CLR, fpgaagc/traya/a17/NOR44428/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3299 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44429/next_val_reg/CLR, fpgaagc/traya/a17/NOR44429/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3300 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44430/next_val_reg/CLR, fpgaagc/traya/a17/NOR44430/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3301 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44431/next_val_reg/CLR, fpgaagc/traya/a17/NOR44431/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3302 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44432/next_val_reg/CLR, fpgaagc/traya/a17/NOR44432/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44432/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3303 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44435/next_val_reg/CLR, fpgaagc/traya/a17/NOR44435/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3304 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44436/next_val_reg/CLR, fpgaagc/traya/a17/NOR44436/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3305 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44437/next_val_reg/CLR, fpgaagc/traya/a17/NOR44437/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3306 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44440/next_val_reg/CLR, fpgaagc/traya/a17/NOR44440/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3307 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44441/next_val_reg/CLR, fpgaagc/traya/a17/NOR44441/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3308 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44444/next_val_reg/CLR, fpgaagc/traya/a17/NOR44444/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3309 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44445/next_val_reg/CLR, fpgaagc/traya/a17/NOR44445/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3310 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44448/next_val_reg/CLR, fpgaagc/traya/a17/NOR44448/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3311 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44449/next_val_reg/CLR, fpgaagc/traya/a17/NOR44449/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3312 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44450/next_val_reg/CLR, fpgaagc/traya/a17/NOR44450/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3313 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44453/next_val_reg/CLR, fpgaagc/traya/a17/NOR44453/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3314 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44454/next_val_reg/CLR, fpgaagc/traya/a17/NOR44454/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3315 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a17/NOR44461/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a17/NOR44461/next_val_reg/CLR, fpgaagc/traya/a17/NOR44461/prev_val_reg/CLR, fpgaagc/traya/a17/NOR44461/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3316 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR42457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR42457/next_val_reg/CLR, fpgaagc/traya/a18/NOR42457/prev_val_reg/CLR, fpgaagc/traya/a18/NOR42457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3317 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45101/next_val_reg/PRE, fpgaagc/traya/a18/NOR45101/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45101/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3318 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45102/next_val_reg/CLR, fpgaagc/traya/a18/NOR45102/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3319 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45103/next_val_reg/CLR, fpgaagc/traya/a18/NOR45103/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3320 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45104/next_val_reg/CLR, fpgaagc/traya/a18/NOR45104/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3321 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45105/next_val_reg/PRE, fpgaagc/traya/a18/NOR45105/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45105/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3322 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45106/next_val_reg/CLR, fpgaagc/traya/a18/NOR45106/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45106/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3323 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45107/next_val_reg/CLR, fpgaagc/traya/a18/NOR45107/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3324 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45108/next_val_reg/CLR, fpgaagc/traya/a18/NOR45108/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3325 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45109/next_val_reg/PRE, fpgaagc/traya/a18/NOR45109/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45109/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3326 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45110/next_val_reg/CLR, fpgaagc/traya/a18/NOR45110/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3327 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45111/next_val_reg/CLR, fpgaagc/traya/a18/NOR45111/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3328 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45112/next_val_reg/CLR, fpgaagc/traya/a18/NOR45112/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3329 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45113/next_val_reg/PRE, fpgaagc/traya/a18/NOR45113/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45113/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3330 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45114/next_val_reg/CLR, fpgaagc/traya/a18/NOR45114/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3331 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45115/next_val_reg/CLR, fpgaagc/traya/a18/NOR45115/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3332 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45116/next_val_reg/CLR, fpgaagc/traya/a18/NOR45116/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3333 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45117/next_val_reg/PRE, fpgaagc/traya/a18/NOR45117/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45117/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3334 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45118/next_val_reg/CLR, fpgaagc/traya/a18/NOR45118/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3335 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45119/next_val_reg/CLR, fpgaagc/traya/a18/NOR45119/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3336 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45120/next_val_reg/CLR, fpgaagc/traya/a18/NOR45120/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3337 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45121/next_val_reg/CLR, fpgaagc/traya/a18/NOR45121/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3338 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45122/next_val_reg/CLR, fpgaagc/traya/a18/NOR45122/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3339 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45123/next_val_reg/CLR, fpgaagc/traya/a18/NOR45123/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3340 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45124/next_val_reg/CLR, fpgaagc/traya/a18/NOR45124/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45124/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3341 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45125/next_val_reg/CLR, fpgaagc/traya/a18/NOR45125/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3342 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45126/next_val_reg/CLR, fpgaagc/traya/a18/NOR45126/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3343 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45127/next_val_reg/CLR, fpgaagc/traya/a18/NOR45127/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3344 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45128/next_val_reg/CLR, fpgaagc/traya/a18/NOR45128/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3345 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45129/next_val_reg/PRE, fpgaagc/traya/a18/NOR45129/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45129/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3346 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45130/next_val_reg/CLR, fpgaagc/traya/a18/NOR45130/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3347 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45131/next_val_reg/CLR, fpgaagc/traya/a18/NOR45131/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3348 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45132/next_val_reg/CLR, fpgaagc/traya/a18/NOR45132/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3349 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45133/next_val_reg/CLR, fpgaagc/traya/a18/NOR45133/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3350 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45134/next_val_reg/CLR, fpgaagc/traya/a18/NOR45134/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3351 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45135/next_val_reg/PRE, fpgaagc/traya/a18/NOR45135/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45135/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3352 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45136/next_val_reg/CLR, fpgaagc/traya/a18/NOR45136/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3353 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45137/next_val_reg/CLR, fpgaagc/traya/a18/NOR45137/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3354 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45138/next_val_reg/PRE, fpgaagc/traya/a18/NOR45138/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45138/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3355 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45139/next_val_reg/CLR, fpgaagc/traya/a18/NOR45139/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3356 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45140/next_val_reg/CLR, fpgaagc/traya/a18/NOR45140/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3357 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45141/next_val_reg/CLR, fpgaagc/traya/a18/NOR45141/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3358 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45142/next_val_reg/PRE, fpgaagc/traya/a18/NOR45142/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45142/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3359 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45143/next_val_reg/CLR, fpgaagc/traya/a18/NOR45143/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3360 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45144/next_val_reg/CLR, fpgaagc/traya/a18/NOR45144/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3361 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45145/next_val_reg/PRE, fpgaagc/traya/a18/NOR45145/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45145/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3362 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45146/next_val_reg/CLR, fpgaagc/traya/a18/NOR45146/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3363 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45147/next_val_reg/CLR, fpgaagc/traya/a18/NOR45147/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3364 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45148/next_val_reg/CLR, fpgaagc/traya/a18/NOR45148/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3365 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45149/next_val_reg/CLR, fpgaagc/traya/a18/NOR45149/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3366 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45150/next_val_reg/PRE, fpgaagc/traya/a18/NOR45150/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45150/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3367 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45151/next_val_reg/CLR, fpgaagc/traya/a18/NOR45151/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3368 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45152/next_val_reg/CLR, fpgaagc/traya/a18/NOR45152/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3369 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45153/next_val_reg/CLR, fpgaagc/traya/a18/NOR45153/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3370 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45154/next_val_reg/PRE, fpgaagc/traya/a18/NOR45154/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45154/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3371 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45155/next_val_reg/CLR, fpgaagc/traya/a18/NOR45155/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3372 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45156/next_val_reg/CLR, fpgaagc/traya/a18/NOR45156/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3373 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45157/next_val_reg/CLR, fpgaagc/traya/a18/NOR45157/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3374 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45160/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45160/next_val_reg/CLR, fpgaagc/traya/a18/NOR45160/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45160/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3375 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45201/next_val_reg/PRE, fpgaagc/traya/a18/NOR45201/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45201/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3376 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45202/next_val_reg/CLR, fpgaagc/traya/a18/NOR45202/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3377 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45203/next_val_reg/CLR, fpgaagc/traya/a18/NOR45203/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3378 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45204/next_val_reg/CLR, fpgaagc/traya/a18/NOR45204/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3379 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45205/next_val_reg/PRE, fpgaagc/traya/a18/NOR45205/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45205/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3380 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45206/next_val_reg/CLR, fpgaagc/traya/a18/NOR45206/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3381 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45207/next_val_reg/CLR, fpgaagc/traya/a18/NOR45207/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3382 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45208/next_val_reg/CLR, fpgaagc/traya/a18/NOR45208/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3383 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45209/next_val_reg/PRE, fpgaagc/traya/a18/NOR45209/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45209/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3384 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45210/next_val_reg/CLR, fpgaagc/traya/a18/NOR45210/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3385 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45211/next_val_reg/CLR, fpgaagc/traya/a18/NOR45211/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3386 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45212/next_val_reg/CLR, fpgaagc/traya/a18/NOR45212/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3387 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45213/next_val_reg/PRE, fpgaagc/traya/a18/NOR45213/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45213/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3388 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45214/next_val_reg/CLR, fpgaagc/traya/a18/NOR45214/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3389 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45215/next_val_reg/CLR, fpgaagc/traya/a18/NOR45215/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3390 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45216/next_val_reg/CLR, fpgaagc/traya/a18/NOR45216/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3391 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45217/next_val_reg/PRE, fpgaagc/traya/a18/NOR45217/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45217/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3392 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45218/next_val_reg/CLR, fpgaagc/traya/a18/NOR45218/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3393 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45219/next_val_reg/CLR, fpgaagc/traya/a18/NOR45219/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3394 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45220/next_val_reg/CLR, fpgaagc/traya/a18/NOR45220/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3395 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45221/next_val_reg/CLR, fpgaagc/traya/a18/NOR45221/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3396 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45223/next_val_reg/CLR, fpgaagc/traya/a18/NOR45223/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3397 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45225/next_val_reg/PRE, fpgaagc/traya/a18/NOR45225/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45225/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3398 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45226/next_val_reg/CLR, fpgaagc/traya/a18/NOR45226/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3399 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45227/next_val_reg/CLR, fpgaagc/traya/a18/NOR45227/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3400 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45228/next_val_reg/CLR, fpgaagc/traya/a18/NOR45228/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3401 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45229/next_val_reg/PRE, fpgaagc/traya/a18/NOR45229/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45229/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3402 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45230/next_val_reg/CLR, fpgaagc/traya/a18/NOR45230/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3403 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45231/next_val_reg/CLR, fpgaagc/traya/a18/NOR45231/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3404 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45232/next_val_reg/CLR, fpgaagc/traya/a18/NOR45232/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3405 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45233/next_val_reg/CLR, fpgaagc/traya/a18/NOR45233/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3406 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45234/next_val_reg/CLR, fpgaagc/traya/a18/NOR45234/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3407 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45235/next_val_reg/CLR, fpgaagc/traya/a18/NOR45235/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3408 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45236/next_val_reg/CLR, fpgaagc/traya/a18/NOR45236/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3409 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45238/next_val_reg/CLR, fpgaagc/traya/a18/NOR45238/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3410 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45239/next_val_reg/CLR, fpgaagc/traya/a18/NOR45239/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3411 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45240/next_val_reg/CLR, fpgaagc/traya/a18/NOR45240/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3412 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45241/next_val_reg/PRE, fpgaagc/traya/a18/NOR45241/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45241/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3413 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45242/next_val_reg/CLR, fpgaagc/traya/a18/NOR45242/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3414 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45243/next_val_reg/CLR, fpgaagc/traya/a18/NOR45243/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3415 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45244/next_val_reg/CLR, fpgaagc/traya/a18/NOR45244/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3416 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45245/next_val_reg/CLR, fpgaagc/traya/a18/NOR45245/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3417 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45246/next_val_reg/CLR, fpgaagc/traya/a18/NOR45246/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3418 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45247/next_val_reg/PRE, fpgaagc/traya/a18/NOR45247/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45247/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3419 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45248/next_val_reg/CLR, fpgaagc/traya/a18/NOR45248/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3420 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45249/next_val_reg/CLR, fpgaagc/traya/a18/NOR45249/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3421 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45250/next_val_reg/CLR, fpgaagc/traya/a18/NOR45250/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3422 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45251/next_val_reg/PRE, fpgaagc/traya/a18/NOR45251/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45251/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3423 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45252/next_val_reg/CLR, fpgaagc/traya/a18/NOR45252/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3424 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45254/next_val_reg/CLR, fpgaagc/traya/a18/NOR45254/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3425 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45255/next_val_reg/CLR, fpgaagc/traya/a18/NOR45255/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3426 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45256/next_val_reg/CLR, fpgaagc/traya/a18/NOR45256/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45256/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3427 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45257/next_val_reg/PRE, fpgaagc/traya/a18/NOR45257/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45257/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3428 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45258/next_val_reg/CLR, fpgaagc/traya/a18/NOR45258/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3429 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45301/next_val_reg/CLR, fpgaagc/traya/a18/NOR45301/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3430 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45302/next_val_reg/PRE, fpgaagc/traya/a18/NOR45302/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45302/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3431 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45303/next_val_reg/CLR, fpgaagc/traya/a18/NOR45303/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3432 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45304/next_val_reg/CLR, fpgaagc/traya/a18/NOR45304/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3433 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45305/next_val_reg/CLR, fpgaagc/traya/a18/NOR45305/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3434 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45306/next_val_reg/CLR, fpgaagc/traya/a18/NOR45306/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3435 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45307/next_val_reg/PRE, fpgaagc/traya/a18/NOR45307/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45307/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3436 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45308/next_val_reg/CLR, fpgaagc/traya/a18/NOR45308/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3437 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45309/next_val_reg/CLR, fpgaagc/traya/a18/NOR45309/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3438 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45310/next_val_reg/CLR, fpgaagc/traya/a18/NOR45310/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3439 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45311/next_val_reg/CLR, fpgaagc/traya/a18/NOR45311/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3440 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45312/next_val_reg/CLR, fpgaagc/traya/a18/NOR45312/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3441 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45313/next_val_reg/PRE, fpgaagc/traya/a18/NOR45313/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45313/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3442 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45314/next_val_reg/CLR, fpgaagc/traya/a18/NOR45314/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3443 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45315/next_val_reg/CLR, fpgaagc/traya/a18/NOR45315/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3444 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45316/next_val_reg/CLR, fpgaagc/traya/a18/NOR45316/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3445 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45317/next_val_reg/PRE, fpgaagc/traya/a18/NOR45317/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45317/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3446 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45318/next_val_reg/CLR, fpgaagc/traya/a18/NOR45318/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3447 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45319/next_val_reg/CLR, fpgaagc/traya/a18/NOR45319/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3448 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45326/next_val_reg/CLR, fpgaagc/traya/a18/NOR45326/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3449 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45327/next_val_reg/CLR, fpgaagc/traya/a18/NOR45327/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3450 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45334/next_val_reg/CLR, fpgaagc/traya/a18/NOR45334/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3451 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45335/next_val_reg/CLR, fpgaagc/traya/a18/NOR45335/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3452 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45336/next_val_reg/CLR, fpgaagc/traya/a18/NOR45336/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3453 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45337/next_val_reg/PRE, fpgaagc/traya/a18/NOR45337/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45337/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3454 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45338/next_val_reg/CLR, fpgaagc/traya/a18/NOR45338/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3455 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45339/next_val_reg/CLR, fpgaagc/traya/a18/NOR45339/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3456 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45340/next_val_reg/PRE, fpgaagc/traya/a18/NOR45340/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45340/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3457 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45341/next_val_reg/CLR, fpgaagc/traya/a18/NOR45341/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3458 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45342/next_val_reg/CLR, fpgaagc/traya/a18/NOR45342/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3459 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45343/next_val_reg/CLR, fpgaagc/traya/a18/NOR45343/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3460 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45347/next_val_reg/CLR, fpgaagc/traya/a18/NOR45347/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3461 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45348/next_val_reg/CLR, fpgaagc/traya/a18/NOR45348/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3462 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45349/next_val_reg/CLR, fpgaagc/traya/a18/NOR45349/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3463 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45350/next_val_reg/CLR, fpgaagc/traya/a18/NOR45350/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3464 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45351/next_val_reg/CLR, fpgaagc/traya/a18/NOR45351/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3465 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45352/next_val_reg/CLR, fpgaagc/traya/a18/NOR45352/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3466 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45353/next_val_reg/CLR, fpgaagc/traya/a18/NOR45353/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3467 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45354/next_val_reg/CLR, fpgaagc/traya/a18/NOR45354/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3468 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45355/next_val_reg/CLR, fpgaagc/traya/a18/NOR45355/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3469 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45356/next_val_reg/CLR, fpgaagc/traya/a18/NOR45356/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3470 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45357/next_val_reg/CLR, fpgaagc/traya/a18/NOR45357/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3471 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45358/next_val_reg/CLR, fpgaagc/traya/a18/NOR45358/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3472 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45359/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45359/next_val_reg/CLR, fpgaagc/traya/a18/NOR45359/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45359/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3473 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45360/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45360/next_val_reg/CLR, fpgaagc/traya/a18/NOR45360/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45360/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3474 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45401/next_val_reg/CLR, fpgaagc/traya/a18/NOR45401/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3475 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45402/next_val_reg/PRE, fpgaagc/traya/a18/NOR45402/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45402/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3476 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45403/next_val_reg/CLR, fpgaagc/traya/a18/NOR45403/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3477 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45404/next_val_reg/CLR, fpgaagc/traya/a18/NOR45404/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3478 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45405/next_val_reg/CLR, fpgaagc/traya/a18/NOR45405/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3479 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45406/next_val_reg/PRE, fpgaagc/traya/a18/NOR45406/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45406/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3480 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45407/next_val_reg/PRE, fpgaagc/traya/a18/NOR45407/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45407/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3481 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45408/next_val_reg/CLR, fpgaagc/traya/a18/NOR45408/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3482 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45409/next_val_reg/CLR, fpgaagc/traya/a18/NOR45409/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3483 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45410/next_val_reg/CLR, fpgaagc/traya/a18/NOR45410/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3484 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45411/next_val_reg/PRE, fpgaagc/traya/a18/NOR45411/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45411/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3485 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45412/next_val_reg/CLR, fpgaagc/traya/a18/NOR45412/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3486 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45413/next_val_reg/PRE, fpgaagc/traya/a18/NOR45413/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45413/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3487 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45414/next_val_reg/PRE, fpgaagc/traya/a18/NOR45414/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45414/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3488 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45415/next_val_reg/CLR, fpgaagc/traya/a18/NOR45415/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3489 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45416/next_val_reg/CLR, fpgaagc/traya/a18/NOR45416/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3490 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45417/next_val_reg/CLR, fpgaagc/traya/a18/NOR45417/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3491 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45418/next_val_reg/PRE, fpgaagc/traya/a18/NOR45418/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45418/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3492 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45419/next_val_reg/CLR, fpgaagc/traya/a18/NOR45419/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45419/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3493 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45420/next_val_reg/PRE, fpgaagc/traya/a18/NOR45420/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45420/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3494 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45421/next_val_reg/PRE, fpgaagc/traya/a18/NOR45421/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45421/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3495 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45422/next_val_reg/CLR, fpgaagc/traya/a18/NOR45422/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3496 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45423/next_val_reg/CLR, fpgaagc/traya/a18/NOR45423/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3497 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45424/next_val_reg/CLR, fpgaagc/traya/a18/NOR45424/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45424/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3498 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45425/next_val_reg/PRE, fpgaagc/traya/a18/NOR45425/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45425/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3499 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45426/next_val_reg/CLR, fpgaagc/traya/a18/NOR45426/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3500 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45427/next_val_reg/PRE, fpgaagc/traya/a18/NOR45427/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45427/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3501 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45428/next_val_reg/PRE, fpgaagc/traya/a18/NOR45428/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45428/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3502 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45429/next_val_reg/CLR, fpgaagc/traya/a18/NOR45429/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3503 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45430/next_val_reg/CLR, fpgaagc/traya/a18/NOR45430/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3504 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45431/next_val_reg/CLR, fpgaagc/traya/a18/NOR45431/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3505 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45432/next_val_reg/PRE, fpgaagc/traya/a18/NOR45432/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45432/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3506 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45433/next_val_reg/CLR, fpgaagc/traya/a18/NOR45433/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3507 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45434/next_val_reg/CLR, fpgaagc/traya/a18/NOR45434/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3508 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45435/next_val_reg/CLR, fpgaagc/traya/a18/NOR45435/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3509 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45436/next_val_reg/CLR, fpgaagc/traya/a18/NOR45436/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3510 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45437/next_val_reg/CLR, fpgaagc/traya/a18/NOR45437/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3511 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45438/next_val_reg/CLR, fpgaagc/traya/a18/NOR45438/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3512 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45439/next_val_reg/CLR, fpgaagc/traya/a18/NOR45439/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3513 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45440/next_val_reg/CLR, fpgaagc/traya/a18/NOR45440/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3514 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45441/next_val_reg/CLR, fpgaagc/traya/a18/NOR45441/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3515 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45442/next_val_reg/CLR, fpgaagc/traya/a18/NOR45442/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3516 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45443/next_val_reg/CLR, fpgaagc/traya/a18/NOR45443/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3517 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45444/next_val_reg/CLR, fpgaagc/traya/a18/NOR45444/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3518 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45445/next_val_reg/CLR, fpgaagc/traya/a18/NOR45445/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3519 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45446/next_val_reg/CLR, fpgaagc/traya/a18/NOR45446/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3520 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45454/next_val_reg/PRE, fpgaagc/traya/a18/NOR45454/prev_val_reg/PRE, fpgaagc/traya/a18/NOR45454/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3521 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45455/next_val_reg/CLR, fpgaagc/traya/a18/NOR45455/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3522 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45456/next_val_reg/CLR, fpgaagc/traya/a18/NOR45456/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3523 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a18/NOR45458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a18/NOR45458/next_val_reg/CLR, fpgaagc/traya/a18/NOR45458/prev_val_reg/CLR, fpgaagc/traya/a18/NOR45458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3524 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR45222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR45222/next_val_reg/CLR, fpgaagc/traya/a19/NOR45222/prev_val_reg/CLR, fpgaagc/traya/a19/NOR45222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3525 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR45224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR45224/next_val_reg/CLR, fpgaagc/traya/a19/NOR45224/prev_val_reg/CLR, fpgaagc/traya/a19/NOR45224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3526 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46113/next_val_reg/CLR, fpgaagc/traya/a19/NOR46113/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3527 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46114/next_val_reg/PRE, fpgaagc/traya/a19/NOR46114/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46114/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3528 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46115/next_val_reg/CLR, fpgaagc/traya/a19/NOR46115/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3529 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46116/next_val_reg/CLR, fpgaagc/traya/a19/NOR46116/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3530 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46117/next_val_reg/CLR, fpgaagc/traya/a19/NOR46117/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3531 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46118/next_val_reg/PRE, fpgaagc/traya/a19/NOR46118/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46118/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3532 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46119/next_val_reg/CLR, fpgaagc/traya/a19/NOR46119/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46119/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3533 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46120/next_val_reg/CLR, fpgaagc/traya/a19/NOR46120/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3534 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46121/next_val_reg/CLR, fpgaagc/traya/a19/NOR46121/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3535 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46123/next_val_reg/CLR, fpgaagc/traya/a19/NOR46123/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3536 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46124/next_val_reg/PRE, fpgaagc/traya/a19/NOR46124/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46124/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3537 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46125/next_val_reg/CLR, fpgaagc/traya/a19/NOR46125/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3538 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46126/next_val_reg/CLR, fpgaagc/traya/a19/NOR46126/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3539 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46127/next_val_reg/PRE, fpgaagc/traya/a19/NOR46127/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46127/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3540 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46128/next_val_reg/CLR, fpgaagc/traya/a19/NOR46128/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3541 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46129/next_val_reg/CLR, fpgaagc/traya/a19/NOR46129/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3542 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46134/next_val_reg/CLR, fpgaagc/traya/a19/NOR46134/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3543 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46135/next_val_reg/PRE, fpgaagc/traya/a19/NOR46135/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46135/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3544 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46136/next_val_reg/CLR, fpgaagc/traya/a19/NOR46136/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3545 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46137/next_val_reg/CLR, fpgaagc/traya/a19/NOR46137/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3546 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46138/next_val_reg/PRE, fpgaagc/traya/a19/NOR46138/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46138/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3547 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46139/next_val_reg/CLR, fpgaagc/traya/a19/NOR46139/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3548 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46140/next_val_reg/CLR, fpgaagc/traya/a19/NOR46140/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3549 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46141/next_val_reg/PRE, fpgaagc/traya/a19/NOR46141/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46141/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3550 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46142/next_val_reg/CLR, fpgaagc/traya/a19/NOR46142/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3551 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46143/next_val_reg/CLR, fpgaagc/traya/a19/NOR46143/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3552 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46144/next_val_reg/CLR, fpgaagc/traya/a19/NOR46144/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3553 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46145/next_val_reg/CLR, fpgaagc/traya/a19/NOR46145/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3554 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46152/next_val_reg/CLR, fpgaagc/traya/a19/NOR46152/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3555 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46153/next_val_reg/CLR, fpgaagc/traya/a19/NOR46153/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3556 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46154/next_val_reg/CLR, fpgaagc/traya/a19/NOR46154/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3557 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46155/next_val_reg/CLR, fpgaagc/traya/a19/NOR46155/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3558 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46158/next_val_reg/CLR, fpgaagc/traya/a19/NOR46158/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3559 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46159/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46159/next_val_reg/CLR, fpgaagc/traya/a19/NOR46159/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46159/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3560 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46160/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46160/next_val_reg/CLR, fpgaagc/traya/a19/NOR46160/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46160/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3561 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46201/next_val_reg/CLR, fpgaagc/traya/a19/NOR46201/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3562 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46202/next_val_reg/CLR, fpgaagc/traya/a19/NOR46202/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3563 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46203/next_val_reg/CLR, fpgaagc/traya/a19/NOR46203/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3564 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46204/next_val_reg/CLR, fpgaagc/traya/a19/NOR46204/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3565 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46205/next_val_reg/CLR, fpgaagc/traya/a19/NOR46205/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3566 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46206/next_val_reg/CLR, fpgaagc/traya/a19/NOR46206/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3567 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46207/next_val_reg/CLR, fpgaagc/traya/a19/NOR46207/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3568 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46208/next_val_reg/CLR, fpgaagc/traya/a19/NOR46208/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3569 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46209/next_val_reg/CLR, fpgaagc/traya/a19/NOR46209/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3570 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46210/next_val_reg/CLR, fpgaagc/traya/a19/NOR46210/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3571 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46211/next_val_reg/CLR, fpgaagc/traya/a19/NOR46211/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3572 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46212/next_val_reg/CLR, fpgaagc/traya/a19/NOR46212/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3573 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46213/next_val_reg/PRE, fpgaagc/traya/a19/NOR46213/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46213/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3574 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46214/next_val_reg/CLR, fpgaagc/traya/a19/NOR46214/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3575 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46215/next_val_reg/CLR, fpgaagc/traya/a19/NOR46215/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3576 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46216/next_val_reg/CLR, fpgaagc/traya/a19/NOR46216/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3577 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46217/next_val_reg/PRE, fpgaagc/traya/a19/NOR46217/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46217/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3578 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46218/next_val_reg/CLR, fpgaagc/traya/a19/NOR46218/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3579 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46219/next_val_reg/CLR, fpgaagc/traya/a19/NOR46219/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3580 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46220/next_val_reg/PRE, fpgaagc/traya/a19/NOR46220/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46220/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3581 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46221/next_val_reg/CLR, fpgaagc/traya/a19/NOR46221/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3582 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46222/next_val_reg/CLR, fpgaagc/traya/a19/NOR46222/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3583 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46223/next_val_reg/CLR, fpgaagc/traya/a19/NOR46223/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3584 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46224/next_val_reg/PRE, fpgaagc/traya/a19/NOR46224/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46224/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3585 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46225/next_val_reg/CLR, fpgaagc/traya/a19/NOR46225/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3586 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46226/next_val_reg/PRE, fpgaagc/traya/a19/NOR46226/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46226/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3587 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46227/next_val_reg/CLR, fpgaagc/traya/a19/NOR46227/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3588 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46228/next_val_reg/CLR, fpgaagc/traya/a19/NOR46228/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3589 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46229/next_val_reg/CLR, fpgaagc/traya/a19/NOR46229/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3590 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46230/next_val_reg/CLR, fpgaagc/traya/a19/NOR46230/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3591 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46231/next_val_reg/PRE, fpgaagc/traya/a19/NOR46231/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46231/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3592 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46232/next_val_reg/CLR, fpgaagc/traya/a19/NOR46232/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3593 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46233/next_val_reg/CLR, fpgaagc/traya/a19/NOR46233/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3594 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46234/next_val_reg/CLR, fpgaagc/traya/a19/NOR46234/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3595 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46235/next_val_reg/CLR, fpgaagc/traya/a19/NOR46235/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3596 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46236/next_val_reg/PRE, fpgaagc/traya/a19/NOR46236/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46236/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3597 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46237/next_val_reg/CLR, fpgaagc/traya/a19/NOR46237/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3598 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46238/next_val_reg/CLR, fpgaagc/traya/a19/NOR46238/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3599 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46239/next_val_reg/CLR, fpgaagc/traya/a19/NOR46239/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3600 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46242/next_val_reg/CLR, fpgaagc/traya/a19/NOR46242/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3601 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46249/next_val_reg/CLR, fpgaagc/traya/a19/NOR46249/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3602 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46250/next_val_reg/CLR, fpgaagc/traya/a19/NOR46250/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3603 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46259/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46259/next_val_reg/CLR, fpgaagc/traya/a19/NOR46259/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46259/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3604 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46261/next_val_reg/CLR, fpgaagc/traya/a19/NOR46261/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3605 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46303/next_val_reg/CLR, fpgaagc/traya/a19/NOR46303/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3606 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46304/next_val_reg/CLR, fpgaagc/traya/a19/NOR46304/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3607 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46305/next_val_reg/CLR, fpgaagc/traya/a19/NOR46305/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3608 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46306/next_val_reg/CLR, fpgaagc/traya/a19/NOR46306/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3609 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46307/next_val_reg/CLR, fpgaagc/traya/a19/NOR46307/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3610 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46310/next_val_reg/CLR, fpgaagc/traya/a19/NOR46310/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3611 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46311/next_val_reg/CLR, fpgaagc/traya/a19/NOR46311/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3612 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46313/next_val_reg/CLR, fpgaagc/traya/a19/NOR46313/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3613 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46315/next_val_reg/CLR, fpgaagc/traya/a19/NOR46315/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3614 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46317/next_val_reg/CLR, fpgaagc/traya/a19/NOR46317/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3615 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46318/next_val_reg/CLR, fpgaagc/traya/a19/NOR46318/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3616 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46319/next_val_reg/PRE, fpgaagc/traya/a19/NOR46319/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46319/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3617 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46320/next_val_reg/CLR, fpgaagc/traya/a19/NOR46320/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3618 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46321/next_val_reg/CLR, fpgaagc/traya/a19/NOR46321/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3619 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46322/next_val_reg/CLR, fpgaagc/traya/a19/NOR46322/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3620 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46323/next_val_reg/CLR, fpgaagc/traya/a19/NOR46323/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3621 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46324/next_val_reg/PRE, fpgaagc/traya/a19/NOR46324/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46324/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3622 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46325/next_val_reg/CLR, fpgaagc/traya/a19/NOR46325/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3623 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46326/next_val_reg/CLR, fpgaagc/traya/a19/NOR46326/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3624 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46327/next_val_reg/CLR, fpgaagc/traya/a19/NOR46327/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3625 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46328/next_val_reg/PRE, fpgaagc/traya/a19/NOR46328/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46328/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3626 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46329/next_val_reg/CLR, fpgaagc/traya/a19/NOR46329/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3627 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46330/next_val_reg/CLR, fpgaagc/traya/a19/NOR46330/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3628 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46337/next_val_reg/CLR, fpgaagc/traya/a19/NOR46337/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3629 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46338/next_val_reg/CLR, fpgaagc/traya/a19/NOR46338/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3630 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46339/next_val_reg/CLR, fpgaagc/traya/a19/NOR46339/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3631 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46340/next_val_reg/CLR, fpgaagc/traya/a19/NOR46340/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3632 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46346/next_val_reg/CLR, fpgaagc/traya/a19/NOR46346/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3633 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46347/next_val_reg/CLR, fpgaagc/traya/a19/NOR46347/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3634 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46348/next_val_reg/CLR, fpgaagc/traya/a19/NOR46348/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3635 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46349/next_val_reg/CLR, fpgaagc/traya/a19/NOR46349/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3636 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46356/next_val_reg/CLR, fpgaagc/traya/a19/NOR46356/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3637 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46357/next_val_reg/CLR, fpgaagc/traya/a19/NOR46357/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3638 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46358/next_val_reg/CLR, fpgaagc/traya/a19/NOR46358/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3639 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46359/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46359/next_val_reg/CLR, fpgaagc/traya/a19/NOR46359/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46359/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3640 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46401/next_val_reg/CLR, fpgaagc/traya/a19/NOR46401/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3641 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46402/next_val_reg/PRE, fpgaagc/traya/a19/NOR46402/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46402/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3642 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46403/next_val_reg/CLR, fpgaagc/traya/a19/NOR46403/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3643 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46404/next_val_reg/CLR, fpgaagc/traya/a19/NOR46404/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3644 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46405/next_val_reg/CLR, fpgaagc/traya/a19/NOR46405/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3645 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46406/next_val_reg/CLR, fpgaagc/traya/a19/NOR46406/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46406/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3646 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46407/next_val_reg/PRE, fpgaagc/traya/a19/NOR46407/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46407/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3647 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46408/next_val_reg/CLR, fpgaagc/traya/a19/NOR46408/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3648 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46409/next_val_reg/CLR, fpgaagc/traya/a19/NOR46409/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3649 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46410/next_val_reg/CLR, fpgaagc/traya/a19/NOR46410/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3650 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46411/next_val_reg/PRE, fpgaagc/traya/a19/NOR46411/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46411/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3651 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46412/next_val_reg/CLR, fpgaagc/traya/a19/NOR46412/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3652 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46413/next_val_reg/CLR, fpgaagc/traya/a19/NOR46413/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3653 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46414/next_val_reg/CLR, fpgaagc/traya/a19/NOR46414/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3654 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46415/next_val_reg/PRE, fpgaagc/traya/a19/NOR46415/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46415/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3655 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46416/next_val_reg/CLR, fpgaagc/traya/a19/NOR46416/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3656 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46417/next_val_reg/CLR, fpgaagc/traya/a19/NOR46417/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3657 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46418/next_val_reg/CLR, fpgaagc/traya/a19/NOR46418/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3658 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46419/next_val_reg/PRE, fpgaagc/traya/a19/NOR46419/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46419/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3659 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46420/next_val_reg/CLR, fpgaagc/traya/a19/NOR46420/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3660 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46421/next_val_reg/CLR, fpgaagc/traya/a19/NOR46421/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3661 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46435/next_val_reg/CLR, fpgaagc/traya/a19/NOR46435/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3662 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46436/next_val_reg/CLR, fpgaagc/traya/a19/NOR46436/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3663 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46439/next_val_reg/CLR, fpgaagc/traya/a19/NOR46439/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3664 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46444/next_val_reg/CLR, fpgaagc/traya/a19/NOR46444/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3665 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46445/next_val_reg/PRE, fpgaagc/traya/a19/NOR46445/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46445/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3666 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46446/next_val_reg/CLR, fpgaagc/traya/a19/NOR46446/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3667 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46447/next_val_reg/CLR, fpgaagc/traya/a19/NOR46447/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3668 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46448/next_val_reg/CLR, fpgaagc/traya/a19/NOR46448/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3669 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46449/next_val_reg/PRE, fpgaagc/traya/a19/NOR46449/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46449/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3670 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46450/next_val_reg/CLR, fpgaagc/traya/a19/NOR46450/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3671 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46451/next_val_reg/CLR, fpgaagc/traya/a19/NOR46451/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3672 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46452/next_val_reg/CLR, fpgaagc/traya/a19/NOR46452/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3673 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46453/next_val_reg/PRE, fpgaagc/traya/a19/NOR46453/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46453/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3674 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46454/next_val_reg/CLR, fpgaagc/traya/a19/NOR46454/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3675 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46455/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46455/next_val_reg/CLR, fpgaagc/traya/a19/NOR46455/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46455/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3676 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46456/next_val_reg/CLR, fpgaagc/traya/a19/NOR46456/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3677 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46457/next_val_reg/PRE, fpgaagc/traya/a19/NOR46457/prev_val_reg/PRE, fpgaagc/traya/a19/NOR46457/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3678 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46458/next_val_reg/CLR, fpgaagc/traya/a19/NOR46458/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3679 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR46459/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR46459/next_val_reg/CLR, fpgaagc/traya/a19/NOR46459/prev_val_reg/CLR, fpgaagc/traya/a19/NOR46459/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3680 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a19/NOR49331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a19/NOR49331/next_val_reg/CLR, fpgaagc/traya/a19/NOR49331/prev_val_reg/CLR, fpgaagc/traya/a19/NOR49331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3681 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31101/next_val_reg/CLR, fpgaagc/traya/a20/NOR31101/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3682 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31102/next_val_reg/PRE, fpgaagc/traya/a20/NOR31102/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31102/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3683 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31103/next_val_reg/CLR, fpgaagc/traya/a20/NOR31103/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3684 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31104/next_val_reg/CLR, fpgaagc/traya/a20/NOR31104/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3685 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31105/next_val_reg/CLR, fpgaagc/traya/a20/NOR31105/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3686 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31106/next_val_reg/PRE, fpgaagc/traya/a20/NOR31106/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31106/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3687 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31107/next_val_reg/CLR, fpgaagc/traya/a20/NOR31107/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31107/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3688 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31108/next_val_reg/CLR, fpgaagc/traya/a20/NOR31108/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3689 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31109/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31109/next_val_reg/PRE, fpgaagc/traya/a20/NOR31109/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31109/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3690 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31110/next_val_reg/CLR, fpgaagc/traya/a20/NOR31110/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3691 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31111/next_val_reg/CLR, fpgaagc/traya/a20/NOR31111/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3692 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31112/next_val_reg/CLR, fpgaagc/traya/a20/NOR31112/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31112/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3693 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31113/next_val_reg/CLR, fpgaagc/traya/a20/NOR31113/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3694 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31114/next_val_reg/CLR, fpgaagc/traya/a20/NOR31114/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3695 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31115/next_val_reg/PRE, fpgaagc/traya/a20/NOR31115/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31115/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3696 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31116/next_val_reg/CLR, fpgaagc/traya/a20/NOR31116/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31116/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3697 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31117/next_val_reg/CLR, fpgaagc/traya/a20/NOR31117/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3698 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31118/next_val_reg/CLR, fpgaagc/traya/a20/NOR31118/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3699 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31119/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31119/next_val_reg/PRE, fpgaagc/traya/a20/NOR31119/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31119/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3700 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31120/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31120/next_val_reg/CLR, fpgaagc/traya/a20/NOR31120/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31120/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3701 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31121/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31121/next_val_reg/CLR, fpgaagc/traya/a20/NOR31121/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31121/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3702 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31122/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31122/next_val_reg/CLR, fpgaagc/traya/a20/NOR31122/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31122/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3703 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31123/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31123/next_val_reg/CLR, fpgaagc/traya/a20/NOR31123/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31123/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3704 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31124/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31124/next_val_reg/PRE, fpgaagc/traya/a20/NOR31124/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31124/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3705 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31125/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31125/next_val_reg/CLR, fpgaagc/traya/a20/NOR31125/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31125/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3706 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31126/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31126/next_val_reg/CLR, fpgaagc/traya/a20/NOR31126/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31126/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3707 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31127/next_val_reg/CLR, fpgaagc/traya/a20/NOR31127/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3708 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31128/next_val_reg/CLR, fpgaagc/traya/a20/NOR31128/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3709 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31129/next_val_reg/PRE, fpgaagc/traya/a20/NOR31129/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31129/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3710 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31130/next_val_reg/CLR, fpgaagc/traya/a20/NOR31130/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3711 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31131/next_val_reg/CLR, fpgaagc/traya/a20/NOR31131/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3712 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31132/next_val_reg/PRE, fpgaagc/traya/a20/NOR31132/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31132/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3713 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31133/next_val_reg/CLR, fpgaagc/traya/a20/NOR31133/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3714 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31134/next_val_reg/CLR, fpgaagc/traya/a20/NOR31134/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31134/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3715 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31135/next_val_reg/CLR, fpgaagc/traya/a20/NOR31135/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3716 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31136/next_val_reg/PRE, fpgaagc/traya/a20/NOR31136/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31136/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3717 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31137/next_val_reg/CLR, fpgaagc/traya/a20/NOR31137/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3718 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31138/next_val_reg/CLR, fpgaagc/traya/a20/NOR31138/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31138/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3719 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31139/next_val_reg/PRE, fpgaagc/traya/a20/NOR31139/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31139/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3720 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31140/next_val_reg/CLR, fpgaagc/traya/a20/NOR31140/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3721 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31141/next_val_reg/CLR, fpgaagc/traya/a20/NOR31141/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3722 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31142/next_val_reg/CLR, fpgaagc/traya/a20/NOR31142/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3723 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31143/next_val_reg/PRE, fpgaagc/traya/a20/NOR31143/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31143/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3724 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31144/next_val_reg/CLR, fpgaagc/traya/a20/NOR31144/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31144/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3725 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31145/next_val_reg/CLR, fpgaagc/traya/a20/NOR31145/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3726 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31146/next_val_reg/PRE, fpgaagc/traya/a20/NOR31146/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31146/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3727 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31147/next_val_reg/CLR, fpgaagc/traya/a20/NOR31147/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3728 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31148/next_val_reg/CLR, fpgaagc/traya/a20/NOR31148/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31148/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3729 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31149/next_val_reg/CLR, fpgaagc/traya/a20/NOR31149/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3730 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31151/next_val_reg/CLR, fpgaagc/traya/a20/NOR31151/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3731 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31152/next_val_reg/CLR, fpgaagc/traya/a20/NOR31152/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3732 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31153/next_val_reg/CLR, fpgaagc/traya/a20/NOR31153/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3733 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31154/next_val_reg/CLR, fpgaagc/traya/a20/NOR31154/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3734 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31158/next_val_reg/CLR, fpgaagc/traya/a20/NOR31158/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3735 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31202/next_val_reg/PRE, fpgaagc/traya/a20/NOR31202/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31202/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3736 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31203/next_val_reg/CLR, fpgaagc/traya/a20/NOR31203/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3737 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31204/next_val_reg/CLR, fpgaagc/traya/a20/NOR31204/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3738 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31205/next_val_reg/CLR, fpgaagc/traya/a20/NOR31205/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3739 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31206/next_val_reg/PRE, fpgaagc/traya/a20/NOR31206/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31206/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3740 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31207/next_val_reg/CLR, fpgaagc/traya/a20/NOR31207/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3741 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31208/next_val_reg/CLR, fpgaagc/traya/a20/NOR31208/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3742 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31209/next_val_reg/PRE, fpgaagc/traya/a20/NOR31209/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31209/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3743 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31210/next_val_reg/CLR, fpgaagc/traya/a20/NOR31210/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3744 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31212/next_val_reg/CLR, fpgaagc/traya/a20/NOR31212/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3745 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31213/next_val_reg/CLR, fpgaagc/traya/a20/NOR31213/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3746 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31214/next_val_reg/CLR, fpgaagc/traya/a20/NOR31214/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3747 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31215/next_val_reg/PRE, fpgaagc/traya/a20/NOR31215/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31215/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3748 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31216/next_val_reg/CLR, fpgaagc/traya/a20/NOR31216/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3749 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31217/next_val_reg/CLR, fpgaagc/traya/a20/NOR31217/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3750 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31218/next_val_reg/CLR, fpgaagc/traya/a20/NOR31218/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3751 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31219/next_val_reg/PRE, fpgaagc/traya/a20/NOR31219/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31219/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3752 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31220/next_val_reg/CLR, fpgaagc/traya/a20/NOR31220/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3753 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31221/next_val_reg/CLR, fpgaagc/traya/a20/NOR31221/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3754 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31222/next_val_reg/CLR, fpgaagc/traya/a20/NOR31222/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31222/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3755 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31223/next_val_reg/CLR, fpgaagc/traya/a20/NOR31223/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3756 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31224/next_val_reg/PRE, fpgaagc/traya/a20/NOR31224/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31224/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3757 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31225/next_val_reg/CLR, fpgaagc/traya/a20/NOR31225/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3758 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31226/next_val_reg/CLR, fpgaagc/traya/a20/NOR31226/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31226/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3759 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31227/next_val_reg/CLR, fpgaagc/traya/a20/NOR31227/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3760 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31228/next_val_reg/CLR, fpgaagc/traya/a20/NOR31228/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3761 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31229/next_val_reg/PRE, fpgaagc/traya/a20/NOR31229/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31229/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3762 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31230/next_val_reg/CLR, fpgaagc/traya/a20/NOR31230/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3763 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31231/next_val_reg/CLR, fpgaagc/traya/a20/NOR31231/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3764 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31232/next_val_reg/PRE, fpgaagc/traya/a20/NOR31232/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31232/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3765 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31233/next_val_reg/CLR, fpgaagc/traya/a20/NOR31233/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3766 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31234/next_val_reg/CLR, fpgaagc/traya/a20/NOR31234/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3767 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31235/next_val_reg/CLR, fpgaagc/traya/a20/NOR31235/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3768 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31236/next_val_reg/PRE, fpgaagc/traya/a20/NOR31236/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31236/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3769 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31237/next_val_reg/CLR, fpgaagc/traya/a20/NOR31237/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3770 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31238/next_val_reg/CLR, fpgaagc/traya/a20/NOR31238/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3771 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31239/next_val_reg/PRE, fpgaagc/traya/a20/NOR31239/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3772 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31240/next_val_reg/CLR, fpgaagc/traya/a20/NOR31240/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3773 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31241/next_val_reg/CLR, fpgaagc/traya/a20/NOR31241/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3774 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31242/next_val_reg/CLR, fpgaagc/traya/a20/NOR31242/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3775 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31243/next_val_reg/PRE, fpgaagc/traya/a20/NOR31243/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31243/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3776 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31244/next_val_reg/CLR, fpgaagc/traya/a20/NOR31244/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3777 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31245/next_val_reg/CLR, fpgaagc/traya/a20/NOR31245/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3778 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31246/next_val_reg/PRE, fpgaagc/traya/a20/NOR31246/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31246/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3779 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31247/next_val_reg/CLR, fpgaagc/traya/a20/NOR31247/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3780 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31248/next_val_reg/CLR, fpgaagc/traya/a20/NOR31248/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3781 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31249/next_val_reg/CLR, fpgaagc/traya/a20/NOR31249/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3782 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31251/next_val_reg/CLR, fpgaagc/traya/a20/NOR31251/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3783 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31252/next_val_reg/CLR, fpgaagc/traya/a20/NOR31252/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3784 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31253/next_val_reg/CLR, fpgaagc/traya/a20/NOR31253/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3785 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31256/next_val_reg/CLR, fpgaagc/traya/a20/NOR31256/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31256/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3786 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31302/next_val_reg/PRE, fpgaagc/traya/a20/NOR31302/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31302/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3787 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31303/next_val_reg/CLR, fpgaagc/traya/a20/NOR31303/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3788 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31304/next_val_reg/CLR, fpgaagc/traya/a20/NOR31304/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3789 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31305/next_val_reg/CLR, fpgaagc/traya/a20/NOR31305/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3790 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31306/next_val_reg/PRE, fpgaagc/traya/a20/NOR31306/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31306/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3791 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31307/next_val_reg/CLR, fpgaagc/traya/a20/NOR31307/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3792 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31308/next_val_reg/CLR, fpgaagc/traya/a20/NOR31308/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3793 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31309/next_val_reg/PRE, fpgaagc/traya/a20/NOR31309/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31309/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3794 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31310/next_val_reg/CLR, fpgaagc/traya/a20/NOR31310/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3795 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31312/next_val_reg/CLR, fpgaagc/traya/a20/NOR31312/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3796 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31313/next_val_reg/CLR, fpgaagc/traya/a20/NOR31313/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3797 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31314/next_val_reg/CLR, fpgaagc/traya/a20/NOR31314/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3798 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31315/next_val_reg/PRE, fpgaagc/traya/a20/NOR31315/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31315/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3799 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31316/next_val_reg/CLR, fpgaagc/traya/a20/NOR31316/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3800 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31317/next_val_reg/CLR, fpgaagc/traya/a20/NOR31317/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3801 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31318/next_val_reg/CLR, fpgaagc/traya/a20/NOR31318/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3802 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31319/next_val_reg/PRE, fpgaagc/traya/a20/NOR31319/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31319/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3803 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31320/next_val_reg/CLR, fpgaagc/traya/a20/NOR31320/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3804 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31321/next_val_reg/CLR, fpgaagc/traya/a20/NOR31321/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3805 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31322/next_val_reg/CLR, fpgaagc/traya/a20/NOR31322/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3806 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31323/next_val_reg/CLR, fpgaagc/traya/a20/NOR31323/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3807 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31324/next_val_reg/PRE, fpgaagc/traya/a20/NOR31324/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31324/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3808 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31325/next_val_reg/CLR, fpgaagc/traya/a20/NOR31325/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3809 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31326/next_val_reg/CLR, fpgaagc/traya/a20/NOR31326/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3810 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31327/next_val_reg/CLR, fpgaagc/traya/a20/NOR31327/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3811 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31328/next_val_reg/CLR, fpgaagc/traya/a20/NOR31328/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3812 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31329/next_val_reg/PRE, fpgaagc/traya/a20/NOR31329/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31329/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3813 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31330/next_val_reg/CLR, fpgaagc/traya/a20/NOR31330/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3814 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31331/next_val_reg/CLR, fpgaagc/traya/a20/NOR31331/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3815 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31332/next_val_reg/PRE, fpgaagc/traya/a20/NOR31332/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31332/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3816 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31333/next_val_reg/CLR, fpgaagc/traya/a20/NOR31333/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3817 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31334/next_val_reg/CLR, fpgaagc/traya/a20/NOR31334/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3818 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31335/next_val_reg/CLR, fpgaagc/traya/a20/NOR31335/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3819 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31336/next_val_reg/PRE, fpgaagc/traya/a20/NOR31336/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31336/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3820 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31337/next_val_reg/CLR, fpgaagc/traya/a20/NOR31337/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3821 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31338/next_val_reg/CLR, fpgaagc/traya/a20/NOR31338/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3822 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31339/next_val_reg/PRE, fpgaagc/traya/a20/NOR31339/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31339/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3823 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31340/next_val_reg/CLR, fpgaagc/traya/a20/NOR31340/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3824 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31341/next_val_reg/CLR, fpgaagc/traya/a20/NOR31341/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3825 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31342/next_val_reg/CLR, fpgaagc/traya/a20/NOR31342/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3826 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31343/next_val_reg/PRE, fpgaagc/traya/a20/NOR31343/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31343/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3827 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31344/next_val_reg/CLR, fpgaagc/traya/a20/NOR31344/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3828 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31345/next_val_reg/CLR, fpgaagc/traya/a20/NOR31345/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3829 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31346/next_val_reg/PRE, fpgaagc/traya/a20/NOR31346/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31346/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3830 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31347/next_val_reg/CLR, fpgaagc/traya/a20/NOR31347/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3831 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31348/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31348/next_val_reg/CLR, fpgaagc/traya/a20/NOR31348/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31348/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3832 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31349/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31349/next_val_reg/CLR, fpgaagc/traya/a20/NOR31349/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31349/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3833 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31351/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31351/next_val_reg/CLR, fpgaagc/traya/a20/NOR31351/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31351/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3834 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31352/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31352/next_val_reg/CLR, fpgaagc/traya/a20/NOR31352/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31352/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3835 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31353/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31353/next_val_reg/CLR, fpgaagc/traya/a20/NOR31353/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31353/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3836 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31356/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31356/next_val_reg/CLR, fpgaagc/traya/a20/NOR31356/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31356/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3837 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31358/next_val_reg/CLR, fpgaagc/traya/a20/NOR31358/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3838 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31402/next_val_reg/PRE, fpgaagc/traya/a20/NOR31402/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31402/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3839 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31403/next_val_reg/CLR, fpgaagc/traya/a20/NOR31403/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3840 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31404/next_val_reg/CLR, fpgaagc/traya/a20/NOR31404/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3841 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31405/next_val_reg/CLR, fpgaagc/traya/a20/NOR31405/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3842 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31406/next_val_reg/PRE, fpgaagc/traya/a20/NOR31406/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31406/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3843 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31407/next_val_reg/CLR, fpgaagc/traya/a20/NOR31407/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3844 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31408/next_val_reg/CLR, fpgaagc/traya/a20/NOR31408/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3845 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31409/next_val_reg/PRE, fpgaagc/traya/a20/NOR31409/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31409/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3846 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31410/next_val_reg/CLR, fpgaagc/traya/a20/NOR31410/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3847 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31412/next_val_reg/CLR, fpgaagc/traya/a20/NOR31412/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3848 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31413/next_val_reg/CLR, fpgaagc/traya/a20/NOR31413/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3849 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31414/next_val_reg/CLR, fpgaagc/traya/a20/NOR31414/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3850 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31415/next_val_reg/PRE, fpgaagc/traya/a20/NOR31415/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31415/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3851 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31416/next_val_reg/CLR, fpgaagc/traya/a20/NOR31416/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3852 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31417/next_val_reg/CLR, fpgaagc/traya/a20/NOR31417/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3853 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31418/next_val_reg/CLR, fpgaagc/traya/a20/NOR31418/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3854 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31419/next_val_reg/PRE, fpgaagc/traya/a20/NOR31419/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31419/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3855 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31420/next_val_reg/CLR, fpgaagc/traya/a20/NOR31420/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3856 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31421/next_val_reg/CLR, fpgaagc/traya/a20/NOR31421/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3857 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31422/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31422/next_val_reg/CLR, fpgaagc/traya/a20/NOR31422/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31422/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3858 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31423/next_val_reg/CLR, fpgaagc/traya/a20/NOR31423/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3859 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31424/next_val_reg/PRE, fpgaagc/traya/a20/NOR31424/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31424/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3860 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31425/next_val_reg/CLR, fpgaagc/traya/a20/NOR31425/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3861 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31426/next_val_reg/CLR, fpgaagc/traya/a20/NOR31426/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3862 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31427/next_val_reg/CLR, fpgaagc/traya/a20/NOR31427/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3863 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31428/next_val_reg/CLR, fpgaagc/traya/a20/NOR31428/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3864 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31429/next_val_reg/PRE, fpgaagc/traya/a20/NOR31429/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31429/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3865 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31430/next_val_reg/CLR, fpgaagc/traya/a20/NOR31430/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3866 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31431/next_val_reg/CLR, fpgaagc/traya/a20/NOR31431/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3867 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31432/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31432/next_val_reg/PRE, fpgaagc/traya/a20/NOR31432/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31432/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3868 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31433/next_val_reg/CLR, fpgaagc/traya/a20/NOR31433/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3869 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31434/next_val_reg/CLR, fpgaagc/traya/a20/NOR31434/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31434/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3870 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31435/next_val_reg/CLR, fpgaagc/traya/a20/NOR31435/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3871 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31436/next_val_reg/PRE, fpgaagc/traya/a20/NOR31436/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31436/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3872 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31437/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31437/next_val_reg/CLR, fpgaagc/traya/a20/NOR31437/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31437/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3873 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31438/next_val_reg/CLR, fpgaagc/traya/a20/NOR31438/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3874 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31439/next_val_reg/PRE, fpgaagc/traya/a20/NOR31439/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31439/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3875 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31440/next_val_reg/CLR, fpgaagc/traya/a20/NOR31440/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3876 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31441/next_val_reg/CLR, fpgaagc/traya/a20/NOR31441/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3877 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31442/next_val_reg/CLR, fpgaagc/traya/a20/NOR31442/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31442/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3878 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31443/next_val_reg/PRE, fpgaagc/traya/a20/NOR31443/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31443/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3879 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31444/next_val_reg/CLR, fpgaagc/traya/a20/NOR31444/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3880 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31445/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31445/next_val_reg/CLR, fpgaagc/traya/a20/NOR31445/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31445/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3881 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31446/next_val_reg/PRE, fpgaagc/traya/a20/NOR31446/prev_val_reg/PRE, fpgaagc/traya/a20/NOR31446/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3882 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31447/next_val_reg/CLR, fpgaagc/traya/a20/NOR31447/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31447/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3883 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31448/next_val_reg/CLR, fpgaagc/traya/a20/NOR31448/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3884 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31449/next_val_reg/CLR, fpgaagc/traya/a20/NOR31449/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3885 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31451/next_val_reg/CLR, fpgaagc/traya/a20/NOR31451/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31451/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3886 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31452/next_val_reg/CLR, fpgaagc/traya/a20/NOR31452/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3887 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31453/next_val_reg/CLR, fpgaagc/traya/a20/NOR31453/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3888 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31454/next_val_reg/CLR, fpgaagc/traya/a20/NOR31454/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3889 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31456/next_val_reg/CLR, fpgaagc/traya/a20/NOR31456/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3890 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR31458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR31458/next_val_reg/CLR, fpgaagc/traya/a20/NOR31458/prev_val_reg/CLR, fpgaagc/traya/a20/NOR31458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3891 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a20/NOR42357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a20/NOR42357/next_val_reg/CLR, fpgaagc/traya/a20/NOR42357/prev_val_reg/CLR, fpgaagc/traya/a20/NOR42357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3892 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32001/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32001/next_val_reg/CLR, fpgaagc/traya/a21/NOR32001/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32001/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3893 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32002/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32002/next_val_reg/CLR, fpgaagc/traya/a21/NOR32002/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32002/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3894 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32003/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32003/next_val_reg/CLR, fpgaagc/traya/a21/NOR32003/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32003/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3895 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32004/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32004/next_val_reg/CLR, fpgaagc/traya/a21/NOR32004/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32004/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3896 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32006/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32006/next_val_reg/CLR, fpgaagc/traya/a21/NOR32006/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32006/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3897 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32007/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32007/next_val_reg/CLR, fpgaagc/traya/a21/NOR32007/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32007/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3898 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32008/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32008/next_val_reg/CLR, fpgaagc/traya/a21/NOR32008/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32008/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3899 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32011/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32011/next_val_reg/CLR, fpgaagc/traya/a21/NOR32011/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32011/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3900 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32012/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32012/next_val_reg/CLR, fpgaagc/traya/a21/NOR32012/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32012/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3901 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32013/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32013/next_val_reg/CLR, fpgaagc/traya/a21/NOR32013/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32013/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3902 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32014/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32014/next_val_reg/CLR, fpgaagc/traya/a21/NOR32014/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32014/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3903 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32015/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32015/next_val_reg/CLR, fpgaagc/traya/a21/NOR32015/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32015/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3904 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32016/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32016/next_val_reg/CLR, fpgaagc/traya/a21/NOR32016/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32016/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3905 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32021/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32021/next_val_reg/CLR, fpgaagc/traya/a21/NOR32021/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32021/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3906 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32022/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32022/next_val_reg/CLR, fpgaagc/traya/a21/NOR32022/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32022/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3907 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32023/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32023/next_val_reg/CLR, fpgaagc/traya/a21/NOR32023/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32023/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3908 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32024/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32024/next_val_reg/CLR, fpgaagc/traya/a21/NOR32024/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32024/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3909 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32026/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32026/next_val_reg/CLR, fpgaagc/traya/a21/NOR32026/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32026/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3910 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32031/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32031/next_val_reg/CLR, fpgaagc/traya/a21/NOR32031/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32031/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3911 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32032/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32032/next_val_reg/CLR, fpgaagc/traya/a21/NOR32032/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32032/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3912 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32033/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32033/next_val_reg/CLR, fpgaagc/traya/a21/NOR32033/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32033/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3913 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32034/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32034/next_val_reg/CLR, fpgaagc/traya/a21/NOR32034/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32034/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3914 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32035/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32035/next_val_reg/CLR, fpgaagc/traya/a21/NOR32035/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32035/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3915 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32036/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32036/next_val_reg/CLR, fpgaagc/traya/a21/NOR32036/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32036/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3916 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32041/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32041/next_val_reg/CLR, fpgaagc/traya/a21/NOR32041/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32041/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3917 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32042/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32042/next_val_reg/CLR, fpgaagc/traya/a21/NOR32042/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32042/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3918 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32043/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32043/next_val_reg/CLR, fpgaagc/traya/a21/NOR32043/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32043/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3919 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32044/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32044/next_val_reg/CLR, fpgaagc/traya/a21/NOR32044/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32044/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3920 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32045/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32045/next_val_reg/CLR, fpgaagc/traya/a21/NOR32045/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32045/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3921 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32046/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32046/next_val_reg/CLR, fpgaagc/traya/a21/NOR32046/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32046/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3922 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32047/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32047/next_val_reg/CLR, fpgaagc/traya/a21/NOR32047/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32047/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3923 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32048/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32048/next_val_reg/PRE, fpgaagc/traya/a21/NOR32048/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32048/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3924 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32049/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32049/next_val_reg/CLR, fpgaagc/traya/a21/NOR32049/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32049/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3925 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32050/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32050/next_val_reg/CLR, fpgaagc/traya/a21/NOR32050/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32050/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3926 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32051/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32051/next_val_reg/CLR, fpgaagc/traya/a21/NOR32051/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32051/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3927 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32052/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32052/next_val_reg/CLR, fpgaagc/traya/a21/NOR32052/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32052/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3928 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32053/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32053/next_val_reg/CLR, fpgaagc/traya/a21/NOR32053/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32053/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3929 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32055/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32055/next_val_reg/CLR, fpgaagc/traya/a21/NOR32055/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32055/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3930 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32056/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32056/next_val_reg/CLR, fpgaagc/traya/a21/NOR32056/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32056/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3931 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32058/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32058/next_val_reg/CLR, fpgaagc/traya/a21/NOR32058/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32058/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3932 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32059/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32059/next_val_reg/PRE, fpgaagc/traya/a21/NOR32059/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32059/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3933 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32060/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32060/next_val_reg/CLR, fpgaagc/traya/a21/NOR32060/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32060/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3934 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32061/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32061/next_val_reg/CLR, fpgaagc/traya/a21/NOR32061/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32061/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3935 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32062/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32062/next_val_reg/CLR, fpgaagc/traya/a21/NOR32062/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32062/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3936 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32063/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32063/next_val_reg/CLR, fpgaagc/traya/a21/NOR32063/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32063/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3937 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32064/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32064/next_val_reg/CLR, fpgaagc/traya/a21/NOR32064/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32064/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3938 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32065/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32065/next_val_reg/PRE, fpgaagc/traya/a21/NOR32065/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32065/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3939 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32066/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32066/next_val_reg/CLR, fpgaagc/traya/a21/NOR32066/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32066/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3940 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32067/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32067/next_val_reg/CLR, fpgaagc/traya/a21/NOR32067/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32067/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3941 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32068/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32068/next_val_reg/CLR, fpgaagc/traya/a21/NOR32068/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32068/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3942 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32201/next_val_reg/CLR, fpgaagc/traya/a21/NOR32201/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3943 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32202/next_val_reg/CLR, fpgaagc/traya/a21/NOR32202/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3944 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32203/next_val_reg/CLR, fpgaagc/traya/a21/NOR32203/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3945 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32204/next_val_reg/CLR, fpgaagc/traya/a21/NOR32204/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3946 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32205/next_val_reg/CLR, fpgaagc/traya/a21/NOR32205/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3947 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32206/next_val_reg/PRE, fpgaagc/traya/a21/NOR32206/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32206/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3948 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32207/next_val_reg/CLR, fpgaagc/traya/a21/NOR32207/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3949 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32208/next_val_reg/CLR, fpgaagc/traya/a21/NOR32208/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3950 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32209/next_val_reg/CLR, fpgaagc/traya/a21/NOR32209/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3951 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32210/next_val_reg/CLR, fpgaagc/traya/a21/NOR32210/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3952 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32211/next_val_reg/CLR, fpgaagc/traya/a21/NOR32211/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3953 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32212/next_val_reg/CLR, fpgaagc/traya/a21/NOR32212/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3954 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32213/next_val_reg/PRE, fpgaagc/traya/a21/NOR32213/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32213/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3955 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32214/next_val_reg/CLR, fpgaagc/traya/a21/NOR32214/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3956 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32215/next_val_reg/CLR, fpgaagc/traya/a21/NOR32215/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3957 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32216/next_val_reg/CLR, fpgaagc/traya/a21/NOR32216/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3958 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32217/next_val_reg/CLR, fpgaagc/traya/a21/NOR32217/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3959 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32218/next_val_reg/CLR, fpgaagc/traya/a21/NOR32218/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3960 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32219/next_val_reg/CLR, fpgaagc/traya/a21/NOR32219/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3961 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32220/next_val_reg/CLR, fpgaagc/traya/a21/NOR32220/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3962 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32221/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32221/next_val_reg/CLR, fpgaagc/traya/a21/NOR32221/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32221/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3963 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32222/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32222/next_val_reg/PRE, fpgaagc/traya/a21/NOR32222/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32222/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3964 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32223/next_val_reg/CLR, fpgaagc/traya/a21/NOR32223/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3965 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32224/next_val_reg/CLR, fpgaagc/traya/a21/NOR32224/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3966 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32225/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32225/next_val_reg/CLR, fpgaagc/traya/a21/NOR32225/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32225/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3967 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32226/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32226/next_val_reg/PRE, fpgaagc/traya/a21/NOR32226/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32226/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3968 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32227/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32227/next_val_reg/CLR, fpgaagc/traya/a21/NOR32227/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32227/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3969 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32229/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32229/next_val_reg/CLR, fpgaagc/traya/a21/NOR32229/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32229/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3970 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32230/next_val_reg/CLR, fpgaagc/traya/a21/NOR32230/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3971 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32232/next_val_reg/CLR, fpgaagc/traya/a21/NOR32232/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3972 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32233/next_val_reg/CLR, fpgaagc/traya/a21/NOR32233/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3973 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32234/next_val_reg/CLR, fpgaagc/traya/a21/NOR32234/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3974 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32235/next_val_reg/CLR, fpgaagc/traya/a21/NOR32235/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3975 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32236/next_val_reg/CLR, fpgaagc/traya/a21/NOR32236/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3976 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32237/next_val_reg/CLR, fpgaagc/traya/a21/NOR32237/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3977 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32238/next_val_reg/PRE, fpgaagc/traya/a21/NOR32238/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32238/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3978 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32239/next_val_reg/CLR, fpgaagc/traya/a21/NOR32239/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3979 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32240/next_val_reg/CLR, fpgaagc/traya/a21/NOR32240/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3980 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32241/next_val_reg/CLR, fpgaagc/traya/a21/NOR32241/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3981 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32242/next_val_reg/CLR, fpgaagc/traya/a21/NOR32242/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3982 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32243/next_val_reg/CLR, fpgaagc/traya/a21/NOR32243/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3983 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32244/next_val_reg/PRE, fpgaagc/traya/a21/NOR32244/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32244/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3984 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32245/next_val_reg/CLR, fpgaagc/traya/a21/NOR32245/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3985 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32246/next_val_reg/CLR, fpgaagc/traya/a21/NOR32246/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3986 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32247/next_val_reg/CLR, fpgaagc/traya/a21/NOR32247/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3987 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32249/next_val_reg/CLR, fpgaagc/traya/a21/NOR32249/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3988 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32250/next_val_reg/CLR, fpgaagc/traya/a21/NOR32250/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3989 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32251/next_val_reg/CLR, fpgaagc/traya/a21/NOR32251/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3990 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32254/next_val_reg/CLR, fpgaagc/traya/a21/NOR32254/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3991 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32255/next_val_reg/CLR, fpgaagc/traya/a21/NOR32255/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3992 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32259/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32259/next_val_reg/CLR, fpgaagc/traya/a21/NOR32259/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32259/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3993 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32501/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32501/next_val_reg/CLR, fpgaagc/traya/a21/NOR32501/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32501/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3994 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32502/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32502/next_val_reg/PRE, fpgaagc/traya/a21/NOR32502/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32502/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3995 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32503/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32503/next_val_reg/CLR, fpgaagc/traya/a21/NOR32503/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32503/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3996 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32504/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32504/next_val_reg/CLR, fpgaagc/traya/a21/NOR32504/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32504/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3997 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32505/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32505/next_val_reg/CLR, fpgaagc/traya/a21/NOR32505/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32505/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3998 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32506/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32506/next_val_reg/PRE, fpgaagc/traya/a21/NOR32506/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32506/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3999 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32507/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32507/next_val_reg/CLR, fpgaagc/traya/a21/NOR32507/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32507/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4000 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32508/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32508/next_val_reg/CLR, fpgaagc/traya/a21/NOR32508/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32508/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4001 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32509/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32509/next_val_reg/PRE, fpgaagc/traya/a21/NOR32509/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32509/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4002 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32510/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32510/next_val_reg/CLR, fpgaagc/traya/a21/NOR32510/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32510/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4003 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32511/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32511/next_val_reg/CLR, fpgaagc/traya/a21/NOR32511/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32511/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4004 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32512/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32512/next_val_reg/CLR, fpgaagc/traya/a21/NOR32512/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32512/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4005 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32513/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32513/next_val_reg/CLR, fpgaagc/traya/a21/NOR32513/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32513/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4006 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32514/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32514/next_val_reg/CLR, fpgaagc/traya/a21/NOR32514/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32514/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4007 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32515/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32515/next_val_reg/PRE, fpgaagc/traya/a21/NOR32515/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32515/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4008 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32516/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32516/next_val_reg/CLR, fpgaagc/traya/a21/NOR32516/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32516/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4009 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32517/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32517/next_val_reg/CLR, fpgaagc/traya/a21/NOR32517/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32517/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4010 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32518/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32518/next_val_reg/CLR, fpgaagc/traya/a21/NOR32518/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32518/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4011 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32519/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32519/next_val_reg/PRE, fpgaagc/traya/a21/NOR32519/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32519/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4012 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32520/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32520/next_val_reg/CLR, fpgaagc/traya/a21/NOR32520/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32520/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4013 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32521/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32521/next_val_reg/CLR, fpgaagc/traya/a21/NOR32521/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32521/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4014 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32522/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32522/next_val_reg/CLR, fpgaagc/traya/a21/NOR32522/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32522/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4015 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32523/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32523/next_val_reg/CLR, fpgaagc/traya/a21/NOR32523/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32523/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4016 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32524/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32524/next_val_reg/PRE, fpgaagc/traya/a21/NOR32524/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32524/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4017 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32525/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32525/next_val_reg/CLR, fpgaagc/traya/a21/NOR32525/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32525/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4018 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32526/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32526/next_val_reg/CLR, fpgaagc/traya/a21/NOR32526/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32526/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4019 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32527/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32527/next_val_reg/CLR, fpgaagc/traya/a21/NOR32527/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32527/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4020 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32528/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32528/next_val_reg/CLR, fpgaagc/traya/a21/NOR32528/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32528/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4021 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32529/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32529/next_val_reg/PRE, fpgaagc/traya/a21/NOR32529/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32529/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4022 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32530/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32530/next_val_reg/CLR, fpgaagc/traya/a21/NOR32530/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32530/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4023 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32531/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32531/next_val_reg/CLR, fpgaagc/traya/a21/NOR32531/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32531/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4024 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32532/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32532/next_val_reg/PRE, fpgaagc/traya/a21/NOR32532/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32532/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4025 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32533/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32533/next_val_reg/CLR, fpgaagc/traya/a21/NOR32533/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32533/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4026 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32534/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32534/next_val_reg/CLR, fpgaagc/traya/a21/NOR32534/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32534/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4027 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32535/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32535/next_val_reg/CLR, fpgaagc/traya/a21/NOR32535/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32535/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4028 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32536/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32536/next_val_reg/PRE, fpgaagc/traya/a21/NOR32536/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32536/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4029 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32537/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32537/next_val_reg/CLR, fpgaagc/traya/a21/NOR32537/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32537/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4030 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32538/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32538/next_val_reg/CLR, fpgaagc/traya/a21/NOR32538/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32538/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4031 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32539/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32539/next_val_reg/PRE, fpgaagc/traya/a21/NOR32539/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32539/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4032 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32540/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32540/next_val_reg/CLR, fpgaagc/traya/a21/NOR32540/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32540/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4033 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32541/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32541/next_val_reg/CLR, fpgaagc/traya/a21/NOR32541/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32541/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4034 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32542/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32542/next_val_reg/CLR, fpgaagc/traya/a21/NOR32542/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32542/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4035 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32543/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32543/next_val_reg/PRE, fpgaagc/traya/a21/NOR32543/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32543/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4036 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32544/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32544/next_val_reg/CLR, fpgaagc/traya/a21/NOR32544/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32544/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4037 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32545/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32545/next_val_reg/CLR, fpgaagc/traya/a21/NOR32545/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32545/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4038 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32546/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32546/next_val_reg/PRE, fpgaagc/traya/a21/NOR32546/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32546/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4039 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32547/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32547/next_val_reg/CLR, fpgaagc/traya/a21/NOR32547/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32547/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4040 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32548/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32548/next_val_reg/CLR, fpgaagc/traya/a21/NOR32548/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32548/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4041 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32549/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32549/next_val_reg/CLR, fpgaagc/traya/a21/NOR32549/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32549/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4042 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32551/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32551/next_val_reg/CLR, fpgaagc/traya/a21/NOR32551/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32551/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4043 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32552/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32552/next_val_reg/CLR, fpgaagc/traya/a21/NOR32552/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32552/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4044 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32553/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32553/next_val_reg/CLR, fpgaagc/traya/a21/NOR32553/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32553/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4045 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32554/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32554/next_val_reg/CLR, fpgaagc/traya/a21/NOR32554/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32554/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4046 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32556/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32556/next_val_reg/CLR, fpgaagc/traya/a21/NOR32556/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32556/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4047 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32558/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32558/next_val_reg/CLR, fpgaagc/traya/a21/NOR32558/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32558/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4048 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32602/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32602/next_val_reg/PRE, fpgaagc/traya/a21/NOR32602/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32602/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4049 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32603/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32603/next_val_reg/CLR, fpgaagc/traya/a21/NOR32603/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32603/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4050 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32604/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32604/next_val_reg/CLR, fpgaagc/traya/a21/NOR32604/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32604/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4051 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32605/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32605/next_val_reg/CLR, fpgaagc/traya/a21/NOR32605/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32605/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4052 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32606/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32606/next_val_reg/PRE, fpgaagc/traya/a21/NOR32606/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32606/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4053 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32607/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32607/next_val_reg/CLR, fpgaagc/traya/a21/NOR32607/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32607/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4054 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32608/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32608/next_val_reg/CLR, fpgaagc/traya/a21/NOR32608/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32608/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4055 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32609/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32609/next_val_reg/PRE, fpgaagc/traya/a21/NOR32609/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32609/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4056 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32610/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32610/next_val_reg/CLR, fpgaagc/traya/a21/NOR32610/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32610/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4057 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32612/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32612/next_val_reg/CLR, fpgaagc/traya/a21/NOR32612/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32612/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4058 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32613/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32613/next_val_reg/CLR, fpgaagc/traya/a21/NOR32613/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32613/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4059 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32614/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32614/next_val_reg/CLR, fpgaagc/traya/a21/NOR32614/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32614/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4060 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32615/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32615/next_val_reg/PRE, fpgaagc/traya/a21/NOR32615/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32615/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4061 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32616/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32616/next_val_reg/CLR, fpgaagc/traya/a21/NOR32616/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32616/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4062 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32617/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32617/next_val_reg/CLR, fpgaagc/traya/a21/NOR32617/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32617/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4063 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32618/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32618/next_val_reg/CLR, fpgaagc/traya/a21/NOR32618/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32618/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4064 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32619/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32619/next_val_reg/PRE, fpgaagc/traya/a21/NOR32619/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32619/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4065 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32620/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32620/next_val_reg/CLR, fpgaagc/traya/a21/NOR32620/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32620/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4066 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32621/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32621/next_val_reg/CLR, fpgaagc/traya/a21/NOR32621/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32621/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4067 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32622/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32622/next_val_reg/CLR, fpgaagc/traya/a21/NOR32622/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32622/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4068 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32623/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32623/next_val_reg/CLR, fpgaagc/traya/a21/NOR32623/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32623/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4069 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32624/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32624/next_val_reg/PRE, fpgaagc/traya/a21/NOR32624/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32624/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4070 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32625/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32625/next_val_reg/CLR, fpgaagc/traya/a21/NOR32625/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32625/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4071 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32626/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32626/next_val_reg/CLR, fpgaagc/traya/a21/NOR32626/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32626/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4072 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32627/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32627/next_val_reg/CLR, fpgaagc/traya/a21/NOR32627/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32627/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4073 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32628/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32628/next_val_reg/CLR, fpgaagc/traya/a21/NOR32628/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32628/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4074 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32629/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32629/next_val_reg/PRE, fpgaagc/traya/a21/NOR32629/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32629/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4075 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32630/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32630/next_val_reg/CLR, fpgaagc/traya/a21/NOR32630/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32630/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4076 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32631/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32631/next_val_reg/CLR, fpgaagc/traya/a21/NOR32631/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32631/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4077 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32632/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32632/next_val_reg/PRE, fpgaagc/traya/a21/NOR32632/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32632/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4078 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32633/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32633/next_val_reg/CLR, fpgaagc/traya/a21/NOR32633/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32633/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4079 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32634/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32634/next_val_reg/CLR, fpgaagc/traya/a21/NOR32634/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32634/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4080 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32635/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32635/next_val_reg/CLR, fpgaagc/traya/a21/NOR32635/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32635/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4081 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32636/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32636/next_val_reg/PRE, fpgaagc/traya/a21/NOR32636/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32636/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4082 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32637/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32637/next_val_reg/CLR, fpgaagc/traya/a21/NOR32637/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32637/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4083 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32638/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32638/next_val_reg/CLR, fpgaagc/traya/a21/NOR32638/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32638/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4084 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32639/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32639/next_val_reg/CLR, fpgaagc/traya/a21/NOR32639/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32639/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4085 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32640/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32640/next_val_reg/CLR, fpgaagc/traya/a21/NOR32640/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32640/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4086 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32643/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32643/next_val_reg/PRE, fpgaagc/traya/a21/NOR32643/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32643/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4087 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32644/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32644/next_val_reg/CLR, fpgaagc/traya/a21/NOR32644/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32644/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4088 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32645/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32645/next_val_reg/CLR, fpgaagc/traya/a21/NOR32645/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32645/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4089 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32646/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32646/next_val_reg/PRE, fpgaagc/traya/a21/NOR32646/prev_val_reg/PRE, fpgaagc/traya/a21/NOR32646/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4090 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32647/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32647/next_val_reg/CLR, fpgaagc/traya/a21/NOR32647/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32647/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4091 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32649/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32649/next_val_reg/CLR, fpgaagc/traya/a21/NOR32649/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32649/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4092 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32650/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32650/next_val_reg/CLR, fpgaagc/traya/a21/NOR32650/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32650/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4093 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32652/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32652/next_val_reg/CLR, fpgaagc/traya/a21/NOR32652/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32652/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4094 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32654/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32654/next_val_reg/CLR, fpgaagc/traya/a21/NOR32654/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32654/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4095 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32656/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32656/next_val_reg/CLR, fpgaagc/traya/a21/NOR32656/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32656/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4096 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR32658/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR32658/next_val_reg/CLR, fpgaagc/traya/a21/NOR32658/prev_val_reg/CLR, fpgaagc/traya/a21/NOR32658/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4097 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR34340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR34340/next_val_reg/CLR, fpgaagc/traya/a21/NOR34340/prev_val_reg/CLR, fpgaagc/traya/a21/NOR34340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4098 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR34362/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR34362/next_val_reg/CLR, fpgaagc/traya/a21/NOR34362/prev_val_reg/CLR, fpgaagc/traya/a21/NOR34362/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4099 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35236/next_val_reg/CLR, fpgaagc/traya/a21/NOR35236/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4100 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35237/next_val_reg/CLR, fpgaagc/traya/a21/NOR35237/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4101 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35238/next_val_reg/CLR, fpgaagc/traya/a21/NOR35238/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4102 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35239/next_val_reg/PRE, fpgaagc/traya/a21/NOR35239/prev_val_reg/PRE, fpgaagc/traya/a21/NOR35239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4103 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35240/next_val_reg/CLR, fpgaagc/traya/a21/NOR35240/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4104 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35241/next_val_reg/CLR, fpgaagc/traya/a21/NOR35241/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4105 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35242/next_val_reg/CLR, fpgaagc/traya/a21/NOR35242/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4106 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35243/next_val_reg/CLR, fpgaagc/traya/a21/NOR35243/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4107 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35244/next_val_reg/PRE, fpgaagc/traya/a21/NOR35244/prev_val_reg/PRE, fpgaagc/traya/a21/NOR35244/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4108 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35245/next_val_reg/CLR, fpgaagc/traya/a21/NOR35245/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4109 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35246/next_val_reg/CLR, fpgaagc/traya/a21/NOR35246/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4110 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35247/next_val_reg/CLR, fpgaagc/traya/a21/NOR35247/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4111 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35248/next_val_reg/CLR, fpgaagc/traya/a21/NOR35248/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4112 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35249/next_val_reg/PRE, fpgaagc/traya/a21/NOR35249/prev_val_reg/PRE, fpgaagc/traya/a21/NOR35249/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4113 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR35250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR35250/next_val_reg/CLR, fpgaagc/traya/a21/NOR35250/prev_val_reg/CLR, fpgaagc/traya/a21/NOR35250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4114 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39248/next_val_reg/PRE, fpgaagc/traya/a21/NOR39248/prev_val_reg/PRE, fpgaagc/traya/a21/NOR39248/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4115 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39249/next_val_reg/CLR, fpgaagc/traya/a21/NOR39249/prev_val_reg/CLR, fpgaagc/traya/a21/NOR39249/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4116 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39251/next_val_reg/CLR, fpgaagc/traya/a21/NOR39251/prev_val_reg/CLR, fpgaagc/traya/a21/NOR39251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4117 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39252/next_val_reg/CLR, fpgaagc/traya/a21/NOR39252/prev_val_reg/CLR, fpgaagc/traya/a21/NOR39252/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4118 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39253/next_val_reg/CLR, fpgaagc/traya/a21/NOR39253/prev_val_reg/CLR, fpgaagc/traya/a21/NOR39253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4119 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39254/next_val_reg/CLR, fpgaagc/traya/a21/NOR39254/prev_val_reg/CLR, fpgaagc/traya/a21/NOR39254/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4120 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39255/next_val_reg/CLR, fpgaagc/traya/a21/NOR39255/prev_val_reg/CLR, fpgaagc/traya/a21/NOR39255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4121 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a21/NOR39256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a21/NOR39256/next_val_reg/CLR, fpgaagc/traya/a21/NOR39256/prev_val_reg/CLR, fpgaagc/traya/a21/NOR39256/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4122 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47155/next_val_reg/CLR, fpgaagc/traya/a22/NOR47155/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4123 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47156/next_val_reg/CLR, fpgaagc/traya/a22/NOR47156/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4124 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47157/next_val_reg/PRE, fpgaagc/traya/a22/NOR47157/prev_val_reg/PRE, fpgaagc/traya/a22/NOR47157/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4125 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47158/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47158/next_val_reg/CLR, fpgaagc/traya/a22/NOR47158/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47158/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4126 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47201/next_val_reg/CLR, fpgaagc/traya/a22/NOR47201/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4127 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47202/next_val_reg/CLR, fpgaagc/traya/a22/NOR47202/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4128 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47205/next_val_reg/CLR, fpgaagc/traya/a22/NOR47205/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4129 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47206/next_val_reg/CLR, fpgaagc/traya/a22/NOR47206/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4130 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47207/next_val_reg/CLR, fpgaagc/traya/a22/NOR47207/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4131 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47210/next_val_reg/CLR, fpgaagc/traya/a22/NOR47210/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4132 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47211/next_val_reg/CLR, fpgaagc/traya/a22/NOR47211/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4133 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47214/next_val_reg/CLR, fpgaagc/traya/a22/NOR47214/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4134 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47215/next_val_reg/CLR, fpgaagc/traya/a22/NOR47215/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4135 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47218/next_val_reg/CLR, fpgaagc/traya/a22/NOR47218/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4136 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47219/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47219/next_val_reg/CLR, fpgaagc/traya/a22/NOR47219/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47219/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4137 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47220/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47220/next_val_reg/CLR, fpgaagc/traya/a22/NOR47220/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47220/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4138 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47223/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47223/next_val_reg/CLR, fpgaagc/traya/a22/NOR47223/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47223/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4139 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a22/NOR47224/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a22/NOR47224/next_val_reg/CLR, fpgaagc/traya/a22/NOR47224/prev_val_reg/CLR, fpgaagc/traya/a22/NOR47224/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4140 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48101/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48101/next_val_reg/CLR, fpgaagc/traya/a23/NOR48101/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48101/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4141 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48102/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48102/next_val_reg/CLR, fpgaagc/traya/a23/NOR48102/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48102/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4142 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48103/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48103/next_val_reg/CLR, fpgaagc/traya/a23/NOR48103/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48103/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4143 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48104/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48104/next_val_reg/CLR, fpgaagc/traya/a23/NOR48104/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48104/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4144 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48105/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48105/next_val_reg/CLR, fpgaagc/traya/a23/NOR48105/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48105/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4145 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48106/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48106/next_val_reg/PRE, fpgaagc/traya/a23/NOR48106/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48106/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4146 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48107/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48107/next_val_reg/PRE, fpgaagc/traya/a23/NOR48107/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48107/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4147 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48108/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48108/next_val_reg/CLR, fpgaagc/traya/a23/NOR48108/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48108/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4148 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48127/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48127/next_val_reg/CLR, fpgaagc/traya/a23/NOR48127/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48127/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4149 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48128/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48128/next_val_reg/CLR, fpgaagc/traya/a23/NOR48128/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48128/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4150 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48129/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48129/next_val_reg/CLR, fpgaagc/traya/a23/NOR48129/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48129/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4151 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48130/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48130/next_val_reg/CLR, fpgaagc/traya/a23/NOR48130/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48130/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4152 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48131/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48131/next_val_reg/CLR, fpgaagc/traya/a23/NOR48131/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48131/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4153 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48132/next_val_reg/CLR, fpgaagc/traya/a23/NOR48132/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4154 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48133/next_val_reg/CLR, fpgaagc/traya/a23/NOR48133/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4155 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48134/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48134/next_val_reg/PRE, fpgaagc/traya/a23/NOR48134/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48134/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4156 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48135/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48135/next_val_reg/CLR, fpgaagc/traya/a23/NOR48135/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48135/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4157 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48136/next_val_reg/CLR, fpgaagc/traya/a23/NOR48136/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4158 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48137/next_val_reg/CLR, fpgaagc/traya/a23/NOR48137/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4159 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48138/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48138/next_val_reg/PRE, fpgaagc/traya/a23/NOR48138/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48138/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4160 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48139/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48139/next_val_reg/CLR, fpgaagc/traya/a23/NOR48139/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48139/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4161 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48140/next_val_reg/CLR, fpgaagc/traya/a23/NOR48140/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4162 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48141/next_val_reg/CLR, fpgaagc/traya/a23/NOR48141/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4163 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48142/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48142/next_val_reg/CLR, fpgaagc/traya/a23/NOR48142/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48142/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4164 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48143/next_val_reg/CLR, fpgaagc/traya/a23/NOR48143/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4165 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48144/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48144/next_val_reg/PRE, fpgaagc/traya/a23/NOR48144/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48144/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4166 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48145/next_val_reg/CLR, fpgaagc/traya/a23/NOR48145/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4167 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48146/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48146/next_val_reg/CLR, fpgaagc/traya/a23/NOR48146/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48146/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4168 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48147/next_val_reg/CLR, fpgaagc/traya/a23/NOR48147/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4169 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48148/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48148/next_val_reg/PRE, fpgaagc/traya/a23/NOR48148/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48148/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4170 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48149/next_val_reg/PRE, fpgaagc/traya/a23/NOR48149/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48149/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4171 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48150/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48150/next_val_reg/CLR, fpgaagc/traya/a23/NOR48150/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48150/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4172 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48151/next_val_reg/PRE, fpgaagc/traya/a23/NOR48151/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48151/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4173 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48152/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48152/next_val_reg/CLR, fpgaagc/traya/a23/NOR48152/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48152/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4174 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48153/next_val_reg/PRE, fpgaagc/traya/a23/NOR48153/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48153/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4175 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48154/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48154/next_val_reg/CLR, fpgaagc/traya/a23/NOR48154/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48154/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4176 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48155/next_val_reg/CLR, fpgaagc/traya/a23/NOR48155/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4177 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48156/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48156/next_val_reg/CLR, fpgaagc/traya/a23/NOR48156/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48156/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4178 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48201/next_val_reg/CLR, fpgaagc/traya/a23/NOR48201/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4179 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48202/next_val_reg/CLR, fpgaagc/traya/a23/NOR48202/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4180 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48203/next_val_reg/CLR, fpgaagc/traya/a23/NOR48203/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4181 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48204/next_val_reg/CLR, fpgaagc/traya/a23/NOR48204/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4182 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48205/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48205/next_val_reg/CLR, fpgaagc/traya/a23/NOR48205/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48205/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4183 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48206/next_val_reg/CLR, fpgaagc/traya/a23/NOR48206/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4184 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48207/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48207/next_val_reg/CLR, fpgaagc/traya/a23/NOR48207/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48207/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4185 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48208/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48208/next_val_reg/CLR, fpgaagc/traya/a23/NOR48208/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48208/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4186 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48209/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48209/next_val_reg/CLR, fpgaagc/traya/a23/NOR48209/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48209/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4187 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48210/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48210/next_val_reg/CLR, fpgaagc/traya/a23/NOR48210/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48210/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4188 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48211/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48211/next_val_reg/CLR, fpgaagc/traya/a23/NOR48211/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48211/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4189 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48212/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48212/next_val_reg/CLR, fpgaagc/traya/a23/NOR48212/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48212/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4190 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48213/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48213/next_val_reg/CLR, fpgaagc/traya/a23/NOR48213/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48213/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4191 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48214/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48214/next_val_reg/CLR, fpgaagc/traya/a23/NOR48214/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48214/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4192 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48215/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48215/next_val_reg/CLR, fpgaagc/traya/a23/NOR48215/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48215/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4193 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48216/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48216/next_val_reg/CLR, fpgaagc/traya/a23/NOR48216/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48216/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4194 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48217/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48217/next_val_reg/CLR, fpgaagc/traya/a23/NOR48217/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48217/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4195 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48218/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48218/next_val_reg/CLR, fpgaagc/traya/a23/NOR48218/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48218/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4196 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48228/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48228/next_val_reg/CLR, fpgaagc/traya/a23/NOR48228/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48228/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4197 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48230/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48230/next_val_reg/CLR, fpgaagc/traya/a23/NOR48230/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48230/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4198 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48231/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48231/next_val_reg/CLR, fpgaagc/traya/a23/NOR48231/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48231/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4199 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48232/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48232/next_val_reg/CLR, fpgaagc/traya/a23/NOR48232/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48232/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4200 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48233/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48233/next_val_reg/CLR, fpgaagc/traya/a23/NOR48233/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48233/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4201 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48234/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48234/next_val_reg/CLR, fpgaagc/traya/a23/NOR48234/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48234/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4202 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48235/next_val_reg/PRE, fpgaagc/traya/a23/NOR48235/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48235/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4203 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48236/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48236/next_val_reg/CLR, fpgaagc/traya/a23/NOR48236/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48236/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4204 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48237/next_val_reg/CLR, fpgaagc/traya/a23/NOR48237/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4205 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48238/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48238/next_val_reg/CLR, fpgaagc/traya/a23/NOR48238/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48238/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4206 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48239/next_val_reg/PRE, fpgaagc/traya/a23/NOR48239/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48239/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4207 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48240/next_val_reg/CLR, fpgaagc/traya/a23/NOR48240/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4208 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48241/next_val_reg/CLR, fpgaagc/traya/a23/NOR48241/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4209 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48242/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48242/next_val_reg/CLR, fpgaagc/traya/a23/NOR48242/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48242/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4210 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48243/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48243/next_val_reg/CLR, fpgaagc/traya/a23/NOR48243/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48243/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4211 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48244/next_val_reg/CLR, fpgaagc/traya/a23/NOR48244/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4212 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48245/next_val_reg/PRE, fpgaagc/traya/a23/NOR48245/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48245/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4213 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48246/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48246/next_val_reg/CLR, fpgaagc/traya/a23/NOR48246/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48246/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4214 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48247/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48247/next_val_reg/CLR, fpgaagc/traya/a23/NOR48247/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48247/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4215 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48248/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48248/next_val_reg/CLR, fpgaagc/traya/a23/NOR48248/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48248/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4216 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48249/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48249/next_val_reg/PRE, fpgaagc/traya/a23/NOR48249/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48249/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4217 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48250/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48250/next_val_reg/CLR, fpgaagc/traya/a23/NOR48250/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48250/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4218 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48251/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48251/next_val_reg/CLR, fpgaagc/traya/a23/NOR48251/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48251/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4219 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48252/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48252/next_val_reg/PRE, fpgaagc/traya/a23/NOR48252/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48252/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4220 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48253/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48253/next_val_reg/CLR, fpgaagc/traya/a23/NOR48253/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48253/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4221 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48254/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48254/next_val_reg/PRE, fpgaagc/traya/a23/NOR48254/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48254/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4222 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48255/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48255/next_val_reg/CLR, fpgaagc/traya/a23/NOR48255/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48255/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4223 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48256/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48256/next_val_reg/PRE, fpgaagc/traya/a23/NOR48256/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48256/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4224 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48257/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48257/next_val_reg/CLR, fpgaagc/traya/a23/NOR48257/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48257/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4225 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48258/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48258/next_val_reg/CLR, fpgaagc/traya/a23/NOR48258/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48258/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4226 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48301/next_val_reg/CLR, fpgaagc/traya/a23/NOR48301/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4227 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48302/next_val_reg/PRE, fpgaagc/traya/a23/NOR48302/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48302/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4228 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48303/next_val_reg/CLR, fpgaagc/traya/a23/NOR48303/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48303/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4229 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48304/next_val_reg/CLR, fpgaagc/traya/a23/NOR48304/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4230 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48305/next_val_reg/CLR, fpgaagc/traya/a23/NOR48305/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48305/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4231 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48306/next_val_reg/CLR, fpgaagc/traya/a23/NOR48306/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4232 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48307/next_val_reg/CLR, fpgaagc/traya/a23/NOR48307/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48307/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4233 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48310/next_val_reg/CLR, fpgaagc/traya/a23/NOR48310/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4234 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48311/next_val_reg/CLR, fpgaagc/traya/a23/NOR48311/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4235 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48312/next_val_reg/PRE, fpgaagc/traya/a23/NOR48312/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48312/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4236 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48313/next_val_reg/CLR, fpgaagc/traya/a23/NOR48313/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48313/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4237 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48314/next_val_reg/CLR, fpgaagc/traya/a23/NOR48314/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4238 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48315/next_val_reg/CLR, fpgaagc/traya/a23/NOR48315/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4239 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48316/next_val_reg/CLR, fpgaagc/traya/a23/NOR48316/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4240 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48317/next_val_reg/CLR, fpgaagc/traya/a23/NOR48317/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48317/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4241 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48320/next_val_reg/CLR, fpgaagc/traya/a23/NOR48320/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4242 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48321/next_val_reg/CLR, fpgaagc/traya/a23/NOR48321/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4243 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48322/next_val_reg/PRE, fpgaagc/traya/a23/NOR48322/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48322/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4244 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48323/next_val_reg/CLR, fpgaagc/traya/a23/NOR48323/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4245 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48324/next_val_reg/CLR, fpgaagc/traya/a23/NOR48324/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48324/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4246 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48325/next_val_reg/CLR, fpgaagc/traya/a23/NOR48325/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4247 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48327/next_val_reg/CLR, fpgaagc/traya/a23/NOR48327/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4248 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48328/next_val_reg/CLR, fpgaagc/traya/a23/NOR48328/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48328/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4249 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48330/next_val_reg/CLR, fpgaagc/traya/a23/NOR48330/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4250 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48331/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48331/next_val_reg/CLR, fpgaagc/traya/a23/NOR48331/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48331/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4251 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48332/next_val_reg/PRE, fpgaagc/traya/a23/NOR48332/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48332/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4252 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48333/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48333/next_val_reg/CLR, fpgaagc/traya/a23/NOR48333/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48333/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4253 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48334/next_val_reg/CLR, fpgaagc/traya/a23/NOR48334/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4254 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48335/next_val_reg/CLR, fpgaagc/traya/a23/NOR48335/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4255 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48337/next_val_reg/CLR, fpgaagc/traya/a23/NOR48337/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4256 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48338/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48338/next_val_reg/CLR, fpgaagc/traya/a23/NOR48338/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48338/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4257 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48340/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48340/next_val_reg/CLR, fpgaagc/traya/a23/NOR48340/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48340/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4258 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48341/next_val_reg/CLR, fpgaagc/traya/a23/NOR48341/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4259 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48342/next_val_reg/PRE, fpgaagc/traya/a23/NOR48342/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48342/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4260 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48343/next_val_reg/CLR, fpgaagc/traya/a23/NOR48343/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4261 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48344/next_val_reg/CLR, fpgaagc/traya/a23/NOR48344/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4262 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48345/next_val_reg/CLR, fpgaagc/traya/a23/NOR48345/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4263 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48346/next_val_reg/CLR, fpgaagc/traya/a23/NOR48346/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4264 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48347/next_val_reg/CLR, fpgaagc/traya/a23/NOR48347/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4265 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48350/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48350/next_val_reg/CLR, fpgaagc/traya/a23/NOR48350/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48350/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4266 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48355/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48355/next_val_reg/CLR, fpgaagc/traya/a23/NOR48355/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48355/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4267 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48357/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48357/next_val_reg/CLR, fpgaagc/traya/a23/NOR48357/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48357/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4268 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48358/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48358/next_val_reg/CLR, fpgaagc/traya/a23/NOR48358/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48358/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4269 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48359/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48359/next_val_reg/CLR, fpgaagc/traya/a23/NOR48359/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48359/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4270 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48401/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48401/next_val_reg/CLR, fpgaagc/traya/a23/NOR48401/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48401/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4271 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48402/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48402/next_val_reg/PRE, fpgaagc/traya/a23/NOR48402/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48402/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4272 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48403/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48403/next_val_reg/CLR, fpgaagc/traya/a23/NOR48403/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48403/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4273 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48404/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48404/next_val_reg/CLR, fpgaagc/traya/a23/NOR48404/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48404/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4274 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48405/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48405/next_val_reg/CLR, fpgaagc/traya/a23/NOR48405/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48405/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4275 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48406/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48406/next_val_reg/PRE, fpgaagc/traya/a23/NOR48406/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48406/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4276 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48407/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48407/next_val_reg/CLR, fpgaagc/traya/a23/NOR48407/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48407/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4277 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48408/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48408/next_val_reg/CLR, fpgaagc/traya/a23/NOR48408/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48408/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4278 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48409/next_val_reg/CLR, fpgaagc/traya/a23/NOR48409/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4279 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48410/next_val_reg/PRE, fpgaagc/traya/a23/NOR48410/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48410/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4280 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48411/next_val_reg/CLR, fpgaagc/traya/a23/NOR48411/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4281 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48412/next_val_reg/CLR, fpgaagc/traya/a23/NOR48412/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4282 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48413/next_val_reg/CLR, fpgaagc/traya/a23/NOR48413/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48413/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4283 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48414/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48414/next_val_reg/CLR, fpgaagc/traya/a23/NOR48414/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48414/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4284 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48415/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48415/next_val_reg/CLR, fpgaagc/traya/a23/NOR48415/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48415/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4285 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48416/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48416/next_val_reg/CLR, fpgaagc/traya/a23/NOR48416/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48416/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4286 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48417/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48417/next_val_reg/CLR, fpgaagc/traya/a23/NOR48417/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48417/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4287 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48418/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48418/next_val_reg/CLR, fpgaagc/traya/a23/NOR48418/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48418/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4288 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48419/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48419/next_val_reg/PRE, fpgaagc/traya/a23/NOR48419/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48419/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4289 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48420/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48420/next_val_reg/CLR, fpgaagc/traya/a23/NOR48420/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48420/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4290 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48421/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48421/next_val_reg/CLR, fpgaagc/traya/a23/NOR48421/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48421/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4291 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48423/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48423/next_val_reg/CLR, fpgaagc/traya/a23/NOR48423/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48423/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4292 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48424/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48424/next_val_reg/PRE, fpgaagc/traya/a23/NOR48424/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48424/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4293 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48425/next_val_reg/CLR, fpgaagc/traya/a23/NOR48425/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4294 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48426/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48426/next_val_reg/CLR, fpgaagc/traya/a23/NOR48426/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48426/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4295 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48428/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48428/next_val_reg/CLR, fpgaagc/traya/a23/NOR48428/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48428/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4296 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48429/next_val_reg/PRE, fpgaagc/traya/a23/NOR48429/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48429/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4297 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48430/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48430/next_val_reg/CLR, fpgaagc/traya/a23/NOR48430/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48430/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4298 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48431/next_val_reg/CLR, fpgaagc/traya/a23/NOR48431/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4299 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48433/next_val_reg/CLR, fpgaagc/traya/a23/NOR48433/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4300 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48434/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48434/next_val_reg/PRE, fpgaagc/traya/a23/NOR48434/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48434/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4301 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48435/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48435/next_val_reg/CLR, fpgaagc/traya/a23/NOR48435/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48435/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4302 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48436/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48436/next_val_reg/CLR, fpgaagc/traya/a23/NOR48436/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48436/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4303 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48438/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48438/next_val_reg/CLR, fpgaagc/traya/a23/NOR48438/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48438/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4304 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48439/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48439/next_val_reg/CLR, fpgaagc/traya/a23/NOR48439/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48439/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4305 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48440/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48440/next_val_reg/CLR, fpgaagc/traya/a23/NOR48440/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48440/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4306 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48441/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48441/next_val_reg/CLR, fpgaagc/traya/a23/NOR48441/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48441/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4307 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48442/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48442/next_val_reg/PRE, fpgaagc/traya/a23/NOR48442/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48442/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4308 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48443/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48443/next_val_reg/CLR, fpgaagc/traya/a23/NOR48443/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48443/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4309 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48444/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48444/next_val_reg/CLR, fpgaagc/traya/a23/NOR48444/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48444/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4310 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48446/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48446/next_val_reg/CLR, fpgaagc/traya/a23/NOR48446/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48446/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4311 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48447/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48447/next_val_reg/PRE, fpgaagc/traya/a23/NOR48447/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48447/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4312 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48448/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48448/next_val_reg/CLR, fpgaagc/traya/a23/NOR48448/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48448/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4313 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48449/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48449/next_val_reg/CLR, fpgaagc/traya/a23/NOR48449/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48449/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4314 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48450/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48450/next_val_reg/CLR, fpgaagc/traya/a23/NOR48450/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48450/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4315 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48451/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48451/next_val_reg/PRE, fpgaagc/traya/a23/NOR48451/prev_val_reg/PRE, fpgaagc/traya/a23/NOR48451/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4316 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48452/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48452/next_val_reg/CLR, fpgaagc/traya/a23/NOR48452/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48452/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4317 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48453/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48453/next_val_reg/CLR, fpgaagc/traya/a23/NOR48453/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48453/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4318 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48454/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48454/next_val_reg/CLR, fpgaagc/traya/a23/NOR48454/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48454/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4319 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48456/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48456/next_val_reg/CLR, fpgaagc/traya/a23/NOR48456/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48456/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4320 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48457/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48457/next_val_reg/CLR, fpgaagc/traya/a23/NOR48457/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48457/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4321 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR48458/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR48458/next_val_reg/CLR, fpgaagc/traya/a23/NOR48458/prev_val_reg/CLR, fpgaagc/traya/a23/NOR48458/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4322 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR52261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR52261/next_val_reg/CLR, fpgaagc/traya/a23/NOR52261/prev_val_reg/CLR, fpgaagc/traya/a23/NOR52261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4323 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR52361/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR52361/next_val_reg/CLR, fpgaagc/traya/a23/NOR52361/prev_val_reg/CLR, fpgaagc/traya/a23/NOR52361/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4324 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR52362/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR52362/next_val_reg/CLR, fpgaagc/traya/a23/NOR52362/prev_val_reg/CLR, fpgaagc/traya/a23/NOR52362/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4325 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR52461/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR52461/next_val_reg/CLR, fpgaagc/traya/a23/NOR52461/prev_val_reg/CLR, fpgaagc/traya/a23/NOR52461/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4326 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR53161/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR53161/next_val_reg/CLR, fpgaagc/traya/a23/NOR53161/prev_val_reg/CLR, fpgaagc/traya/a23/NOR53161/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4327 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR53361/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR53361/next_val_reg/CLR, fpgaagc/traya/a23/NOR53361/prev_val_reg/CLR, fpgaagc/traya/a23/NOR53361/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4328 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR53362/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR53362/next_val_reg/CLR, fpgaagc/traya/a23/NOR53362/prev_val_reg/CLR, fpgaagc/traya/a23/NOR53362/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4329 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR53461/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR53461/next_val_reg/CLR, fpgaagc/traya/a23/NOR53461/prev_val_reg/CLR, fpgaagc/traya/a23/NOR53461/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4330 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a23/NOR54461/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a23/NOR54461/next_val_reg/CLR, fpgaagc/traya/a23/NOR54461/prev_val_reg/CLR, fpgaagc/traya/a23/NOR54461/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4331 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49110/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49110/next_val_reg/CLR, fpgaagc/traya/a24/NOR49110/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49110/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4332 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49111/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49111/next_val_reg/CLR, fpgaagc/traya/a24/NOR49111/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49111/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4333 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49112/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49112/next_val_reg/PRE, fpgaagc/traya/a24/NOR49112/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49112/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4334 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49113/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49113/next_val_reg/CLR, fpgaagc/traya/a24/NOR49113/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49113/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4335 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49114/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49114/next_val_reg/CLR, fpgaagc/traya/a24/NOR49114/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49114/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4336 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49115/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49115/next_val_reg/CLR, fpgaagc/traya/a24/NOR49115/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49115/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4337 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49116/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49116/next_val_reg/PRE, fpgaagc/traya/a24/NOR49116/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49116/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4338 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49117/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49117/next_val_reg/CLR, fpgaagc/traya/a24/NOR49117/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49117/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4339 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49118/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49118/next_val_reg/CLR, fpgaagc/traya/a24/NOR49118/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49118/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4340 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49132/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49132/next_val_reg/CLR, fpgaagc/traya/a24/NOR49132/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49132/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4341 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49133/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49133/next_val_reg/CLR, fpgaagc/traya/a24/NOR49133/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49133/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4342 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49136/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49136/next_val_reg/CLR, fpgaagc/traya/a24/NOR49136/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49136/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4343 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49137/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49137/next_val_reg/CLR, fpgaagc/traya/a24/NOR49137/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49137/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4344 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49140/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49140/next_val_reg/CLR, fpgaagc/traya/a24/NOR49140/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49140/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4345 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49141/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49141/next_val_reg/CLR, fpgaagc/traya/a24/NOR49141/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49141/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4346 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49143/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49143/next_val_reg/CLR, fpgaagc/traya/a24/NOR49143/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49143/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4347 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49145/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49145/next_val_reg/CLR, fpgaagc/traya/a24/NOR49145/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49145/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4348 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49147/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49147/next_val_reg/CLR, fpgaagc/traya/a24/NOR49147/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49147/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4349 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49149/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49149/next_val_reg/CLR, fpgaagc/traya/a24/NOR49149/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49149/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4350 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49151/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49151/next_val_reg/CLR, fpgaagc/traya/a24/NOR49151/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49151/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4351 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49153/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49153/next_val_reg/CLR, fpgaagc/traya/a24/NOR49153/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49153/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4352 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49155/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49155/next_val_reg/CLR, fpgaagc/traya/a24/NOR49155/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49155/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4353 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49157/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49157/next_val_reg/CLR, fpgaagc/traya/a24/NOR49157/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49157/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4354 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49159/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49159/next_val_reg/CLR, fpgaagc/traya/a24/NOR49159/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49159/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4355 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49201/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49201/next_val_reg/CLR, fpgaagc/traya/a24/NOR49201/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49201/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4356 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49202/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49202/next_val_reg/CLR, fpgaagc/traya/a24/NOR49202/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49202/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4357 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49203/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49203/next_val_reg/CLR, fpgaagc/traya/a24/NOR49203/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49203/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4358 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49204/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49204/next_val_reg/CLR, fpgaagc/traya/a24/NOR49204/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49204/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4359 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49206/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49206/next_val_reg/CLR, fpgaagc/traya/a24/NOR49206/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49206/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4360 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49235/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49235/next_val_reg/CLR, fpgaagc/traya/a24/NOR49235/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49235/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4361 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49237/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49237/next_val_reg/CLR, fpgaagc/traya/a24/NOR49237/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49237/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4362 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49239/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49239/next_val_reg/CLR, fpgaagc/traya/a24/NOR49239/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49239/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4363 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49240/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49240/next_val_reg/CLR, fpgaagc/traya/a24/NOR49240/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49240/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4364 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49241/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49241/next_val_reg/CLR, fpgaagc/traya/a24/NOR49241/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49241/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4365 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49244/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49244/next_val_reg/CLR, fpgaagc/traya/a24/NOR49244/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49244/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4366 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49245/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49245/next_val_reg/CLR, fpgaagc/traya/a24/NOR49245/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49245/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4367 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49301/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49301/next_val_reg/CLR, fpgaagc/traya/a24/NOR49301/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49301/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4368 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49302/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49302/next_val_reg/CLR, fpgaagc/traya/a24/NOR49302/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49302/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4369 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49303/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49303/next_val_reg/PRE, fpgaagc/traya/a24/NOR49303/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49303/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4370 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49304/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49304/next_val_reg/CLR, fpgaagc/traya/a24/NOR49304/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49304/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4371 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49305/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49305/next_val_reg/PRE, fpgaagc/traya/a24/NOR49305/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49305/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4372 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49306/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49306/next_val_reg/CLR, fpgaagc/traya/a24/NOR49306/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49306/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4373 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49307/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49307/next_val_reg/PRE, fpgaagc/traya/a24/NOR49307/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49307/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4374 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49308/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49308/next_val_reg/CLR, fpgaagc/traya/a24/NOR49308/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49308/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4375 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49309/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49309/next_val_reg/CLR, fpgaagc/traya/a24/NOR49309/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49309/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4376 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49310/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49310/next_val_reg/CLR, fpgaagc/traya/a24/NOR49310/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49310/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4377 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49311/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49311/next_val_reg/CLR, fpgaagc/traya/a24/NOR49311/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49311/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4378 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49312/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49312/next_val_reg/CLR, fpgaagc/traya/a24/NOR49312/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49312/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4379 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49313/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49313/next_val_reg/PRE, fpgaagc/traya/a24/NOR49313/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49313/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4380 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49314/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49314/next_val_reg/CLR, fpgaagc/traya/a24/NOR49314/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49314/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4381 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49315/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49315/next_val_reg/CLR, fpgaagc/traya/a24/NOR49315/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49315/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4382 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49316/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49316/next_val_reg/CLR, fpgaagc/traya/a24/NOR49316/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49316/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4383 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49317/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49317/next_val_reg/PRE, fpgaagc/traya/a24/NOR49317/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49317/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4384 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49318/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49318/next_val_reg/CLR, fpgaagc/traya/a24/NOR49318/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49318/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4385 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49319/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49319/next_val_reg/CLR, fpgaagc/traya/a24/NOR49319/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49319/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4386 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49320/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49320/next_val_reg/CLR, fpgaagc/traya/a24/NOR49320/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49320/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4387 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49321/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49321/next_val_reg/CLR, fpgaagc/traya/a24/NOR49321/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49321/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4388 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49322/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49322/next_val_reg/CLR, fpgaagc/traya/a24/NOR49322/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49322/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4389 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49323/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49323/next_val_reg/CLR, fpgaagc/traya/a24/NOR49323/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49323/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4390 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49324/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49324/next_val_reg/PRE, fpgaagc/traya/a24/NOR49324/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49324/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4391 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49325/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49325/next_val_reg/CLR, fpgaagc/traya/a24/NOR49325/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49325/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4392 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49326/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49326/next_val_reg/CLR, fpgaagc/traya/a24/NOR49326/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49326/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4393 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49327/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49327/next_val_reg/CLR, fpgaagc/traya/a24/NOR49327/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49327/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4394 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49328/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49328/next_val_reg/PRE, fpgaagc/traya/a24/NOR49328/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49328/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4395 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49329/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49329/next_val_reg/CLR, fpgaagc/traya/a24/NOR49329/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49329/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4396 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49330/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49330/next_val_reg/CLR, fpgaagc/traya/a24/NOR49330/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49330/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4397 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49332/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49332/next_val_reg/CLR, fpgaagc/traya/a24/NOR49332/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49332/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4398 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49334/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49334/next_val_reg/CLR, fpgaagc/traya/a24/NOR49334/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49334/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4399 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49335/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49335/next_val_reg/CLR, fpgaagc/traya/a24/NOR49335/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49335/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4400 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49336/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49336/next_val_reg/CLR, fpgaagc/traya/a24/NOR49336/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49336/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4401 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49337/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49337/next_val_reg/CLR, fpgaagc/traya/a24/NOR49337/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49337/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4402 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49339/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49339/next_val_reg/CLR, fpgaagc/traya/a24/NOR49339/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49339/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4403 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49341/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49341/next_val_reg/CLR, fpgaagc/traya/a24/NOR49341/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49341/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4404 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49342/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49342/next_val_reg/CLR, fpgaagc/traya/a24/NOR49342/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49342/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4405 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49343/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49343/next_val_reg/CLR, fpgaagc/traya/a24/NOR49343/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49343/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4406 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49344/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49344/next_val_reg/CLR, fpgaagc/traya/a24/NOR49344/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49344/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4407 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49345/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49345/next_val_reg/CLR, fpgaagc/traya/a24/NOR49345/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49345/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4408 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49346/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49346/next_val_reg/CLR, fpgaagc/traya/a24/NOR49346/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49346/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4409 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49347/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49347/next_val_reg/CLR, fpgaagc/traya/a24/NOR49347/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49347/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4410 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49354/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49354/next_val_reg/CLR, fpgaagc/traya/a24/NOR49354/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49354/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4411 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49409/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49409/next_val_reg/CLR, fpgaagc/traya/a24/NOR49409/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49409/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4412 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49410/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49410/next_val_reg/CLR, fpgaagc/traya/a24/NOR49410/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49410/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4413 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49411/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49411/next_val_reg/CLR, fpgaagc/traya/a24/NOR49411/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49411/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4414 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49412/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49412/next_val_reg/CLR, fpgaagc/traya/a24/NOR49412/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49412/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4415 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49413/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49413/next_val_reg/PRE, fpgaagc/traya/a24/NOR49413/prev_val_reg/PRE, fpgaagc/traya/a24/NOR49413/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4416 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49425/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49425/next_val_reg/CLR, fpgaagc/traya/a24/NOR49425/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49425/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4417 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49427/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49427/next_val_reg/CLR, fpgaagc/traya/a24/NOR49427/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49427/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4418 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49429/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49429/next_val_reg/CLR, fpgaagc/traya/a24/NOR49429/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49429/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4419 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49431/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49431/next_val_reg/CLR, fpgaagc/traya/a24/NOR49431/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49431/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4420 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR49433/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR49433/next_val_reg/CLR, fpgaagc/traya/a24/NOR49433/prev_val_reg/CLR, fpgaagc/traya/a24/NOR49433/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4421 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR53261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR53261/next_val_reg/CLR, fpgaagc/traya/a24/NOR53261/prev_val_reg/CLR, fpgaagc/traya/a24/NOR53261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4422 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR53262/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR53262/next_val_reg/CLR, fpgaagc/traya/a24/NOR53262/prev_val_reg/CLR, fpgaagc/traya/a24/NOR53262/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4423 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR54261/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR54261/next_val_reg/CLR, fpgaagc/traya/a24/NOR54261/prev_val_reg/CLR, fpgaagc/traya/a24/NOR54261/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4424 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR54361/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR54361/next_val_reg/CLR, fpgaagc/traya/a24/NOR54361/prev_val_reg/CLR, fpgaagc/traya/a24/NOR54361/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4425 Warning
LUT drives async reset alert  
LUT cell fpgaagc/traya/a24/NOR54362/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/traya/a24/NOR54362/next_val_reg/CLR, fpgaagc/traya/a24/NOR54362/prev_val_reg/CLR, fpgaagc/traya/a24/NOR54362/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4426 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00001/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00001/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00001/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00001/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4427 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00002/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00002/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00002/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00002/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4428 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00003/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00003/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00003/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00003/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4429 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00004/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00004/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00004/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00004/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4430 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00005/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00005/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00005/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00005/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4431 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00006/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00006/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00006/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00006/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4432 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00007/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00007/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00007/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00007/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4433 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00008/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00008/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00008/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00008/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4434 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00009/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00009/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00009/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00009/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4435 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00010/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00010/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00010/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00010/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4436 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00011/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00011/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00011/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00011/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4437 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00012/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00012/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00012/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00012/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4438 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00013/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00013/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00013/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00013/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4439 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00014/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00014/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00014/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00014/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4440 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00015/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00015/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00015/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00015/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4441 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00016/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00016/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00016/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00016/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4442 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00017/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00017/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00017/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00017/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4443 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00018/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00018/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00018/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00018/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4444 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00019/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00019/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00019/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00019/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4445 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00020/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00020/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00020/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00020/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4446 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00021/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00021/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00021/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00021/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4447 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00022/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00022/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00022/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00022/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4448 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00023/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00023/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00023/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00023/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4449 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00024/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00024/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00024/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00024/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4450 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00025/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00025/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00025/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00025/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4451 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00026/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00026/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00026/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00026/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4452 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00027/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00027/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00027/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00027/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4453 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00028/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00028/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00028/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00028/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4454 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00029/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00029/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00029/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00029/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4455 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00030/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00030/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00030/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00030/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4456 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00031/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00031/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00031/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00031/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4457 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00032/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00032/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00032/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00032/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4458 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00033/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00033/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00033/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00033/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4459 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00034/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00034/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00034/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00034/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4460 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00035/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00035/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00035/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00035/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4461 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00036/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00036/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00036/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00036/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4462 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00037/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00037/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00037/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00037/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4463 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00038/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00038/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00038/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00038/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4464 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00039/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00039/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00039/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00039/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4465 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00040/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00040/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00040/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00040/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4466 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00041/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00041/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00041/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00041/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4467 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00042/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00042/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00042/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00042/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4468 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00043/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00043/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00043/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00043/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4469 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00044/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00044/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00044/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00044/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4470 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00045/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00045/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00045/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00045/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4471 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00046/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00046/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00046/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00046/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4472 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00048/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00048/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00048/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00048/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4473 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00049/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00049/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00049/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00049/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4474 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00050/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00050/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00050/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00050/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4475 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00051/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00051/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00051/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00051/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4476 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00052/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00052/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00052/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00052/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4477 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00053/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00053/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00053/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00053/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4478 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00054/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00054/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00054/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00054/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4479 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00055/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00055/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00055/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00055/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4480 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00056/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00056/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00056/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00056/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4481 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00057/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00057/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00057/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00057/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4482 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00058/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00058/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00058/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00058/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4483 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00059/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00059/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00059/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00059/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4484 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00061/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00061/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00061/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00061/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4485 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00062/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00062/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00062/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00062/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4486 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00063/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00063/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00063/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00063/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4487 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00064/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00064/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00064/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00064/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4488 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00065/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00065/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00065/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00065/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4489 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00066/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00066/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00066/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00066/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4490 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00067/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00067/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00067/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00067/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4491 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00068/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00068/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00068/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00068/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4492 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00069/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00069/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00069/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00069/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4493 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00071/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00071/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00071/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00071/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4494 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00072/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00072/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00072/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00072/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4495 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00073/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00073/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00073/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00073/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4496 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00074/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00074/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00074/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00074/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4497 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00075/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00075/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00075/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00075/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4498 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00076/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00076/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00076/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00076/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4499 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00077/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00077/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00077/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00077/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4500 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00078/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00078/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00078/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00078/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4501 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00079/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00079/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00079/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00079/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4502 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00080/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00080/next_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00080/prev_val_reg/PRE, fpgaagc/trayb/b01fixedmemory/NOR00080/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4503 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00081/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00081/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00081/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00081/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4504 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b01fixedmemory/NOR00082/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b01fixedmemory/NOR00082/next_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00082/prev_val_reg/CLR, fpgaagc/trayb/b01fixedmemory/NOR00082/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4505 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00001/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00001/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00001/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00001/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4506 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00002/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00002/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00002/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00002/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4507 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00003/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00003/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00003/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00003/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4508 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00004/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00004/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00004/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00004/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4509 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00005/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00005/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00005/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00005/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4510 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00007/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00007/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00007/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00007/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4511 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00008/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00008/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00008/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00008/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4512 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00009/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00009/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00009/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00009/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4513 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00010/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00010/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00010/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00010/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4514 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00011/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00011/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00011/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00011/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4515 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00013/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00013/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00013/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00013/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4516 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00014/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00014/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00014/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00014/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4517 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00015/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00015/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00015/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00015/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4518 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00016/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00016/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00016/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00016/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4519 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00017/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00017/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00017/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00017/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4520 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00018/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00018/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00018/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00018/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4521 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00019/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00019/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00019/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00019/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4522 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00021/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00021/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00021/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00021/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4523 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00022/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00022/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00022/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00022/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4524 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00023/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00023/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00023/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00023/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4525 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00024/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00024/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00024/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00024/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4526 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00025/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00025/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00025/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00025/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4527 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00026/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00026/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00026/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00026/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4528 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00027/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00027/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00027/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00027/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4529 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00028/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00028/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00028/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00028/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4530 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00029/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00029/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00029/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00029/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4531 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00030/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00030/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00030/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00030/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4532 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00031/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00031/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00031/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00031/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4533 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00032/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00032/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00032/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00032/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4534 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00033/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00033/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00033/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00033/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4535 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00034/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00034/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00034/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00034/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4536 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00035/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00035/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00035/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00035/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4537 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00036/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00036/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00036/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00036/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4538 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00037/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00037/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00037/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00037/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4539 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00038/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00038/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00038/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00038/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4540 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00039/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00039/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00039/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00039/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4541 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00040/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00040/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00040/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00040/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4542 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00041/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00041/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00041/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00041/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4543 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00042/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00042/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00042/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00042/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4544 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00043/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00043/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00043/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00043/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4545 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00044/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00044/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00044/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00044/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4546 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00045/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00045/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00045/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00045/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4547 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00046/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00046/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00046/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00046/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4548 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00047/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00047/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00047/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00047/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4549 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00048/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00048/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00048/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00048/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4550 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00049/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00049/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00049/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00049/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4551 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00050/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00050/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00050/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00050/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4552 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00051/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00051/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00051/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00051/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4553 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00052/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00052/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00052/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00052/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4554 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00053/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00053/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00053/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00053/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4555 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00054/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00054/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00054/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00054/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4556 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00055/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00055/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00055/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00055/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4557 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00056/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00056/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00056/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00056/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4558 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00057/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00057/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00057/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00057/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4559 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00058/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00058/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00058/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00058/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4560 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00059/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00059/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00059/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00059/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4561 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00060/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00060/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00060/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00060/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4562 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00061/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00061/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00061/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00061/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4563 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00062/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00062/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00062/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00062/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4564 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00063/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00063/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00063/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00063/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4565 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00064/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00064/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00064/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00064/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4566 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00065/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00065/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00065/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00065/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4567 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00066/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00066/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00066/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00066/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4568 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00067/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00067/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00067/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00067/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4569 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00068/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00068/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00068/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00068/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4570 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00069/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00069/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00069/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00069/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4571 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00070/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00070/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00070/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00070/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4572 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00071/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00071/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00071/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00071/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4573 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00072/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00072/next_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00072/prev_val_reg/PRE, fpgaagc/trayb/b12erasablememory/NOR00072/y_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4574 Warning
LUT drives async reset alert  
LUT cell fpgaagc/trayb/b12erasablememory/NOR00073/y_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fpgaagc/trayb/b12erasablememory/NOR00073/next_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00073/prev_val_reg/CLR, fpgaagc/trayb/b12erasablememory/NOR00073/y_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X40Y43 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell agcmonitor/usb_if/cmd_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X80Y44 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell agcmonitor/usb_if/read_byte_queue/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>


