{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543299538237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543299538246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 01:18:57 2018 " "Processing started: Tue Nov 27 01:18:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543299538246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299538246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299538247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543299539456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543299539456 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "PS2MouseKeyboard/PS2_Keyboard_Controller.v pong.v(6) " "Verilog HDL File I/O error at pong.v(6): can't open Verilog Design File \"PS2MouseKeyboard/PS2_Keyboard_Controller.v\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 6 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299557818 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v pong.v(7) " "Verilog HDL File I/O error at pong.v(7): can't open Verilog Design File \"PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 7 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299557820 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "PS2MouseKeyboard/Altera_UP_PS2_Data_In.v pong.v(8) " "Verilog HDL File I/O error at pong.v(8): can't open Verilog Design File \"PS2MouseKeyboard/Altera_UP_PS2_Data_In.v\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 8 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299557821 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "PS2MouseKeyboard/PS2_Controller.v pong.v(9) " "Verilog HDL File I/O error at pong.v(9): can't open Verilog Design File \"PS2MouseKeyboard/PS2_Controller.v\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299557823 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_pll vga_pll.v(36) " "Ignored design unit \"vga_pll\" at vga_pll.v(36) due to previous errors" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_pll.v" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543299557823 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pong pong.v(19) " "Ignored design unit \"pong\" at pong.v(19) due to previous errors" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543299557824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong.v(309) " "Verilog HDL information at pong.v(309): always construct contains both blocking and non-blocking assignments" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543299557824 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control pong.v(239) " "Ignored design unit \"control\" at pong.v(239) due to previous errors" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 239 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543299557824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong.v(460) " "Verilog HDL information at pong.v(460): always construct contains both blocking and non-blocking assignments" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 460 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543299557826 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath pong.v(402) " "Ignored design unit \"datapath\" at pong.v(402) due to previous errors" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 402 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543299557826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong.v(681) " "Verilog HDL information at pong.v(681): always construct contains both blocking and non-blocking assignments" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543299557828 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ai_player pong.v(664) " "Ignored design unit \"ai_player\" at pong.v(664) due to previous errors" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 664 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543299557828 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder pong.v(703) " "Ignored design unit \"hex_decoder\" at pong.v(703) due to previous errors" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 703 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543299557828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 0 0 " "Found 0 design units, including 0 entities, in source file pong.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299557830 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543299558018 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 01:19:18 2018 " "Processing ended: Tue Nov 27 01:19:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543299558018 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543299558018 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543299558018 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299558018 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299558839 ""}
