{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596530649744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596530649744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 16:44:09 2020 " "Processing started: Tue Aug 04 16:44:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596530649744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596530649744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro " "Command: quartus_pow --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596530649744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1596530649964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1596530649964 ""}
{ "Info" "ISTA_SDC_FOUND" "ECIDME_Pro.sdc " "Reading SDC File: 'ECIDME_Pro.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1596530650294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 42 altera_reserved_tck port " "Ignored filter at ECIDME_Pro.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1596530650294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECIDME_Pro.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ECIDME_Pro.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1596530650294 ""}  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1596530650294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 93 altera_reserved_tck clock " "Ignored filter at ECIDME_Pro.sdc(93): altera_reserved_tck could not be matched with a clock" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1596530650294 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1596530650344 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1596530650344 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1596530650354 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1596530650354 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1596530650364 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1596530650524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1596530650564 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1596530650564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1596530650965 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.612 millions of transitions / sec " "Average toggle rate for this design is 5.612 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1596530651466 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "728.07 mW " "Total thermal power estimate for the design is 728.07 mW" {  } { { "d:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1596530651506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596530651636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 16:44:11 2020 " "Processing ended: Tue Aug 04 16:44:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596530651636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596530651636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596530651636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596530651636 ""}
