#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Aug 18 11:52:14 2022
# Process ID: 17204
# Current directory: C:/Users/wwwka/Desktop/my_cnn/denoise
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15748 C:\Users\wwwka\Desktop\my_cnn\denoise\denoise.xpr
# Log file: C:/Users/wwwka/Desktop/my_cnn/denoise/vivado.log
# Journal file: C:/Users/wwwka/Desktop/my_cnn/denoise\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wwwka/Desktop/my_cnn/denoise/iprepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1281.008 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe' provided. It will be converted relative to IP Instance files '../../../../denoise_ram/single_conv_wb_wp6_bp12.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe}] [get_ips weight_inc_0_conv]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe' provided. It will be converted relative to IP Instance files '../../../../denoise_ram/single_conv_wb_wp6_bp12.coe'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Thu Aug 18 12:10:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe] -no_script -reset -force -quiet
remove_files  C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Aug 18 12:11:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe' provided. It will be converted relative to IP Instance files '../../../../denoise_ram/single_conv_wb_wp6_bp7.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe}] [get_ips weight_inc_0_conv]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe' provided. It will be converted relative to IP Instance files '../../../../denoise_ram/single_conv_wb_wp6_bp7.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe' provided. It will be converted relative to IP Instance files '../../../../denoise_ram/single_conv_wb_wp6_bp12.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe}] [get_ips weight_inc_0_conv]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe' provided. It will be converted relative to IP Instance files '../../../../denoise_ram/single_conv_wb_wp6_bp12.coe'
update_files -from_files C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe -to_files c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe' with file 'C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe'.
update_files -from_files C:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp12.coe -to_files c:/Users/wwwka/Desktop/my_cnn/denoise/denoise_ram/single_conv_wb_wp6_bp7.coe -filesets [get_filesets *]
launch_runs synth_1 -jobs 6
[Thu Aug 18 12:13:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
launch_runs impl_1_copy_1 -jobs 6
[Fri Aug 19 08:54:41 2022] Launched impl_1_copy_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Aug 19 09:08:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-2-i
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_cw'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.dcp' for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/weight_inc_0_conv.dcp' for cell 'u_dw_block/u_weight/wei'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_MSXBO_FDMA_0_0/system_MSXBO_FDMA_0_0.dcp' for cell 'u_system_wrapper/system_i/MSXBO_FDMA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.dcp' for cell 'u_system_wrapper/system_i/rst_ps8_0_213M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.dcp' for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.276 . Memory (MB): peak = 2135.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2458.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 37 instances

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2614.359 ; gain = 1333.352
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_cw/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_dw_block/u_ddr_read_write/fifo_rd_data[0]} {u_dw_block/u_ddr_read_write/fifo_rd_data[1]} {u_dw_block/u_ddr_read_write/fifo_rd_data[2]} {u_dw_block/u_ddr_read_write/fifo_rd_data[3]} {u_dw_block/u_ddr_read_write/fifo_rd_data[4]} {u_dw_block/u_ddr_read_write/fifo_rd_data[5]} {u_dw_block/u_ddr_read_write/fifo_rd_data[6]} {u_dw_block/u_ddr_read_write/fifo_rd_data[7]} {u_dw_block/u_ddr_read_write/fifo_rd_data[8]} {u_dw_block/u_ddr_read_write/fifo_rd_data[9]} {u_dw_block/u_ddr_read_write/fifo_rd_data[10]} {u_dw_block/u_ddr_read_write/fifo_rd_data[11]} {u_dw_block/u_ddr_read_write/fifo_rd_data[12]} {u_dw_block/u_ddr_read_write/fifo_rd_data[13]} {u_dw_block/u_ddr_read_write/fifo_rd_data[14]} {u_dw_block/u_ddr_read_write/fifo_rd_data[15]} {u_dw_block/u_ddr_read_write/fifo_rd_data[16]} {u_dw_block/u_ddr_read_write/fifo_rd_data[17]} {u_dw_block/u_ddr_read_write/fifo_rd_data[18]} {u_dw_block/u_ddr_read_write/fifo_rd_data[19]} {u_dw_block/u_ddr_read_write/fifo_rd_data[20]} {u_dw_block/u_ddr_read_write/fifo_rd_data[21]} {u_dw_block/u_ddr_read_write/fifo_rd_data[22]} {u_dw_block/u_ddr_read_write/fifo_rd_data[23]} {u_dw_block/u_ddr_read_write/fifo_rd_data[24]} {u_dw_block/u_ddr_read_write/fifo_rd_data[25]} {u_dw_block/u_ddr_read_write/fifo_rd_data[26]} {u_dw_block/u_ddr_read_write/fifo_rd_data[27]} {u_dw_block/u_ddr_read_write/fifo_rd_data[28]} {u_dw_block/u_ddr_read_write/fifo_rd_data[29]} {u_dw_block/u_ddr_read_write/fifo_rd_data[30]} {u_dw_block/u_ddr_read_write/fifo_rd_data[31]} {u_dw_block/u_ddr_read_write/fifo_rd_data[32]} {u_dw_block/u_ddr_read_write/fifo_rd_data[33]} {u_dw_block/u_ddr_read_write/fifo_rd_data[34]} {u_dw_block/u_ddr_read_write/fifo_rd_data[35]} {u_dw_block/u_ddr_read_write/fifo_rd_data[36]} {u_dw_block/u_ddr_read_write/fifo_rd_data[37]} {u_dw_block/u_ddr_read_write/fifo_rd_data[38]} {u_dw_block/u_ddr_read_write/fifo_rd_data[39]} {u_dw_block/u_ddr_read_write/fifo_rd_data[40]} {u_dw_block/u_ddr_read_write/fifo_rd_data[41]} {u_dw_block/u_ddr_read_write/fifo_rd_data[42]} {u_dw_block/u_ddr_read_write/fifo_rd_data[43]} {u_dw_block/u_ddr_read_write/fifo_rd_data[44]} {u_dw_block/u_ddr_read_write/fifo_rd_data[45]} {u_dw_block/u_ddr_read_write/fifo_rd_data[46]} {u_dw_block/u_ddr_read_write/fifo_rd_data[47]} {u_dw_block/u_ddr_read_write/fifo_rd_data[48]} {u_dw_block/u_ddr_read_write/fifo_rd_data[49]} {u_dw_block/u_ddr_read_write/fifo_rd_data[50]} {u_dw_block/u_ddr_read_write/fifo_rd_data[51]} {u_dw_block/u_ddr_read_write/fifo_rd_data[52]} {u_dw_block/u_ddr_read_write/fifo_rd_data[53]} {u_dw_block/u_ddr_read_write/fifo_rd_data[54]} {u_dw_block/u_ddr_read_write/fifo_rd_data[55]} {u_dw_block/u_ddr_read_write/fifo_rd_data[56]} {u_dw_block/u_ddr_read_write/fifo_rd_data[57]} {u_dw_block/u_ddr_read_write/fifo_rd_data[58]} {u_dw_block/u_ddr_read_write/fifo_rd_data[59]} {u_dw_block/u_ddr_read_write/fifo_rd_data[60]} {u_dw_block/u_ddr_read_write/fifo_rd_data[61]} {u_dw_block/u_ddr_read_write/fifo_rd_data[62]} {u_dw_block/u_ddr_read_write/fifo_rd_data[63]} {u_dw_block/u_ddr_read_write/fifo_rd_data[64]} {u_dw_block/u_ddr_read_write/fifo_rd_data[65]} {u_dw_block/u_ddr_read_write/fifo_rd_data[66]} {u_dw_block/u_ddr_read_write/fifo_rd_data[67]} {u_dw_block/u_ddr_read_write/fifo_rd_data[68]} {u_dw_block/u_ddr_read_write/fifo_rd_data[69]} {u_dw_block/u_ddr_read_write/fifo_rd_data[70]} {u_dw_block/u_ddr_read_write/fifo_rd_data[71]} {u_dw_block/u_ddr_read_write/fifo_rd_data[72]} {u_dw_block/u_ddr_read_write/fifo_rd_data[73]} {u_dw_block/u_ddr_read_write/fifo_rd_data[74]} {u_dw_block/u_ddr_read_write/fifo_rd_data[75]} {u_dw_block/u_ddr_read_write/fifo_rd_data[76]} {u_dw_block/u_ddr_read_write/fifo_rd_data[77]} {u_dw_block/u_ddr_read_write/fifo_rd_data[78]} {u_dw_block/u_ddr_read_write/fifo_rd_data[79]} {u_dw_block/u_ddr_read_write/fifo_rd_data[80]} {u_dw_block/u_ddr_read_write/fifo_rd_data[81]} {u_dw_block/u_ddr_read_write/fifo_rd_data[82]} {u_dw_block/u_ddr_read_write/fifo_rd_data[83]} {u_dw_block/u_ddr_read_write/fifo_rd_data[84]} {u_dw_block/u_ddr_read_write/fifo_rd_data[85]} {u_dw_block/u_ddr_read_write/fifo_rd_data[86]} {u_dw_block/u_ddr_read_write/fifo_rd_data[87]} {u_dw_block/u_ddr_read_write/fifo_rd_data[88]} {u_dw_block/u_ddr_read_write/fifo_rd_data[89]} {u_dw_block/u_ddr_read_write/fifo_rd_data[90]} {u_dw_block/u_ddr_read_write/fifo_rd_data[91]} {u_dw_block/u_ddr_read_write/fifo_rd_data[92]} {u_dw_block/u_ddr_read_write/fifo_rd_data[93]} {u_dw_block/u_ddr_read_write/fifo_rd_data[94]} {u_dw_block/u_ddr_read_write/fifo_rd_data[95]} {u_dw_block/u_ddr_read_write/fifo_rd_data[96]} {u_dw_block/u_ddr_read_write/fifo_rd_data[97]} {u_dw_block/u_ddr_read_write/fifo_rd_data[98]} {u_dw_block/u_ddr_read_write/fifo_rd_data[99]} {u_dw_block/u_ddr_read_write/fifo_rd_data[100]} {u_dw_block/u_ddr_read_write/fifo_rd_data[101]} {u_dw_block/u_ddr_read_write/fifo_rd_data[102]} {u_dw_block/u_ddr_read_write/fifo_rd_data[103]} {u_dw_block/u_ddr_read_write/fifo_rd_data[104]} {u_dw_block/u_ddr_read_write/fifo_rd_data[105]} {u_dw_block/u_ddr_read_write/fifo_rd_data[106]} {u_dw_block/u_ddr_read_write/fifo_rd_data[107]} {u_dw_block/u_ddr_read_write/fifo_rd_data[108]} {u_dw_block/u_ddr_read_write/fifo_rd_data[109]} {u_dw_block/u_ddr_read_write/fifo_rd_data[110]} {u_dw_block/u_ddr_read_write/fifo_rd_data[111]} {u_dw_block/u_ddr_read_write/fifo_rd_data[112]} {u_dw_block/u_ddr_read_write/fifo_rd_data[113]} {u_dw_block/u_ddr_read_write/fifo_rd_data[114]} {u_dw_block/u_ddr_read_write/fifo_rd_data[115]} {u_dw_block/u_ddr_read_write/fifo_rd_data[116]} {u_dw_block/u_ddr_read_write/fifo_rd_data[117]} {u_dw_block/u_ddr_read_write/fifo_rd_data[118]} {u_dw_block/u_ddr_read_write/fifo_rd_data[119]} {u_dw_block/u_ddr_read_write/fifo_rd_data[120]} {u_dw_block/u_ddr_read_write/fifo_rd_data[121]} {u_dw_block/u_ddr_read_write/fifo_rd_data[122]} {u_dw_block/u_ddr_read_write/fifo_rd_data[123]} {u_dw_block/u_ddr_read_write/fifo_rd_data[124]} {u_dw_block/u_ddr_read_write/fifo_rd_data[125]} {u_dw_block/u_ddr_read_write/fifo_rd_data[126]} {u_dw_block/u_ddr_read_write/fifo_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_size[0]} {u_dw_block/u_ddr_read_write/dma_rd_size[1]} {u_dw_block/u_ddr_read_write/dma_rd_size[2]} {u_dw_block/u_ddr_read_write/dma_rd_size[3]} {u_dw_block/u_ddr_read_write/dma_rd_size[4]} {u_dw_block/u_ddr_read_write/dma_rd_size[5]} {u_dw_block/u_ddr_read_write/dma_rd_size[6]} {u_dw_block/u_ddr_read_write/dma_rd_size[7]} {u_dw_block/u_ddr_read_write/dma_rd_size[8]} {u_dw_block/u_ddr_read_write/dma_rd_size[9]} {u_dw_block/u_ddr_read_write/dma_rd_size[10]} {u_dw_block/u_ddr_read_write/dma_rd_size[11]} {u_dw_block/u_ddr_read_write/dma_rd_size[12]} {u_dw_block/u_ddr_read_write/dma_rd_size[13]} {u_dw_block/u_ddr_read_write/dma_rd_size[14]} {u_dw_block/u_ddr_read_write/dma_rd_size[15]} {u_dw_block/u_ddr_read_write/dma_rd_size[16]} {u_dw_block/u_ddr_read_write/dma_rd_size[17]} {u_dw_block/u_ddr_read_write/dma_rd_size[18]} {u_dw_block/u_ddr_read_write/dma_rd_size[19]} {u_dw_block/u_ddr_read_write/dma_rd_size[20]} {u_dw_block/u_ddr_read_write/dma_rd_size[21]} {u_dw_block/u_ddr_read_write/dma_rd_size[22]} {u_dw_block/u_ddr_read_write/dma_rd_size[23]} {u_dw_block/u_ddr_read_write/dma_rd_size[24]} {u_dw_block/u_ddr_read_write/dma_rd_size[25]} {u_dw_block/u_ddr_read_write/dma_rd_size[26]} {u_dw_block/u_ddr_read_write/dma_rd_size[27]} {u_dw_block/u_ddr_read_write/dma_rd_size[28]} {u_dw_block/u_ddr_read_write/dma_rd_size[29]} {u_dw_block/u_ddr_read_write/dma_rd_size[30]} {u_dw_block/u_ddr_read_write/dma_rd_size[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_dw_block/u_ddr_read_write/rcur_s[0]} {u_dw_block/u_ddr_read_write/rcur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_dw_block/u_ddr_read_write/cur_s[0]} {u_dw_block/u_ddr_read_write/cur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_addr[0]} {u_dw_block/u_ddr_read_write/dma_rd_addr[1]} {u_dw_block/u_ddr_read_write/dma_rd_addr[2]} {u_dw_block/u_ddr_read_write/dma_rd_addr[3]} {u_dw_block/u_ddr_read_write/dma_rd_addr[4]} {u_dw_block/u_ddr_read_write/dma_rd_addr[5]} {u_dw_block/u_ddr_read_write/dma_rd_addr[6]} {u_dw_block/u_ddr_read_write/dma_rd_addr[7]} {u_dw_block/u_ddr_read_write/dma_rd_addr[8]} {u_dw_block/u_ddr_read_write/dma_rd_addr[9]} {u_dw_block/u_ddr_read_write/dma_rd_addr[10]} {u_dw_block/u_ddr_read_write/dma_rd_addr[11]} {u_dw_block/u_ddr_read_write/dma_rd_addr[12]} {u_dw_block/u_ddr_read_write/dma_rd_addr[13]} {u_dw_block/u_ddr_read_write/dma_rd_addr[14]} {u_dw_block/u_ddr_read_write/dma_rd_addr[15]} {u_dw_block/u_ddr_read_write/dma_rd_addr[16]} {u_dw_block/u_ddr_read_write/dma_rd_addr[17]} {u_dw_block/u_ddr_read_write/dma_rd_addr[18]} {u_dw_block/u_ddr_read_write/dma_rd_addr[19]} {u_dw_block/u_ddr_read_write/dma_rd_addr[20]} {u_dw_block/u_ddr_read_write/dma_rd_addr[21]} {u_dw_block/u_ddr_read_write/dma_rd_addr[22]} {u_dw_block/u_ddr_read_write/dma_rd_addr[23]} {u_dw_block/u_ddr_read_write/dma_rd_addr[24]} {u_dw_block/u_ddr_read_write/dma_rd_addr[25]} {u_dw_block/u_ddr_read_write/dma_rd_addr[26]} {u_dw_block/u_ddr_read_write/dma_rd_addr[27]} {u_dw_block/u_ddr_read_write/dma_rd_addr[28]} {u_dw_block/u_ddr_read_write/dma_rd_addr[29]} {u_dw_block/u_ddr_read_write/dma_rd_addr[30]} {u_dw_block/u_ddr_read_write/dma_rd_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_dw_block/u_ddr_read_write/dma_wr_addr[0]} {u_dw_block/u_ddr_read_write/dma_wr_addr[1]} {u_dw_block/u_ddr_read_write/dma_wr_addr[2]} {u_dw_block/u_ddr_read_write/dma_wr_addr[3]} {u_dw_block/u_ddr_read_write/dma_wr_addr[4]} {u_dw_block/u_ddr_read_write/dma_wr_addr[5]} {u_dw_block/u_ddr_read_write/dma_wr_addr[6]} {u_dw_block/u_ddr_read_write/dma_wr_addr[7]} {u_dw_block/u_ddr_read_write/dma_wr_addr[8]} {u_dw_block/u_ddr_read_write/dma_wr_addr[9]} {u_dw_block/u_ddr_read_write/dma_wr_addr[10]} {u_dw_block/u_ddr_read_write/dma_wr_addr[11]} {u_dw_block/u_ddr_read_write/dma_wr_addr[12]} {u_dw_block/u_ddr_read_write/dma_wr_addr[13]} {u_dw_block/u_ddr_read_write/dma_wr_addr[14]} {u_dw_block/u_ddr_read_write/dma_wr_addr[15]} {u_dw_block/u_ddr_read_write/dma_wr_addr[16]} {u_dw_block/u_ddr_read_write/dma_wr_addr[17]} {u_dw_block/u_ddr_read_write/dma_wr_addr[18]} {u_dw_block/u_ddr_read_write/dma_wr_addr[19]} {u_dw_block/u_ddr_read_write/dma_wr_addr[20]} {u_dw_block/u_ddr_read_write/dma_wr_addr[21]} {u_dw_block/u_ddr_read_write/dma_wr_addr[22]} {u_dw_block/u_ddr_read_write/dma_wr_addr[23]} {u_dw_block/u_ddr_read_write/dma_wr_addr[24]} {u_dw_block/u_ddr_read_write/dma_wr_addr[25]} {u_dw_block/u_ddr_read_write/dma_wr_addr[26]} {u_dw_block/u_ddr_read_write/dma_wr_addr[27]} {u_dw_block/u_ddr_read_write/dma_wr_addr[28]} {u_dw_block/u_ddr_read_write/dma_wr_addr[29]} {u_dw_block/u_ddr_read_write/dma_wr_addr[30]} {u_dw_block/u_ddr_read_write/dma_wr_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_dw_block/u_ddr_read_write/dma_wr_data[0]} {u_dw_block/u_ddr_read_write/dma_wr_data[1]} {u_dw_block/u_ddr_read_write/dma_wr_data[2]} {u_dw_block/u_ddr_read_write/dma_wr_data[3]} {u_dw_block/u_ddr_read_write/dma_wr_data[4]} {u_dw_block/u_ddr_read_write/dma_wr_data[5]} {u_dw_block/u_ddr_read_write/dma_wr_data[6]} {u_dw_block/u_ddr_read_write/dma_wr_data[7]} {u_dw_block/u_ddr_read_write/dma_wr_data[8]} {u_dw_block/u_ddr_read_write/dma_wr_data[9]} {u_dw_block/u_ddr_read_write/dma_wr_data[10]} {u_dw_block/u_ddr_read_write/dma_wr_data[11]} {u_dw_block/u_ddr_read_write/dma_wr_data[12]} {u_dw_block/u_ddr_read_write/dma_wr_data[13]} {u_dw_block/u_ddr_read_write/dma_wr_data[14]} {u_dw_block/u_ddr_read_write/dma_wr_data[15]} {u_dw_block/u_ddr_read_write/dma_wr_data[16]} {u_dw_block/u_ddr_read_write/dma_wr_data[17]} {u_dw_block/u_ddr_read_write/dma_wr_data[18]} {u_dw_block/u_ddr_read_write/dma_wr_data[19]} {u_dw_block/u_ddr_read_write/dma_wr_data[20]} {u_dw_block/u_ddr_read_write/dma_wr_data[21]} {u_dw_block/u_ddr_read_write/dma_wr_data[22]} {u_dw_block/u_ddr_read_write/dma_wr_data[23]} {u_dw_block/u_ddr_read_write/dma_wr_data[24]} {u_dw_block/u_ddr_read_write/dma_wr_data[25]} {u_dw_block/u_ddr_read_write/dma_wr_data[26]} {u_dw_block/u_ddr_read_write/dma_wr_data[27]} {u_dw_block/u_ddr_read_write/dma_wr_data[28]} {u_dw_block/u_ddr_read_write/dma_wr_data[29]} {u_dw_block/u_ddr_read_write/dma_wr_data[30]} {u_dw_block/u_ddr_read_write/dma_wr_data[31]} {u_dw_block/u_ddr_read_write/dma_wr_data[32]} {u_dw_block/u_ddr_read_write/dma_wr_data[33]} {u_dw_block/u_ddr_read_write/dma_wr_data[34]} {u_dw_block/u_ddr_read_write/dma_wr_data[35]} {u_dw_block/u_ddr_read_write/dma_wr_data[36]} {u_dw_block/u_ddr_read_write/dma_wr_data[37]} {u_dw_block/u_ddr_read_write/dma_wr_data[38]} {u_dw_block/u_ddr_read_write/dma_wr_data[39]} {u_dw_block/u_ddr_read_write/dma_wr_data[40]} {u_dw_block/u_ddr_read_write/dma_wr_data[41]} {u_dw_block/u_ddr_read_write/dma_wr_data[42]} {u_dw_block/u_ddr_read_write/dma_wr_data[43]} {u_dw_block/u_ddr_read_write/dma_wr_data[44]} {u_dw_block/u_ddr_read_write/dma_wr_data[45]} {u_dw_block/u_ddr_read_write/dma_wr_data[46]} {u_dw_block/u_ddr_read_write/dma_wr_data[47]} {u_dw_block/u_ddr_read_write/dma_wr_data[48]} {u_dw_block/u_ddr_read_write/dma_wr_data[49]} {u_dw_block/u_ddr_read_write/dma_wr_data[50]} {u_dw_block/u_ddr_read_write/dma_wr_data[51]} {u_dw_block/u_ddr_read_write/dma_wr_data[52]} {u_dw_block/u_ddr_read_write/dma_wr_data[53]} {u_dw_block/u_ddr_read_write/dma_wr_data[54]} {u_dw_block/u_ddr_read_write/dma_wr_data[55]} {u_dw_block/u_ddr_read_write/dma_wr_data[56]} {u_dw_block/u_ddr_read_write/dma_wr_data[57]} {u_dw_block/u_ddr_read_write/dma_wr_data[58]} {u_dw_block/u_ddr_read_write/dma_wr_data[59]} {u_dw_block/u_ddr_read_write/dma_wr_data[60]} {u_dw_block/u_ddr_read_write/dma_wr_data[61]} {u_dw_block/u_ddr_read_write/dma_wr_data[62]} {u_dw_block/u_ddr_read_write/dma_wr_data[63]} {u_dw_block/u_ddr_read_write/dma_wr_data[64]} {u_dw_block/u_ddr_read_write/dma_wr_data[65]} {u_dw_block/u_ddr_read_write/dma_wr_data[66]} {u_dw_block/u_ddr_read_write/dma_wr_data[67]} {u_dw_block/u_ddr_read_write/dma_wr_data[68]} {u_dw_block/u_ddr_read_write/dma_wr_data[69]} {u_dw_block/u_ddr_read_write/dma_wr_data[70]} {u_dw_block/u_ddr_read_write/dma_wr_data[71]} {u_dw_block/u_ddr_read_write/dma_wr_data[72]} {u_dw_block/u_ddr_read_write/dma_wr_data[73]} {u_dw_block/u_ddr_read_write/dma_wr_data[74]} {u_dw_block/u_ddr_read_write/dma_wr_data[75]} {u_dw_block/u_ddr_read_write/dma_wr_data[76]} {u_dw_block/u_ddr_read_write/dma_wr_data[77]} {u_dw_block/u_ddr_read_write/dma_wr_data[78]} {u_dw_block/u_ddr_read_write/dma_wr_data[79]} {u_dw_block/u_ddr_read_write/dma_wr_data[80]} {u_dw_block/u_ddr_read_write/dma_wr_data[81]} {u_dw_block/u_ddr_read_write/dma_wr_data[82]} {u_dw_block/u_ddr_read_write/dma_wr_data[83]} {u_dw_block/u_ddr_read_write/dma_wr_data[84]} {u_dw_block/u_ddr_read_write/dma_wr_data[85]} {u_dw_block/u_ddr_read_write/dma_wr_data[86]} {u_dw_block/u_ddr_read_write/dma_wr_data[87]} {u_dw_block/u_ddr_read_write/dma_wr_data[88]} {u_dw_block/u_ddr_read_write/dma_wr_data[89]} {u_dw_block/u_ddr_read_write/dma_wr_data[90]} {u_dw_block/u_ddr_read_write/dma_wr_data[91]} {u_dw_block/u_ddr_read_write/dma_wr_data[92]} {u_dw_block/u_ddr_read_write/dma_wr_data[93]} {u_dw_block/u_ddr_read_write/dma_wr_data[94]} {u_dw_block/u_ddr_read_write/dma_wr_data[95]} {u_dw_block/u_ddr_read_write/dma_wr_data[96]} {u_dw_block/u_ddr_read_write/dma_wr_data[97]} {u_dw_block/u_ddr_read_write/dma_wr_data[98]} {u_dw_block/u_ddr_read_write/dma_wr_data[99]} {u_dw_block/u_ddr_read_write/dma_wr_data[100]} {u_dw_block/u_ddr_read_write/dma_wr_data[101]} {u_dw_block/u_ddr_read_write/dma_wr_data[102]} {u_dw_block/u_ddr_read_write/dma_wr_data[103]} {u_dw_block/u_ddr_read_write/dma_wr_data[104]} {u_dw_block/u_ddr_read_write/dma_wr_data[105]} {u_dw_block/u_ddr_read_write/dma_wr_data[106]} {u_dw_block/u_ddr_read_write/dma_wr_data[107]} {u_dw_block/u_ddr_read_write/dma_wr_data[108]} {u_dw_block/u_ddr_read_write/dma_wr_data[109]} {u_dw_block/u_ddr_read_write/dma_wr_data[110]} {u_dw_block/u_ddr_read_write/dma_wr_data[111]} {u_dw_block/u_ddr_read_write/dma_wr_data[112]} {u_dw_block/u_ddr_read_write/dma_wr_data[113]} {u_dw_block/u_ddr_read_write/dma_wr_data[114]} {u_dw_block/u_ddr_read_write/dma_wr_data[115]} {u_dw_block/u_ddr_read_write/dma_wr_data[116]} {u_dw_block/u_ddr_read_write/dma_wr_data[117]} {u_dw_block/u_ddr_read_write/dma_wr_data[118]} {u_dw_block/u_ddr_read_write/dma_wr_data[119]} {u_dw_block/u_ddr_read_write/dma_wr_data[120]} {u_dw_block/u_ddr_read_write/dma_wr_data[121]} {u_dw_block/u_ddr_read_write/dma_wr_data[122]} {u_dw_block/u_ddr_read_write/dma_wr_data[123]} {u_dw_block/u_ddr_read_write/dma_wr_data[124]} {u_dw_block/u_ddr_read_write/dma_wr_data[125]} {u_dw_block/u_ddr_read_write/dma_wr_data[126]} {u_dw_block/u_ddr_read_write/dma_wr_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_data[0]} {u_dw_block/u_ddr_read_write/dma_rd_data[1]} {u_dw_block/u_ddr_read_write/dma_rd_data[2]} {u_dw_block/u_ddr_read_write/dma_rd_data[3]} {u_dw_block/u_ddr_read_write/dma_rd_data[4]} {u_dw_block/u_ddr_read_write/dma_rd_data[5]} {u_dw_block/u_ddr_read_write/dma_rd_data[6]} {u_dw_block/u_ddr_read_write/dma_rd_data[7]} {u_dw_block/u_ddr_read_write/dma_rd_data[8]} {u_dw_block/u_ddr_read_write/dma_rd_data[9]} {u_dw_block/u_ddr_read_write/dma_rd_data[10]} {u_dw_block/u_ddr_read_write/dma_rd_data[11]} {u_dw_block/u_ddr_read_write/dma_rd_data[12]} {u_dw_block/u_ddr_read_write/dma_rd_data[13]} {u_dw_block/u_ddr_read_write/dma_rd_data[14]} {u_dw_block/u_ddr_read_write/dma_rd_data[15]} {u_dw_block/u_ddr_read_write/dma_rd_data[16]} {u_dw_block/u_ddr_read_write/dma_rd_data[17]} {u_dw_block/u_ddr_read_write/dma_rd_data[18]} {u_dw_block/u_ddr_read_write/dma_rd_data[19]} {u_dw_block/u_ddr_read_write/dma_rd_data[20]} {u_dw_block/u_ddr_read_write/dma_rd_data[21]} {u_dw_block/u_ddr_read_write/dma_rd_data[22]} {u_dw_block/u_ddr_read_write/dma_rd_data[23]} {u_dw_block/u_ddr_read_write/dma_rd_data[24]} {u_dw_block/u_ddr_read_write/dma_rd_data[25]} {u_dw_block/u_ddr_read_write/dma_rd_data[26]} {u_dw_block/u_ddr_read_write/dma_rd_data[27]} {u_dw_block/u_ddr_read_write/dma_rd_data[28]} {u_dw_block/u_ddr_read_write/dma_rd_data[29]} {u_dw_block/u_ddr_read_write/dma_rd_data[30]} {u_dw_block/u_ddr_read_write/dma_rd_data[31]} {u_dw_block/u_ddr_read_write/dma_rd_data[32]} {u_dw_block/u_ddr_read_write/dma_rd_data[33]} {u_dw_block/u_ddr_read_write/dma_rd_data[34]} {u_dw_block/u_ddr_read_write/dma_rd_data[35]} {u_dw_block/u_ddr_read_write/dma_rd_data[36]} {u_dw_block/u_ddr_read_write/dma_rd_data[37]} {u_dw_block/u_ddr_read_write/dma_rd_data[38]} {u_dw_block/u_ddr_read_write/dma_rd_data[39]} {u_dw_block/u_ddr_read_write/dma_rd_data[40]} {u_dw_block/u_ddr_read_write/dma_rd_data[41]} {u_dw_block/u_ddr_read_write/dma_rd_data[42]} {u_dw_block/u_ddr_read_write/dma_rd_data[43]} {u_dw_block/u_ddr_read_write/dma_rd_data[44]} {u_dw_block/u_ddr_read_write/dma_rd_data[45]} {u_dw_block/u_ddr_read_write/dma_rd_data[46]} {u_dw_block/u_ddr_read_write/dma_rd_data[47]} {u_dw_block/u_ddr_read_write/dma_rd_data[48]} {u_dw_block/u_ddr_read_write/dma_rd_data[49]} {u_dw_block/u_ddr_read_write/dma_rd_data[50]} {u_dw_block/u_ddr_read_write/dma_rd_data[51]} {u_dw_block/u_ddr_read_write/dma_rd_data[52]} {u_dw_block/u_ddr_read_write/dma_rd_data[53]} {u_dw_block/u_ddr_read_write/dma_rd_data[54]} {u_dw_block/u_ddr_read_write/dma_rd_data[55]} {u_dw_block/u_ddr_read_write/dma_rd_data[56]} {u_dw_block/u_ddr_read_write/dma_rd_data[57]} {u_dw_block/u_ddr_read_write/dma_rd_data[58]} {u_dw_block/u_ddr_read_write/dma_rd_data[59]} {u_dw_block/u_ddr_read_write/dma_rd_data[60]} {u_dw_block/u_ddr_read_write/dma_rd_data[61]} {u_dw_block/u_ddr_read_write/dma_rd_data[62]} {u_dw_block/u_ddr_read_write/dma_rd_data[63]} {u_dw_block/u_ddr_read_write/dma_rd_data[64]} {u_dw_block/u_ddr_read_write/dma_rd_data[65]} {u_dw_block/u_ddr_read_write/dma_rd_data[66]} {u_dw_block/u_ddr_read_write/dma_rd_data[67]} {u_dw_block/u_ddr_read_write/dma_rd_data[68]} {u_dw_block/u_ddr_read_write/dma_rd_data[69]} {u_dw_block/u_ddr_read_write/dma_rd_data[70]} {u_dw_block/u_ddr_read_write/dma_rd_data[71]} {u_dw_block/u_ddr_read_write/dma_rd_data[72]} {u_dw_block/u_ddr_read_write/dma_rd_data[73]} {u_dw_block/u_ddr_read_write/dma_rd_data[74]} {u_dw_block/u_ddr_read_write/dma_rd_data[75]} {u_dw_block/u_ddr_read_write/dma_rd_data[76]} {u_dw_block/u_ddr_read_write/dma_rd_data[77]} {u_dw_block/u_ddr_read_write/dma_rd_data[78]} {u_dw_block/u_ddr_read_write/dma_rd_data[79]} {u_dw_block/u_ddr_read_write/dma_rd_data[80]} {u_dw_block/u_ddr_read_write/dma_rd_data[81]} {u_dw_block/u_ddr_read_write/dma_rd_data[82]} {u_dw_block/u_ddr_read_write/dma_rd_data[83]} {u_dw_block/u_ddr_read_write/dma_rd_data[84]} {u_dw_block/u_ddr_read_write/dma_rd_data[85]} {u_dw_block/u_ddr_read_write/dma_rd_data[86]} {u_dw_block/u_ddr_read_write/dma_rd_data[87]} {u_dw_block/u_ddr_read_write/dma_rd_data[88]} {u_dw_block/u_ddr_read_write/dma_rd_data[89]} {u_dw_block/u_ddr_read_write/dma_rd_data[90]} {u_dw_block/u_ddr_read_write/dma_rd_data[91]} {u_dw_block/u_ddr_read_write/dma_rd_data[92]} {u_dw_block/u_ddr_read_write/dma_rd_data[93]} {u_dw_block/u_ddr_read_write/dma_rd_data[94]} {u_dw_block/u_ddr_read_write/dma_rd_data[95]} {u_dw_block/u_ddr_read_write/dma_rd_data[96]} {u_dw_block/u_ddr_read_write/dma_rd_data[97]} {u_dw_block/u_ddr_read_write/dma_rd_data[98]} {u_dw_block/u_ddr_read_write/dma_rd_data[99]} {u_dw_block/u_ddr_read_write/dma_rd_data[100]} {u_dw_block/u_ddr_read_write/dma_rd_data[101]} {u_dw_block/u_ddr_read_write/dma_rd_data[102]} {u_dw_block/u_ddr_read_write/dma_rd_data[103]} {u_dw_block/u_ddr_read_write/dma_rd_data[104]} {u_dw_block/u_ddr_read_write/dma_rd_data[105]} {u_dw_block/u_ddr_read_write/dma_rd_data[106]} {u_dw_block/u_ddr_read_write/dma_rd_data[107]} {u_dw_block/u_ddr_read_write/dma_rd_data[108]} {u_dw_block/u_ddr_read_write/dma_rd_data[109]} {u_dw_block/u_ddr_read_write/dma_rd_data[110]} {u_dw_block/u_ddr_read_write/dma_rd_data[111]} {u_dw_block/u_ddr_read_write/dma_rd_data[112]} {u_dw_block/u_ddr_read_write/dma_rd_data[113]} {u_dw_block/u_ddr_read_write/dma_rd_data[114]} {u_dw_block/u_ddr_read_write/dma_rd_data[115]} {u_dw_block/u_ddr_read_write/dma_rd_data[116]} {u_dw_block/u_ddr_read_write/dma_rd_data[117]} {u_dw_block/u_ddr_read_write/dma_rd_data[118]} {u_dw_block/u_ddr_read_write/dma_rd_data[119]} {u_dw_block/u_ddr_read_write/dma_rd_data[120]} {u_dw_block/u_ddr_read_write/dma_rd_data[121]} {u_dw_block/u_ddr_read_write/dma_rd_data[122]} {u_dw_block/u_ddr_read_write/dma_rd_data[123]} {u_dw_block/u_ddr_read_write/dma_rd_data[124]} {u_dw_block/u_ddr_read_write/dma_rd_data[125]} {u_dw_block/u_ddr_read_write/dma_rd_data[126]} {u_dw_block/u_ddr_read_write/dma_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_dw_block/u_ddr_read_write/dma_wr_size[0]} {u_dw_block/u_ddr_read_write/dma_wr_size[1]} {u_dw_block/u_ddr_read_write/dma_wr_size[2]} {u_dw_block/u_ddr_read_write/dma_wr_size[3]} {u_dw_block/u_ddr_read_write/dma_wr_size[4]} {u_dw_block/u_ddr_read_write/dma_wr_size[5]} {u_dw_block/u_ddr_read_write/dma_wr_size[6]} {u_dw_block/u_ddr_read_write/dma_wr_size[7]} {u_dw_block/u_ddr_read_write/dma_wr_size[8]} {u_dw_block/u_ddr_read_write/dma_wr_size[9]} {u_dw_block/u_ddr_read_write/dma_wr_size[10]} {u_dw_block/u_ddr_read_write/dma_wr_size[11]} {u_dw_block/u_ddr_read_write/dma_wr_size[12]} {u_dw_block/u_ddr_read_write/dma_wr_size[13]} {u_dw_block/u_ddr_read_write/dma_wr_size[14]} {u_dw_block/u_ddr_read_write/dma_wr_size[15]} {u_dw_block/u_ddr_read_write/dma_wr_size[16]} {u_dw_block/u_ddr_read_write/dma_wr_size[17]} {u_dw_block/u_ddr_read_write/dma_wr_size[18]} {u_dw_block/u_ddr_read_write/dma_wr_size[19]} {u_dw_block/u_ddr_read_write/dma_wr_size[20]} {u_dw_block/u_ddr_read_write/dma_wr_size[21]} {u_dw_block/u_ddr_read_write/dma_wr_size[22]} {u_dw_block/u_ddr_read_write/dma_wr_size[23]} {u_dw_block/u_ddr_read_write/dma_wr_size[24]} {u_dw_block/u_ddr_read_write/dma_wr_size[25]} {u_dw_block/u_ddr_read_write/dma_wr_size[26]} {u_dw_block/u_ddr_read_write/dma_wr_size[27]} {u_dw_block/u_ddr_read_write/dma_wr_size[28]} {u_dw_block/u_ddr_read_write/dma_wr_size[29]} {u_dw_block/u_ddr_read_write/dma_wr_size[30]} {u_dw_block/u_ddr_read_write/dma_wr_size[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_dw_block/cur_s[0]} {u_dw_block/cur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {dma_rd_data[0]} {dma_rd_data[1]} {dma_rd_data[2]} {dma_rd_data[3]} {dma_rd_data[4]} {dma_rd_data[5]} {dma_rd_data[6]} {dma_rd_data[7]} {dma_rd_data[8]} {dma_rd_data[9]} {dma_rd_data[10]} {dma_rd_data[11]} {dma_rd_data[12]} {dma_rd_data[13]} {dma_rd_data[14]} {dma_rd_data[15]} {dma_rd_data[16]} {dma_rd_data[17]} {dma_rd_data[18]} {dma_rd_data[19]} {dma_rd_data[20]} {dma_rd_data[21]} {dma_rd_data[22]} {dma_rd_data[23]} {dma_rd_data[24]} {dma_rd_data[25]} {dma_rd_data[26]} {dma_rd_data[27]} {dma_rd_data[28]} {dma_rd_data[29]} {dma_rd_data[30]} {dma_rd_data[31]} {dma_rd_data[32]} {dma_rd_data[33]} {dma_rd_data[34]} {dma_rd_data[35]} {dma_rd_data[36]} {dma_rd_data[37]} {dma_rd_data[38]} {dma_rd_data[39]} {dma_rd_data[40]} {dma_rd_data[41]} {dma_rd_data[42]} {dma_rd_data[43]} {dma_rd_data[44]} {dma_rd_data[45]} {dma_rd_data[46]} {dma_rd_data[47]} {dma_rd_data[48]} {dma_rd_data[49]} {dma_rd_data[50]} {dma_rd_data[51]} {dma_rd_data[52]} {dma_rd_data[53]} {dma_rd_data[54]} {dma_rd_data[55]} {dma_rd_data[56]} {dma_rd_data[57]} {dma_rd_data[58]} {dma_rd_data[59]} {dma_rd_data[60]} {dma_rd_data[61]} {dma_rd_data[62]} {dma_rd_data[63]} {dma_rd_data[64]} {dma_rd_data[65]} {dma_rd_data[66]} {dma_rd_data[67]} {dma_rd_data[68]} {dma_rd_data[69]} {dma_rd_data[70]} {dma_rd_data[71]} {dma_rd_data[72]} {dma_rd_data[73]} {dma_rd_data[74]} {dma_rd_data[75]} {dma_rd_data[76]} {dma_rd_data[77]} {dma_rd_data[78]} {dma_rd_data[79]} {dma_rd_data[80]} {dma_rd_data[81]} {dma_rd_data[82]} {dma_rd_data[83]} {dma_rd_data[84]} {dma_rd_data[85]} {dma_rd_data[86]} {dma_rd_data[87]} {dma_rd_data[88]} {dma_rd_data[89]} {dma_rd_data[90]} {dma_rd_data[91]} {dma_rd_data[92]} {dma_rd_data[93]} {dma_rd_data[94]} {dma_rd_data[95]} {dma_rd_data[96]} {dma_rd_data[97]} {dma_rd_data[98]} {dma_rd_data[99]} {dma_rd_data[100]} {dma_rd_data[101]} {dma_rd_data[102]} {dma_rd_data[103]} {dma_rd_data[104]} {dma_rd_data[105]} {dma_rd_data[106]} {dma_rd_data[107]} {dma_rd_data[108]} {dma_rd_data[109]} {dma_rd_data[110]} {dma_rd_data[111]} {dma_rd_data[112]} {dma_rd_data[113]} {dma_rd_data[114]} {dma_rd_data[115]} {dma_rd_data[116]} {dma_rd_data[117]} {dma_rd_data[118]} {dma_rd_data[119]} {dma_rd_data[120]} {dma_rd_data[121]} {dma_rd_data[122]} {dma_rd_data[123]} {dma_rd_data[124]} {dma_rd_data[125]} {dma_rd_data[126]} {dma_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_areq ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_last ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list u_dw_block/u_ddr_read_write/dma_wr_areq ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list u_dw_block/u_ddr_read_write/dma_wr_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list u_dw_block/u_ddr_read_write/dma_wr_last ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list u_dw_block/u_ddr_read_write/merge_wr_rdy ]]
save_constraints
launch_runs impl_1_copy_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2661.203 ; gain = 7.496
[Fri Aug 19 09:12:14 2022] Launched impl_1_copy_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/runme.log
close_design
open_run impl_1_copy_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.626 . Memory (MB): peak = 2661.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 651 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.203 ; gain = 0.000
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3098.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 441 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 396 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 3262.699 ; gain = 601.496
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3797.254 ; gain = 512.004
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1_copy_1 -to_step write_bitstream -jobs 6
[Fri Aug 19 09:34:33 2022] Launched impl_1_copy_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/wwwka/Desktop/my_cnn/denoise/ccnn_top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/wwwka/Desktop/my_cnn/denoise/ccnn_top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2021.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/wwwka/Desktop/my_cnn/denoise/ccnn_top.xsa
write_hw_platform: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 4335.871 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4335.871 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855568
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 5517.156 ; gain = 1181.285
set_property PROGRAM.FILE {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/ccnn_top.bit} [get_hw_devices xczu3_0]
set_property PROBES.FILE {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/ccnn_top.ltx} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/ccnn_top.ltx} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249855568
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249855568
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-2302] Device xczu3 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-2302] Device xczu3 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-19 10:49:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-19 10:49:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-19 10:51:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-19 10:51:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq2'bXX [get_hw_probes u_dw_block/u_ddr_read_write/cur_s -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq2'bXX [get_hw_probes u_dw_block/u_ddr_read_write/cur_s -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq2'b00 [get_hw_probes u_dw_block/u_ddr_read_write/cur_s -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Aug-19 10:52:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu3_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Aug-19 10:52:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 19 18:10:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 5647.453 ; gain = 1.973
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 19 18:13:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
launch_runs impl_1_copy_1 -jobs 6
[Fri Aug 19 18:41:45 2022] Launched impl_1_copy_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/runme.log
reset_run impl_1_copy_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_cw'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.dcp' for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/weight_inc_0_conv.dcp' for cell 'u_dw_block/u_weight/wei'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/result.dcp' for cell 'u_result_block/u_r'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_MSXBO_FDMA_0_0/system_MSXBO_FDMA_0_0.dcp' for cell 'u_system_wrapper/system_i/MSXBO_FDMA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.dcp' for cell 'u_system_wrapper/system_i/rst_ps8_0_213M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.dcp' for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5647.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[0]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[1]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[2]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[3]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[4]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[5]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[6]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[7]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[8]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[9]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[10]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[11]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[12]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[13]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[14]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[15]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[16]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[17]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[18]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[19]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[20]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[21]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[22]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[23]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[24]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[25]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[26]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[27]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[28]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[29]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[30]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[31]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[32]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[33]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[34]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[35]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[36]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[37]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[38]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[39]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[40]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[41]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[42]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[43]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[44]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[45]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[46]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[47]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[48]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[49]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[50]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[51]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[52]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[53]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[54]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[55]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[56]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[57]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[58]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[59]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[60]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[61]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[62]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[63]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[64]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[65]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[66]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[67]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[68]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[69]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[70]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[71]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[72]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[73]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[74]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[75]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[76]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[77]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[78]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[79]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[80]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[81]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[82]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[83]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[84]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[85]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[86]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[87]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[88]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[89]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[90]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[91]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[92]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[93]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[94]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[95]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[96]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[97]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[98]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[99]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:21]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:41]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:45]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:53]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:77]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:81]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:85]
Finished Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 5785.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 256 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 37 instances

open_run: Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 5785.734 ; gain = 138.281
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_cw/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {dma_rd_data[0]} {dma_rd_data[1]} {dma_rd_data[2]} {dma_rd_data[3]} {dma_rd_data[4]} {dma_rd_data[5]} {dma_rd_data[6]} {dma_rd_data[7]} {dma_rd_data[8]} {dma_rd_data[9]} {dma_rd_data[10]} {dma_rd_data[11]} {dma_rd_data[12]} {dma_rd_data[13]} {dma_rd_data[14]} {dma_rd_data[15]} {dma_rd_data[16]} {dma_rd_data[17]} {dma_rd_data[18]} {dma_rd_data[19]} {dma_rd_data[20]} {dma_rd_data[21]} {dma_rd_data[22]} {dma_rd_data[23]} {dma_rd_data[24]} {dma_rd_data[25]} {dma_rd_data[26]} {dma_rd_data[27]} {dma_rd_data[28]} {dma_rd_data[29]} {dma_rd_data[30]} {dma_rd_data[31]} {dma_rd_data[32]} {dma_rd_data[33]} {dma_rd_data[34]} {dma_rd_data[35]} {dma_rd_data[36]} {dma_rd_data[37]} {dma_rd_data[38]} {dma_rd_data[39]} {dma_rd_data[40]} {dma_rd_data[41]} {dma_rd_data[42]} {dma_rd_data[43]} {dma_rd_data[44]} {dma_rd_data[45]} {dma_rd_data[46]} {dma_rd_data[47]} {dma_rd_data[48]} {dma_rd_data[49]} {dma_rd_data[50]} {dma_rd_data[51]} {dma_rd_data[52]} {dma_rd_data[53]} {dma_rd_data[54]} {dma_rd_data[55]} {dma_rd_data[56]} {dma_rd_data[57]} {dma_rd_data[58]} {dma_rd_data[59]} {dma_rd_data[60]} {dma_rd_data[61]} {dma_rd_data[62]} {dma_rd_data[63]} {dma_rd_data[64]} {dma_rd_data[65]} {dma_rd_data[66]} {dma_rd_data[67]} {dma_rd_data[68]} {dma_rd_data[69]} {dma_rd_data[70]} {dma_rd_data[71]} {dma_rd_data[72]} {dma_rd_data[73]} {dma_rd_data[74]} {dma_rd_data[75]} {dma_rd_data[76]} {dma_rd_data[77]} {dma_rd_data[78]} {dma_rd_data[79]} {dma_rd_data[80]} {dma_rd_data[81]} {dma_rd_data[82]} {dma_rd_data[83]} {dma_rd_data[84]} {dma_rd_data[85]} {dma_rd_data[86]} {dma_rd_data[87]} {dma_rd_data[88]} {dma_rd_data[89]} {dma_rd_data[90]} {dma_rd_data[91]} {dma_rd_data[92]} {dma_rd_data[93]} {dma_rd_data[94]} {dma_rd_data[95]} {dma_rd_data[96]} {dma_rd_data[97]} {dma_rd_data[98]} {dma_rd_data[99]} {dma_rd_data[100]} {dma_rd_data[101]} {dma_rd_data[102]} {dma_rd_data[103]} {dma_rd_data[104]} {dma_rd_data[105]} {dma_rd_data[106]} {dma_rd_data[107]} {dma_rd_data[108]} {dma_rd_data[109]} {dma_rd_data[110]} {dma_rd_data[111]} {dma_rd_data[112]} {dma_rd_data[113]} {dma_rd_data[114]} {dma_rd_data[115]} {dma_rd_data[116]} {dma_rd_data[117]} {dma_rd_data[118]} {dma_rd_data[119]} {dma_rd_data[120]} {dma_rd_data[121]} {dma_rd_data[122]} {dma_rd_data[123]} {dma_rd_data[124]} {dma_rd_data[125]} {dma_rd_data[126]} {dma_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_dw_block/u_ddr_read_write/cur_s[0]} {u_dw_block/u_ddr_read_write/cur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 512 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_dw_block/u_syn_data_fifo/dout[0]} {u_dw_block/u_syn_data_fifo/dout[1]} {u_dw_block/u_syn_data_fifo/dout[2]} {u_dw_block/u_syn_data_fifo/dout[3]} {u_dw_block/u_syn_data_fifo/dout[4]} {u_dw_block/u_syn_data_fifo/dout[5]} {u_dw_block/u_syn_data_fifo/dout[6]} {u_dw_block/u_syn_data_fifo/dout[7]} {u_dw_block/u_syn_data_fifo/dout[8]} {u_dw_block/u_syn_data_fifo/dout[9]} {u_dw_block/u_syn_data_fifo/dout[10]} {u_dw_block/u_syn_data_fifo/dout[11]} {u_dw_block/u_syn_data_fifo/dout[12]} {u_dw_block/u_syn_data_fifo/dout[13]} {u_dw_block/u_syn_data_fifo/dout[14]} {u_dw_block/u_syn_data_fifo/dout[15]} {u_dw_block/u_syn_data_fifo/dout[16]} {u_dw_block/u_syn_data_fifo/dout[17]} {u_dw_block/u_syn_data_fifo/dout[18]} {u_dw_block/u_syn_data_fifo/dout[19]} {u_dw_block/u_syn_data_fifo/dout[20]} {u_dw_block/u_syn_data_fifo/dout[21]} {u_dw_block/u_syn_data_fifo/dout[22]} {u_dw_block/u_syn_data_fifo/dout[23]} {u_dw_block/u_syn_data_fifo/dout[24]} {u_dw_block/u_syn_data_fifo/dout[25]} {u_dw_block/u_syn_data_fifo/dout[26]} {u_dw_block/u_syn_data_fifo/dout[27]} {u_dw_block/u_syn_data_fifo/dout[28]} {u_dw_block/u_syn_data_fifo/dout[29]} {u_dw_block/u_syn_data_fifo/dout[30]} {u_dw_block/u_syn_data_fifo/dout[31]} {u_dw_block/u_syn_data_fifo/dout[32]} {u_dw_block/u_syn_data_fifo/dout[33]} {u_dw_block/u_syn_data_fifo/dout[34]} {u_dw_block/u_syn_data_fifo/dout[35]} {u_dw_block/u_syn_data_fifo/dout[36]} {u_dw_block/u_syn_data_fifo/dout[37]} {u_dw_block/u_syn_data_fifo/dout[38]} {u_dw_block/u_syn_data_fifo/dout[39]} {u_dw_block/u_syn_data_fifo/dout[40]} {u_dw_block/u_syn_data_fifo/dout[41]} {u_dw_block/u_syn_data_fifo/dout[42]} {u_dw_block/u_syn_data_fifo/dout[43]} {u_dw_block/u_syn_data_fifo/dout[44]} {u_dw_block/u_syn_data_fifo/dout[45]} {u_dw_block/u_syn_data_fifo/dout[46]} {u_dw_block/u_syn_data_fifo/dout[47]} {u_dw_block/u_syn_data_fifo/dout[48]} {u_dw_block/u_syn_data_fifo/dout[49]} {u_dw_block/u_syn_data_fifo/dout[50]} {u_dw_block/u_syn_data_fifo/dout[51]} {u_dw_block/u_syn_data_fifo/dout[52]} {u_dw_block/u_syn_data_fifo/dout[53]} {u_dw_block/u_syn_data_fifo/dout[54]} {u_dw_block/u_syn_data_fifo/dout[55]} {u_dw_block/u_syn_data_fifo/dout[56]} {u_dw_block/u_syn_data_fifo/dout[57]} {u_dw_block/u_syn_data_fifo/dout[58]} {u_dw_block/u_syn_data_fifo/dout[59]} {u_dw_block/u_syn_data_fifo/dout[60]} {u_dw_block/u_syn_data_fifo/dout[61]} {u_dw_block/u_syn_data_fifo/dout[62]} {u_dw_block/u_syn_data_fifo/dout[63]} {u_dw_block/u_syn_data_fifo/dout[64]} {u_dw_block/u_syn_data_fifo/dout[65]} {u_dw_block/u_syn_data_fifo/dout[66]} {u_dw_block/u_syn_data_fifo/dout[67]} {u_dw_block/u_syn_data_fifo/dout[68]} {u_dw_block/u_syn_data_fifo/dout[69]} {u_dw_block/u_syn_data_fifo/dout[70]} {u_dw_block/u_syn_data_fifo/dout[71]} {u_dw_block/u_syn_data_fifo/dout[72]} {u_dw_block/u_syn_data_fifo/dout[73]} {u_dw_block/u_syn_data_fifo/dout[74]} {u_dw_block/u_syn_data_fifo/dout[75]} {u_dw_block/u_syn_data_fifo/dout[76]} {u_dw_block/u_syn_data_fifo/dout[77]} {u_dw_block/u_syn_data_fifo/dout[78]} {u_dw_block/u_syn_data_fifo/dout[79]} {u_dw_block/u_syn_data_fifo/dout[80]} {u_dw_block/u_syn_data_fifo/dout[81]} {u_dw_block/u_syn_data_fifo/dout[82]} {u_dw_block/u_syn_data_fifo/dout[83]} {u_dw_block/u_syn_data_fifo/dout[84]} {u_dw_block/u_syn_data_fifo/dout[85]} {u_dw_block/u_syn_data_fifo/dout[86]} {u_dw_block/u_syn_data_fifo/dout[87]} {u_dw_block/u_syn_data_fifo/dout[88]} {u_dw_block/u_syn_data_fifo/dout[89]} {u_dw_block/u_syn_data_fifo/dout[90]} {u_dw_block/u_syn_data_fifo/dout[91]} {u_dw_block/u_syn_data_fifo/dout[92]} {u_dw_block/u_syn_data_fifo/dout[93]} {u_dw_block/u_syn_data_fifo/dout[94]} {u_dw_block/u_syn_data_fifo/dout[95]} {u_dw_block/u_syn_data_fifo/dout[96]} {u_dw_block/u_syn_data_fifo/dout[97]} {u_dw_block/u_syn_data_fifo/dout[98]} {u_dw_block/u_syn_data_fifo/dout[99]} {u_dw_block/u_syn_data_fifo/dout[100]} {u_dw_block/u_syn_data_fifo/dout[101]} {u_dw_block/u_syn_data_fifo/dout[102]} {u_dw_block/u_syn_data_fifo/dout[103]} {u_dw_block/u_syn_data_fifo/dout[104]} {u_dw_block/u_syn_data_fifo/dout[105]} {u_dw_block/u_syn_data_fifo/dout[106]} {u_dw_block/u_syn_data_fifo/dout[107]} {u_dw_block/u_syn_data_fifo/dout[108]} {u_dw_block/u_syn_data_fifo/dout[109]} {u_dw_block/u_syn_data_fifo/dout[110]} {u_dw_block/u_syn_data_fifo/dout[111]} {u_dw_block/u_syn_data_fifo/dout[112]} {u_dw_block/u_syn_data_fifo/dout[113]} {u_dw_block/u_syn_data_fifo/dout[114]} {u_dw_block/u_syn_data_fifo/dout[115]} {u_dw_block/u_syn_data_fifo/dout[116]} {u_dw_block/u_syn_data_fifo/dout[117]} {u_dw_block/u_syn_data_fifo/dout[118]} {u_dw_block/u_syn_data_fifo/dout[119]} {u_dw_block/u_syn_data_fifo/dout[120]} {u_dw_block/u_syn_data_fifo/dout[121]} {u_dw_block/u_syn_data_fifo/dout[122]} {u_dw_block/u_syn_data_fifo/dout[123]} {u_dw_block/u_syn_data_fifo/dout[124]} {u_dw_block/u_syn_data_fifo/dout[125]} {u_dw_block/u_syn_data_fifo/dout[126]} {u_dw_block/u_syn_data_fifo/dout[127]} {u_dw_block/u_syn_data_fifo/dout[128]} {u_dw_block/u_syn_data_fifo/dout[129]} {u_dw_block/u_syn_data_fifo/dout[130]} {u_dw_block/u_syn_data_fifo/dout[131]} {u_dw_block/u_syn_data_fifo/dout[132]} {u_dw_block/u_syn_data_fifo/dout[133]} {u_dw_block/u_syn_data_fifo/dout[134]} {u_dw_block/u_syn_data_fifo/dout[135]} {u_dw_block/u_syn_data_fifo/dout[136]} {u_dw_block/u_syn_data_fifo/dout[137]} {u_dw_block/u_syn_data_fifo/dout[138]} {u_dw_block/u_syn_data_fifo/dout[139]} {u_dw_block/u_syn_data_fifo/dout[140]} {u_dw_block/u_syn_data_fifo/dout[141]} {u_dw_block/u_syn_data_fifo/dout[142]} {u_dw_block/u_syn_data_fifo/dout[143]} {u_dw_block/u_syn_data_fifo/dout[144]} {u_dw_block/u_syn_data_fifo/dout[145]} {u_dw_block/u_syn_data_fifo/dout[146]} {u_dw_block/u_syn_data_fifo/dout[147]} {u_dw_block/u_syn_data_fifo/dout[148]} {u_dw_block/u_syn_data_fifo/dout[149]} {u_dw_block/u_syn_data_fifo/dout[150]} {u_dw_block/u_syn_data_fifo/dout[151]} {u_dw_block/u_syn_data_fifo/dout[152]} {u_dw_block/u_syn_data_fifo/dout[153]} {u_dw_block/u_syn_data_fifo/dout[154]} {u_dw_block/u_syn_data_fifo/dout[155]} {u_dw_block/u_syn_data_fifo/dout[156]} {u_dw_block/u_syn_data_fifo/dout[157]} {u_dw_block/u_syn_data_fifo/dout[158]} {u_dw_block/u_syn_data_fifo/dout[159]} {u_dw_block/u_syn_data_fifo/dout[160]} {u_dw_block/u_syn_data_fifo/dout[161]} {u_dw_block/u_syn_data_fifo/dout[162]} {u_dw_block/u_syn_data_fifo/dout[163]} {u_dw_block/u_syn_data_fifo/dout[164]} {u_dw_block/u_syn_data_fifo/dout[165]} {u_dw_block/u_syn_data_fifo/dout[166]} {u_dw_block/u_syn_data_fifo/dout[167]} {u_dw_block/u_syn_data_fifo/dout[168]} {u_dw_block/u_syn_data_fifo/dout[169]} {u_dw_block/u_syn_data_fifo/dout[170]} {u_dw_block/u_syn_data_fifo/dout[171]} {u_dw_block/u_syn_data_fifo/dout[172]} {u_dw_block/u_syn_data_fifo/dout[173]} {u_dw_block/u_syn_data_fifo/dout[174]} {u_dw_block/u_syn_data_fifo/dout[175]} {u_dw_block/u_syn_data_fifo/dout[176]} {u_dw_block/u_syn_data_fifo/dout[177]} {u_dw_block/u_syn_data_fifo/dout[178]} {u_dw_block/u_syn_data_fifo/dout[179]} {u_dw_block/u_syn_data_fifo/dout[180]} {u_dw_block/u_syn_data_fifo/dout[181]} {u_dw_block/u_syn_data_fifo/dout[182]} {u_dw_block/u_syn_data_fifo/dout[183]} {u_dw_block/u_syn_data_fifo/dout[184]} {u_dw_block/u_syn_data_fifo/dout[185]} {u_dw_block/u_syn_data_fifo/dout[186]} {u_dw_block/u_syn_data_fifo/dout[187]} {u_dw_block/u_syn_data_fifo/dout[188]} {u_dw_block/u_syn_data_fifo/dout[189]} {u_dw_block/u_syn_data_fifo/dout[190]} {u_dw_block/u_syn_data_fifo/dout[191]} {u_dw_block/u_syn_data_fifo/dout[192]} {u_dw_block/u_syn_data_fifo/dout[193]} {u_dw_block/u_syn_data_fifo/dout[194]} {u_dw_block/u_syn_data_fifo/dout[195]} {u_dw_block/u_syn_data_fifo/dout[196]} {u_dw_block/u_syn_data_fifo/dout[197]} {u_dw_block/u_syn_data_fifo/dout[198]} {u_dw_block/u_syn_data_fifo/dout[199]} {u_dw_block/u_syn_data_fifo/dout[200]} {u_dw_block/u_syn_data_fifo/dout[201]} {u_dw_block/u_syn_data_fifo/dout[202]} {u_dw_block/u_syn_data_fifo/dout[203]} {u_dw_block/u_syn_data_fifo/dout[204]} {u_dw_block/u_syn_data_fifo/dout[205]} {u_dw_block/u_syn_data_fifo/dout[206]} {u_dw_block/u_syn_data_fifo/dout[207]} {u_dw_block/u_syn_data_fifo/dout[208]} {u_dw_block/u_syn_data_fifo/dout[209]} {u_dw_block/u_syn_data_fifo/dout[210]} {u_dw_block/u_syn_data_fifo/dout[211]} {u_dw_block/u_syn_data_fifo/dout[212]} {u_dw_block/u_syn_data_fifo/dout[213]} {u_dw_block/u_syn_data_fifo/dout[214]} {u_dw_block/u_syn_data_fifo/dout[215]} {u_dw_block/u_syn_data_fifo/dout[216]} {u_dw_block/u_syn_data_fifo/dout[217]} {u_dw_block/u_syn_data_fifo/dout[218]} {u_dw_block/u_syn_data_fifo/dout[219]} {u_dw_block/u_syn_data_fifo/dout[220]} {u_dw_block/u_syn_data_fifo/dout[221]} {u_dw_block/u_syn_data_fifo/dout[222]} {u_dw_block/u_syn_data_fifo/dout[223]} {u_dw_block/u_syn_data_fifo/dout[224]} {u_dw_block/u_syn_data_fifo/dout[225]} {u_dw_block/u_syn_data_fifo/dout[226]} {u_dw_block/u_syn_data_fifo/dout[227]} {u_dw_block/u_syn_data_fifo/dout[228]} {u_dw_block/u_syn_data_fifo/dout[229]} {u_dw_block/u_syn_data_fifo/dout[230]} {u_dw_block/u_syn_data_fifo/dout[231]} {u_dw_block/u_syn_data_fifo/dout[232]} {u_dw_block/u_syn_data_fifo/dout[233]} {u_dw_block/u_syn_data_fifo/dout[234]} {u_dw_block/u_syn_data_fifo/dout[235]} {u_dw_block/u_syn_data_fifo/dout[236]} {u_dw_block/u_syn_data_fifo/dout[237]} {u_dw_block/u_syn_data_fifo/dout[238]} {u_dw_block/u_syn_data_fifo/dout[239]} {u_dw_block/u_syn_data_fifo/dout[240]} {u_dw_block/u_syn_data_fifo/dout[241]} {u_dw_block/u_syn_data_fifo/dout[242]} {u_dw_block/u_syn_data_fifo/dout[243]} {u_dw_block/u_syn_data_fifo/dout[244]} {u_dw_block/u_syn_data_fifo/dout[245]} {u_dw_block/u_syn_data_fifo/dout[246]} {u_dw_block/u_syn_data_fifo/dout[247]} {u_dw_block/u_syn_data_fifo/dout[248]} {u_dw_block/u_syn_data_fifo/dout[249]} {u_dw_block/u_syn_data_fifo/dout[250]} {u_dw_block/u_syn_data_fifo/dout[251]} {u_dw_block/u_syn_data_fifo/dout[252]} {u_dw_block/u_syn_data_fifo/dout[253]} {u_dw_block/u_syn_data_fifo/dout[254]} {u_dw_block/u_syn_data_fifo/dout[255]} {u_dw_block/u_syn_data_fifo/dout[256]} {u_dw_block/u_syn_data_fifo/dout[257]} {u_dw_block/u_syn_data_fifo/dout[258]} {u_dw_block/u_syn_data_fifo/dout[259]} {u_dw_block/u_syn_data_fifo/dout[260]} {u_dw_block/u_syn_data_fifo/dout[261]} {u_dw_block/u_syn_data_fifo/dout[262]} {u_dw_block/u_syn_data_fifo/dout[263]} {u_dw_block/u_syn_data_fifo/dout[264]} {u_dw_block/u_syn_data_fifo/dout[265]} {u_dw_block/u_syn_data_fifo/dout[266]} {u_dw_block/u_syn_data_fifo/dout[267]} {u_dw_block/u_syn_data_fifo/dout[268]} {u_dw_block/u_syn_data_fifo/dout[269]} {u_dw_block/u_syn_data_fifo/dout[270]} {u_dw_block/u_syn_data_fifo/dout[271]} {u_dw_block/u_syn_data_fifo/dout[272]} {u_dw_block/u_syn_data_fifo/dout[273]} {u_dw_block/u_syn_data_fifo/dout[274]} {u_dw_block/u_syn_data_fifo/dout[275]} {u_dw_block/u_syn_data_fifo/dout[276]} {u_dw_block/u_syn_data_fifo/dout[277]} {u_dw_block/u_syn_data_fifo/dout[278]} {u_dw_block/u_syn_data_fifo/dout[279]} {u_dw_block/u_syn_data_fifo/dout[280]} {u_dw_block/u_syn_data_fifo/dout[281]} {u_dw_block/u_syn_data_fifo/dout[282]} {u_dw_block/u_syn_data_fifo/dout[283]} {u_dw_block/u_syn_data_fifo/dout[284]} {u_dw_block/u_syn_data_fifo/dout[285]} {u_dw_block/u_syn_data_fifo/dout[286]} {u_dw_block/u_syn_data_fifo/dout[287]} {u_dw_block/u_syn_data_fifo/dout[288]} {u_dw_block/u_syn_data_fifo/dout[289]} {u_dw_block/u_syn_data_fifo/dout[290]} {u_dw_block/u_syn_data_fifo/dout[291]} {u_dw_block/u_syn_data_fifo/dout[292]} {u_dw_block/u_syn_data_fifo/dout[293]} {u_dw_block/u_syn_data_fifo/dout[294]} {u_dw_block/u_syn_data_fifo/dout[295]} {u_dw_block/u_syn_data_fifo/dout[296]} {u_dw_block/u_syn_data_fifo/dout[297]} {u_dw_block/u_syn_data_fifo/dout[298]} {u_dw_block/u_syn_data_fifo/dout[299]} {u_dw_block/u_syn_data_fifo/dout[300]} {u_dw_block/u_syn_data_fifo/dout[301]} {u_dw_block/u_syn_data_fifo/dout[302]} {u_dw_block/u_syn_data_fifo/dout[303]} {u_dw_block/u_syn_data_fifo/dout[304]} {u_dw_block/u_syn_data_fifo/dout[305]} {u_dw_block/u_syn_data_fifo/dout[306]} {u_dw_block/u_syn_data_fifo/dout[307]} {u_dw_block/u_syn_data_fifo/dout[308]} {u_dw_block/u_syn_data_fifo/dout[309]} {u_dw_block/u_syn_data_fifo/dout[310]} {u_dw_block/u_syn_data_fifo/dout[311]} {u_dw_block/u_syn_data_fifo/dout[312]} {u_dw_block/u_syn_data_fifo/dout[313]} {u_dw_block/u_syn_data_fifo/dout[314]} {u_dw_block/u_syn_data_fifo/dout[315]} {u_dw_block/u_syn_data_fifo/dout[316]} {u_dw_block/u_syn_data_fifo/dout[317]} {u_dw_block/u_syn_data_fifo/dout[318]} {u_dw_block/u_syn_data_fifo/dout[319]} {u_dw_block/u_syn_data_fifo/dout[320]} {u_dw_block/u_syn_data_fifo/dout[321]} {u_dw_block/u_syn_data_fifo/dout[322]} {u_dw_block/u_syn_data_fifo/dout[323]} {u_dw_block/u_syn_data_fifo/dout[324]} {u_dw_block/u_syn_data_fifo/dout[325]} {u_dw_block/u_syn_data_fifo/dout[326]} {u_dw_block/u_syn_data_fifo/dout[327]} {u_dw_block/u_syn_data_fifo/dout[328]} {u_dw_block/u_syn_data_fifo/dout[329]} {u_dw_block/u_syn_data_fifo/dout[330]} {u_dw_block/u_syn_data_fifo/dout[331]} {u_dw_block/u_syn_data_fifo/dout[332]} {u_dw_block/u_syn_data_fifo/dout[333]} {u_dw_block/u_syn_data_fifo/dout[334]} {u_dw_block/u_syn_data_fifo/dout[335]} {u_dw_block/u_syn_data_fifo/dout[336]} {u_dw_block/u_syn_data_fifo/dout[337]} {u_dw_block/u_syn_data_fifo/dout[338]} {u_dw_block/u_syn_data_fifo/dout[339]} {u_dw_block/u_syn_data_fifo/dout[340]} {u_dw_block/u_syn_data_fifo/dout[341]} {u_dw_block/u_syn_data_fifo/dout[342]} {u_dw_block/u_syn_data_fifo/dout[343]} {u_dw_block/u_syn_data_fifo/dout[344]} {u_dw_block/u_syn_data_fifo/dout[345]} {u_dw_block/u_syn_data_fifo/dout[346]} {u_dw_block/u_syn_data_fifo/dout[347]} {u_dw_block/u_syn_data_fifo/dout[348]} {u_dw_block/u_syn_data_fifo/dout[349]} {u_dw_block/u_syn_data_fifo/dout[350]} {u_dw_block/u_syn_data_fifo/dout[351]} {u_dw_block/u_syn_data_fifo/dout[352]} {u_dw_block/u_syn_data_fifo/dout[353]} {u_dw_block/u_syn_data_fifo/dout[354]} {u_dw_block/u_syn_data_fifo/dout[355]} {u_dw_block/u_syn_data_fifo/dout[356]} {u_dw_block/u_syn_data_fifo/dout[357]} {u_dw_block/u_syn_data_fifo/dout[358]} {u_dw_block/u_syn_data_fifo/dout[359]} {u_dw_block/u_syn_data_fifo/dout[360]} {u_dw_block/u_syn_data_fifo/dout[361]} {u_dw_block/u_syn_data_fifo/dout[362]} {u_dw_block/u_syn_data_fifo/dout[363]} {u_dw_block/u_syn_data_fifo/dout[364]} {u_dw_block/u_syn_data_fifo/dout[365]} {u_dw_block/u_syn_data_fifo/dout[366]} {u_dw_block/u_syn_data_fifo/dout[367]} {u_dw_block/u_syn_data_fifo/dout[368]} {u_dw_block/u_syn_data_fifo/dout[369]} {u_dw_block/u_syn_data_fifo/dout[370]} {u_dw_block/u_syn_data_fifo/dout[371]} {u_dw_block/u_syn_data_fifo/dout[372]} {u_dw_block/u_syn_data_fifo/dout[373]} {u_dw_block/u_syn_data_fifo/dout[374]} {u_dw_block/u_syn_data_fifo/dout[375]} {u_dw_block/u_syn_data_fifo/dout[376]} {u_dw_block/u_syn_data_fifo/dout[377]} {u_dw_block/u_syn_data_fifo/dout[378]} {u_dw_block/u_syn_data_fifo/dout[379]} {u_dw_block/u_syn_data_fifo/dout[380]} {u_dw_block/u_syn_data_fifo/dout[381]} {u_dw_block/u_syn_data_fifo/dout[382]} {u_dw_block/u_syn_data_fifo/dout[383]} {u_dw_block/u_syn_data_fifo/dout[384]} {u_dw_block/u_syn_data_fifo/dout[385]} {u_dw_block/u_syn_data_fifo/dout[386]} {u_dw_block/u_syn_data_fifo/dout[387]} {u_dw_block/u_syn_data_fifo/dout[388]} {u_dw_block/u_syn_data_fifo/dout[389]} {u_dw_block/u_syn_data_fifo/dout[390]} {u_dw_block/u_syn_data_fifo/dout[391]} {u_dw_block/u_syn_data_fifo/dout[392]} {u_dw_block/u_syn_data_fifo/dout[393]} {u_dw_block/u_syn_data_fifo/dout[394]} {u_dw_block/u_syn_data_fifo/dout[395]} {u_dw_block/u_syn_data_fifo/dout[396]} {u_dw_block/u_syn_data_fifo/dout[397]} {u_dw_block/u_syn_data_fifo/dout[398]} {u_dw_block/u_syn_data_fifo/dout[399]} {u_dw_block/u_syn_data_fifo/dout[400]} {u_dw_block/u_syn_data_fifo/dout[401]} {u_dw_block/u_syn_data_fifo/dout[402]} {u_dw_block/u_syn_data_fifo/dout[403]} {u_dw_block/u_syn_data_fifo/dout[404]} {u_dw_block/u_syn_data_fifo/dout[405]} {u_dw_block/u_syn_data_fifo/dout[406]} {u_dw_block/u_syn_data_fifo/dout[407]} {u_dw_block/u_syn_data_fifo/dout[408]} {u_dw_block/u_syn_data_fifo/dout[409]} {u_dw_block/u_syn_data_fifo/dout[410]} {u_dw_block/u_syn_data_fifo/dout[411]} {u_dw_block/u_syn_data_fifo/dout[412]} {u_dw_block/u_syn_data_fifo/dout[413]} {u_dw_block/u_syn_data_fifo/dout[414]} {u_dw_block/u_syn_data_fifo/dout[415]} {u_dw_block/u_syn_data_fifo/dout[416]} {u_dw_block/u_syn_data_fifo/dout[417]} {u_dw_block/u_syn_data_fifo/dout[418]} {u_dw_block/u_syn_data_fifo/dout[419]} {u_dw_block/u_syn_data_fifo/dout[420]} {u_dw_block/u_syn_data_fifo/dout[421]} {u_dw_block/u_syn_data_fifo/dout[422]} {u_dw_block/u_syn_data_fifo/dout[423]} {u_dw_block/u_syn_data_fifo/dout[424]} {u_dw_block/u_syn_data_fifo/dout[425]} {u_dw_block/u_syn_data_fifo/dout[426]} {u_dw_block/u_syn_data_fifo/dout[427]} {u_dw_block/u_syn_data_fifo/dout[428]} {u_dw_block/u_syn_data_fifo/dout[429]} {u_dw_block/u_syn_data_fifo/dout[430]} {u_dw_block/u_syn_data_fifo/dout[431]} {u_dw_block/u_syn_data_fifo/dout[432]} {u_dw_block/u_syn_data_fifo/dout[433]} {u_dw_block/u_syn_data_fifo/dout[434]} {u_dw_block/u_syn_data_fifo/dout[435]} {u_dw_block/u_syn_data_fifo/dout[436]} {u_dw_block/u_syn_data_fifo/dout[437]} {u_dw_block/u_syn_data_fifo/dout[438]} {u_dw_block/u_syn_data_fifo/dout[439]} {u_dw_block/u_syn_data_fifo/dout[440]} {u_dw_block/u_syn_data_fifo/dout[441]} {u_dw_block/u_syn_data_fifo/dout[442]} {u_dw_block/u_syn_data_fifo/dout[443]} {u_dw_block/u_syn_data_fifo/dout[444]} {u_dw_block/u_syn_data_fifo/dout[445]} {u_dw_block/u_syn_data_fifo/dout[446]} {u_dw_block/u_syn_data_fifo/dout[447]} {u_dw_block/u_syn_data_fifo/dout[448]} {u_dw_block/u_syn_data_fifo/dout[449]} {u_dw_block/u_syn_data_fifo/dout[450]} {u_dw_block/u_syn_data_fifo/dout[451]} {u_dw_block/u_syn_data_fifo/dout[452]} {u_dw_block/u_syn_data_fifo/dout[453]} {u_dw_block/u_syn_data_fifo/dout[454]} {u_dw_block/u_syn_data_fifo/dout[455]} {u_dw_block/u_syn_data_fifo/dout[456]} {u_dw_block/u_syn_data_fifo/dout[457]} {u_dw_block/u_syn_data_fifo/dout[458]} {u_dw_block/u_syn_data_fifo/dout[459]} {u_dw_block/u_syn_data_fifo/dout[460]} {u_dw_block/u_syn_data_fifo/dout[461]} {u_dw_block/u_syn_data_fifo/dout[462]} {u_dw_block/u_syn_data_fifo/dout[463]} {u_dw_block/u_syn_data_fifo/dout[464]} {u_dw_block/u_syn_data_fifo/dout[465]} {u_dw_block/u_syn_data_fifo/dout[466]} {u_dw_block/u_syn_data_fifo/dout[467]} {u_dw_block/u_syn_data_fifo/dout[468]} {u_dw_block/u_syn_data_fifo/dout[469]} {u_dw_block/u_syn_data_fifo/dout[470]} {u_dw_block/u_syn_data_fifo/dout[471]} {u_dw_block/u_syn_data_fifo/dout[472]} {u_dw_block/u_syn_data_fifo/dout[473]} {u_dw_block/u_syn_data_fifo/dout[474]} {u_dw_block/u_syn_data_fifo/dout[475]} {u_dw_block/u_syn_data_fifo/dout[476]} {u_dw_block/u_syn_data_fifo/dout[477]} {u_dw_block/u_syn_data_fifo/dout[478]} {u_dw_block/u_syn_data_fifo/dout[479]} {u_dw_block/u_syn_data_fifo/dout[480]} {u_dw_block/u_syn_data_fifo/dout[481]} {u_dw_block/u_syn_data_fifo/dout[482]} {u_dw_block/u_syn_data_fifo/dout[483]} {u_dw_block/u_syn_data_fifo/dout[484]} {u_dw_block/u_syn_data_fifo/dout[485]} {u_dw_block/u_syn_data_fifo/dout[486]} {u_dw_block/u_syn_data_fifo/dout[487]} {u_dw_block/u_syn_data_fifo/dout[488]} {u_dw_block/u_syn_data_fifo/dout[489]} {u_dw_block/u_syn_data_fifo/dout[490]} {u_dw_block/u_syn_data_fifo/dout[491]} {u_dw_block/u_syn_data_fifo/dout[492]} {u_dw_block/u_syn_data_fifo/dout[493]} {u_dw_block/u_syn_data_fifo/dout[494]} {u_dw_block/u_syn_data_fifo/dout[495]} {u_dw_block/u_syn_data_fifo/dout[496]} {u_dw_block/u_syn_data_fifo/dout[497]} {u_dw_block/u_syn_data_fifo/dout[498]} {u_dw_block/u_syn_data_fifo/dout[499]} {u_dw_block/u_syn_data_fifo/dout[500]} {u_dw_block/u_syn_data_fifo/dout[501]} {u_dw_block/u_syn_data_fifo/dout[502]} {u_dw_block/u_syn_data_fifo/dout[503]} {u_dw_block/u_syn_data_fifo/dout[504]} {u_dw_block/u_syn_data_fifo/dout[505]} {u_dw_block/u_syn_data_fifo/dout[506]} {u_dw_block/u_syn_data_fifo/dout[507]} {u_dw_block/u_syn_data_fifo/dout[508]} {u_dw_block/u_syn_data_fifo/dout[509]} {u_dw_block/u_syn_data_fifo/dout[510]} {u_dw_block/u_syn_data_fifo/dout[511]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_dw_block/u_ddr_read_write/rcur_s[0]} {u_dw_block/u_ddr_read_write/rcur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_addr[0]} {u_dw_block/u_ddr_read_write/dma_rd_addr[1]} {u_dw_block/u_ddr_read_write/dma_rd_addr[2]} {u_dw_block/u_ddr_read_write/dma_rd_addr[3]} {u_dw_block/u_ddr_read_write/dma_rd_addr[4]} {u_dw_block/u_ddr_read_write/dma_rd_addr[5]} {u_dw_block/u_ddr_read_write/dma_rd_addr[6]} {u_dw_block/u_ddr_read_write/dma_rd_addr[7]} {u_dw_block/u_ddr_read_write/dma_rd_addr[8]} {u_dw_block/u_ddr_read_write/dma_rd_addr[9]} {u_dw_block/u_ddr_read_write/dma_rd_addr[10]} {u_dw_block/u_ddr_read_write/dma_rd_addr[11]} {u_dw_block/u_ddr_read_write/dma_rd_addr[12]} {u_dw_block/u_ddr_read_write/dma_rd_addr[13]} {u_dw_block/u_ddr_read_write/dma_rd_addr[14]} {u_dw_block/u_ddr_read_write/dma_rd_addr[15]} {u_dw_block/u_ddr_read_write/dma_rd_addr[16]} {u_dw_block/u_ddr_read_write/dma_rd_addr[17]} {u_dw_block/u_ddr_read_write/dma_rd_addr[18]} {u_dw_block/u_ddr_read_write/dma_rd_addr[19]} {u_dw_block/u_ddr_read_write/dma_rd_addr[20]} {u_dw_block/u_ddr_read_write/dma_rd_addr[21]} {u_dw_block/u_ddr_read_write/dma_rd_addr[22]} {u_dw_block/u_ddr_read_write/dma_rd_addr[23]} {u_dw_block/u_ddr_read_write/dma_rd_addr[24]} {u_dw_block/u_ddr_read_write/dma_rd_addr[25]} {u_dw_block/u_ddr_read_write/dma_rd_addr[26]} {u_dw_block/u_ddr_read_write/dma_rd_addr[27]} {u_dw_block/u_ddr_read_write/dma_rd_addr[28]} {u_dw_block/u_ddr_read_write/dma_rd_addr[29]} {u_dw_block/u_ddr_read_write/dma_rd_addr[30]} {u_dw_block/u_ddr_read_write/dma_rd_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_data[0]} {u_dw_block/u_ddr_read_write/dma_rd_data[1]} {u_dw_block/u_ddr_read_write/dma_rd_data[2]} {u_dw_block/u_ddr_read_write/dma_rd_data[3]} {u_dw_block/u_ddr_read_write/dma_rd_data[4]} {u_dw_block/u_ddr_read_write/dma_rd_data[5]} {u_dw_block/u_ddr_read_write/dma_rd_data[6]} {u_dw_block/u_ddr_read_write/dma_rd_data[7]} {u_dw_block/u_ddr_read_write/dma_rd_data[8]} {u_dw_block/u_ddr_read_write/dma_rd_data[9]} {u_dw_block/u_ddr_read_write/dma_rd_data[10]} {u_dw_block/u_ddr_read_write/dma_rd_data[11]} {u_dw_block/u_ddr_read_write/dma_rd_data[12]} {u_dw_block/u_ddr_read_write/dma_rd_data[13]} {u_dw_block/u_ddr_read_write/dma_rd_data[14]} {u_dw_block/u_ddr_read_write/dma_rd_data[15]} {u_dw_block/u_ddr_read_write/dma_rd_data[16]} {u_dw_block/u_ddr_read_write/dma_rd_data[17]} {u_dw_block/u_ddr_read_write/dma_rd_data[18]} {u_dw_block/u_ddr_read_write/dma_rd_data[19]} {u_dw_block/u_ddr_read_write/dma_rd_data[20]} {u_dw_block/u_ddr_read_write/dma_rd_data[21]} {u_dw_block/u_ddr_read_write/dma_rd_data[22]} {u_dw_block/u_ddr_read_write/dma_rd_data[23]} {u_dw_block/u_ddr_read_write/dma_rd_data[24]} {u_dw_block/u_ddr_read_write/dma_rd_data[25]} {u_dw_block/u_ddr_read_write/dma_rd_data[26]} {u_dw_block/u_ddr_read_write/dma_rd_data[27]} {u_dw_block/u_ddr_read_write/dma_rd_data[28]} {u_dw_block/u_ddr_read_write/dma_rd_data[29]} {u_dw_block/u_ddr_read_write/dma_rd_data[30]} {u_dw_block/u_ddr_read_write/dma_rd_data[31]} {u_dw_block/u_ddr_read_write/dma_rd_data[32]} {u_dw_block/u_ddr_read_write/dma_rd_data[33]} {u_dw_block/u_ddr_read_write/dma_rd_data[34]} {u_dw_block/u_ddr_read_write/dma_rd_data[35]} {u_dw_block/u_ddr_read_write/dma_rd_data[36]} {u_dw_block/u_ddr_read_write/dma_rd_data[37]} {u_dw_block/u_ddr_read_write/dma_rd_data[38]} {u_dw_block/u_ddr_read_write/dma_rd_data[39]} {u_dw_block/u_ddr_read_write/dma_rd_data[40]} {u_dw_block/u_ddr_read_write/dma_rd_data[41]} {u_dw_block/u_ddr_read_write/dma_rd_data[42]} {u_dw_block/u_ddr_read_write/dma_rd_data[43]} {u_dw_block/u_ddr_read_write/dma_rd_data[44]} {u_dw_block/u_ddr_read_write/dma_rd_data[45]} {u_dw_block/u_ddr_read_write/dma_rd_data[46]} {u_dw_block/u_ddr_read_write/dma_rd_data[47]} {u_dw_block/u_ddr_read_write/dma_rd_data[48]} {u_dw_block/u_ddr_read_write/dma_rd_data[49]} {u_dw_block/u_ddr_read_write/dma_rd_data[50]} {u_dw_block/u_ddr_read_write/dma_rd_data[51]} {u_dw_block/u_ddr_read_write/dma_rd_data[52]} {u_dw_block/u_ddr_read_write/dma_rd_data[53]} {u_dw_block/u_ddr_read_write/dma_rd_data[54]} {u_dw_block/u_ddr_read_write/dma_rd_data[55]} {u_dw_block/u_ddr_read_write/dma_rd_data[56]} {u_dw_block/u_ddr_read_write/dma_rd_data[57]} {u_dw_block/u_ddr_read_write/dma_rd_data[58]} {u_dw_block/u_ddr_read_write/dma_rd_data[59]} {u_dw_block/u_ddr_read_write/dma_rd_data[60]} {u_dw_block/u_ddr_read_write/dma_rd_data[61]} {u_dw_block/u_ddr_read_write/dma_rd_data[62]} {u_dw_block/u_ddr_read_write/dma_rd_data[63]} {u_dw_block/u_ddr_read_write/dma_rd_data[64]} {u_dw_block/u_ddr_read_write/dma_rd_data[65]} {u_dw_block/u_ddr_read_write/dma_rd_data[66]} {u_dw_block/u_ddr_read_write/dma_rd_data[67]} {u_dw_block/u_ddr_read_write/dma_rd_data[68]} {u_dw_block/u_ddr_read_write/dma_rd_data[69]} {u_dw_block/u_ddr_read_write/dma_rd_data[70]} {u_dw_block/u_ddr_read_write/dma_rd_data[71]} {u_dw_block/u_ddr_read_write/dma_rd_data[72]} {u_dw_block/u_ddr_read_write/dma_rd_data[73]} {u_dw_block/u_ddr_read_write/dma_rd_data[74]} {u_dw_block/u_ddr_read_write/dma_rd_data[75]} {u_dw_block/u_ddr_read_write/dma_rd_data[76]} {u_dw_block/u_ddr_read_write/dma_rd_data[77]} {u_dw_block/u_ddr_read_write/dma_rd_data[78]} {u_dw_block/u_ddr_read_write/dma_rd_data[79]} {u_dw_block/u_ddr_read_write/dma_rd_data[80]} {u_dw_block/u_ddr_read_write/dma_rd_data[81]} {u_dw_block/u_ddr_read_write/dma_rd_data[82]} {u_dw_block/u_ddr_read_write/dma_rd_data[83]} {u_dw_block/u_ddr_read_write/dma_rd_data[84]} {u_dw_block/u_ddr_read_write/dma_rd_data[85]} {u_dw_block/u_ddr_read_write/dma_rd_data[86]} {u_dw_block/u_ddr_read_write/dma_rd_data[87]} {u_dw_block/u_ddr_read_write/dma_rd_data[88]} {u_dw_block/u_ddr_read_write/dma_rd_data[89]} {u_dw_block/u_ddr_read_write/dma_rd_data[90]} {u_dw_block/u_ddr_read_write/dma_rd_data[91]} {u_dw_block/u_ddr_read_write/dma_rd_data[92]} {u_dw_block/u_ddr_read_write/dma_rd_data[93]} {u_dw_block/u_ddr_read_write/dma_rd_data[94]} {u_dw_block/u_ddr_read_write/dma_rd_data[95]} {u_dw_block/u_ddr_read_write/dma_rd_data[96]} {u_dw_block/u_ddr_read_write/dma_rd_data[97]} {u_dw_block/u_ddr_read_write/dma_rd_data[98]} {u_dw_block/u_ddr_read_write/dma_rd_data[99]} {u_dw_block/u_ddr_read_write/dma_rd_data[100]} {u_dw_block/u_ddr_read_write/dma_rd_data[101]} {u_dw_block/u_ddr_read_write/dma_rd_data[102]} {u_dw_block/u_ddr_read_write/dma_rd_data[103]} {u_dw_block/u_ddr_read_write/dma_rd_data[104]} {u_dw_block/u_ddr_read_write/dma_rd_data[105]} {u_dw_block/u_ddr_read_write/dma_rd_data[106]} {u_dw_block/u_ddr_read_write/dma_rd_data[107]} {u_dw_block/u_ddr_read_write/dma_rd_data[108]} {u_dw_block/u_ddr_read_write/dma_rd_data[109]} {u_dw_block/u_ddr_read_write/dma_rd_data[110]} {u_dw_block/u_ddr_read_write/dma_rd_data[111]} {u_dw_block/u_ddr_read_write/dma_rd_data[112]} {u_dw_block/u_ddr_read_write/dma_rd_data[113]} {u_dw_block/u_ddr_read_write/dma_rd_data[114]} {u_dw_block/u_ddr_read_write/dma_rd_data[115]} {u_dw_block/u_ddr_read_write/dma_rd_data[116]} {u_dw_block/u_ddr_read_write/dma_rd_data[117]} {u_dw_block/u_ddr_read_write/dma_rd_data[118]} {u_dw_block/u_ddr_read_write/dma_rd_data[119]} {u_dw_block/u_ddr_read_write/dma_rd_data[120]} {u_dw_block/u_ddr_read_write/dma_rd_data[121]} {u_dw_block/u_ddr_read_write/dma_rd_data[122]} {u_dw_block/u_ddr_read_write/dma_rd_data[123]} {u_dw_block/u_ddr_read_write/dma_rd_data[124]} {u_dw_block/u_ddr_read_write/dma_rd_data[125]} {u_dw_block/u_ddr_read_write/dma_rd_data[126]} {u_dw_block/u_ddr_read_write/dma_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_dw_block/cur_s[0]} {u_dw_block/cur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_size[0]} {u_dw_block/u_ddr_read_write/dma_rd_size[1]} {u_dw_block/u_ddr_read_write/dma_rd_size[2]} {u_dw_block/u_ddr_read_write/dma_rd_size[3]} {u_dw_block/u_ddr_read_write/dma_rd_size[4]} {u_dw_block/u_ddr_read_write/dma_rd_size[5]} {u_dw_block/u_ddr_read_write/dma_rd_size[6]} {u_dw_block/u_ddr_read_write/dma_rd_size[7]} {u_dw_block/u_ddr_read_write/dma_rd_size[8]} {u_dw_block/u_ddr_read_write/dma_rd_size[9]} {u_dw_block/u_ddr_read_write/dma_rd_size[10]} {u_dw_block/u_ddr_read_write/dma_rd_size[11]} {u_dw_block/u_ddr_read_write/dma_rd_size[12]} {u_dw_block/u_ddr_read_write/dma_rd_size[13]} {u_dw_block/u_ddr_read_write/dma_rd_size[14]} {u_dw_block/u_ddr_read_write/dma_rd_size[15]} {u_dw_block/u_ddr_read_write/dma_rd_size[16]} {u_dw_block/u_ddr_read_write/dma_rd_size[17]} {u_dw_block/u_ddr_read_write/dma_rd_size[18]} {u_dw_block/u_ddr_read_write/dma_rd_size[19]} {u_dw_block/u_ddr_read_write/dma_rd_size[20]} {u_dw_block/u_ddr_read_write/dma_rd_size[21]} {u_dw_block/u_ddr_read_write/dma_rd_size[22]} {u_dw_block/u_ddr_read_write/dma_rd_size[23]} {u_dw_block/u_ddr_read_write/dma_rd_size[24]} {u_dw_block/u_ddr_read_write/dma_rd_size[25]} {u_dw_block/u_ddr_read_write/dma_rd_size[26]} {u_dw_block/u_ddr_read_write/dma_rd_size[27]} {u_dw_block/u_ddr_read_write/dma_rd_size[28]} {u_dw_block/u_ddr_read_write/dma_rd_size[29]} {u_dw_block/u_ddr_read_write/dma_rd_size[30]} {u_dw_block/u_ddr_read_write/dma_rd_size[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_areq ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_last ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list u_dw_block/u_ddr_read_write/merge_wr_rdy ]]
save_constraints
launch_runs impl_1_copy_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 5798.203 ; gain = 10.023
[Fri Aug 19 18:46:25 2022] Launched impl_1_copy_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 5798.203 ; gain = 12.469
close_design
open_run impl_1_copy_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5798.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5997.234 ; gain = 1.785
Restored from archive | CPU: 14.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5997.234 ; gain = 1.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 5997.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 777 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 476 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 256 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 6128.051 ; gain = 329.848
open_report: Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 6475.074 ; gain = 224.031
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 6584.277 ; gain = 67.438
write_hw_platform -fixed -include_bit -force -file C:/Users/wwwka/Desktop/my_cnn/denoise/ccnn_top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/wwwka/Desktop/my_cnn/denoise/ccnn_top.xsa ...
ERROR: [Common 17-70] Application Exception: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
launch_runs impl_1_copy_1 -to_step write_bitstream -jobs 6
[Fri Aug 19 21:53:25 2022] Launched impl_1_copy_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_cw'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.dcp' for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/weight_inc_0_conv.dcp' for cell 'u_dw_block/u_weight/wei'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/result.dcp' for cell 'u_result_block/u_r'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_MSXBO_FDMA_0_0/system_MSXBO_FDMA_0_0.dcp' for cell 'u_system_wrapper/system_i/MSXBO_FDMA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.dcp' for cell 'u_system_wrapper/system_i/rst_ps8_0_213M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.dcp' for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 7060.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:14]
Finished Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 7336.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 256 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 37 instances

open_run: Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 7336.094 ; gain = 327.949
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Aug 19 21:59:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7336.094 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7336.094 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-2-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_cw'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.dcp' for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/weight_inc_0_conv/weight_inc_0_conv.dcp' for cell 'u_dw_block/u_weight/wei'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/result/result.dcp' for cell 'u_result_block/u_r'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_MSXBO_FDMA_0_0/system_MSXBO_FDMA_0_0.dcp' for cell 'u_system_wrapper/system_i/MSXBO_FDMA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.dcp' for cell 'u_system_wrapper/system_i/rst_ps8_0_213M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.dcp' for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7336.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2693 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[0]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[1]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[2]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[3]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[4]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[5]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[6]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[7]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[8]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[9]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[10]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[11]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[12]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[13]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[14]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[15]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[16]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[17]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[18]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[19]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[20]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[21]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[22]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[23]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[24]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[25]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[26]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[27]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[28]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[29]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[30]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[31]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[32]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[33]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[34]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[35]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[36]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[37]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[38]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[39]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[40]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[41]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[42]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[43]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[44]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[45]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[46]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[47]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[48]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[49]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[50]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[51]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[52]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[53]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[54]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[55]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[56]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[57]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[58]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[59]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[60]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[61]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[62]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[63]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[64]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[65]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[66]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[67]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[68]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[69]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[70]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[71]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[72]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[73]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[74]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[75]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[76]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[77]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[78]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[79]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[80]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[81]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[82]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[83]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[84]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[85]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[86]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[87]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[88]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[89]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[90]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[91]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[92]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[93]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[94]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[95]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[96]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[97]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[98]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-507] No nets matched 'u_dw_block/u_ddr_read_write/fifo_rd_data[99]'. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:8]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:9]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:12]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc:14]
Finished Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_result_block/u_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 7336.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 256 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 37 instances

open_run: Time (s): cpu = 00:01:16 ; elapsed = 00:00:56 . Memory (MB): peak = 7336.094 ; gain = 0.000
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_rcur_s[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_rcur_s[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[35]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[31]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[29]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[26]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_merge_wr_rdy'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[30]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[33]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[27]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[32]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[25]'; it was auto-generated for Vivado debug.
show_objects: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7336.094 ; gain = 0.000
INFO: [Common 17-344] 'show_objects' was cancelled
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { MARK_DEBUG == "TRUE" } ]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/sources_1/bd/system/system.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'u_system_wrapper/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1_board.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/bd/system/ip/system_rst_ps8_0_213M_1/system_rst_ps8_0_213M_1.xdc] for cell 'u_system_wrapper/system_i/rst_ps8_0_213M/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/fifo_dram/fifo_dram.xdc] for cell 'u_dw_block/u_syn_data_fifo/u_fifo_dram/U0'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_cw/inst'
Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/wwwka/Desktop/my_cnn/denoise/denoise.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_cw/inst'
Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 7336.094 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_cw/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {dma_rd_data[0]} {dma_rd_data[1]} {dma_rd_data[2]} {dma_rd_data[3]} {dma_rd_data[4]} {dma_rd_data[5]} {dma_rd_data[6]} {dma_rd_data[7]} {dma_rd_data[8]} {dma_rd_data[9]} {dma_rd_data[10]} {dma_rd_data[11]} {dma_rd_data[12]} {dma_rd_data[13]} {dma_rd_data[14]} {dma_rd_data[15]} {dma_rd_data[16]} {dma_rd_data[17]} {dma_rd_data[18]} {dma_rd_data[19]} {dma_rd_data[20]} {dma_rd_data[21]} {dma_rd_data[22]} {dma_rd_data[23]} {dma_rd_data[24]} {dma_rd_data[25]} {dma_rd_data[26]} {dma_rd_data[27]} {dma_rd_data[28]} {dma_rd_data[29]} {dma_rd_data[30]} {dma_rd_data[31]} {dma_rd_data[32]} {dma_rd_data[33]} {dma_rd_data[34]} {dma_rd_data[35]} {dma_rd_data[36]} {dma_rd_data[37]} {dma_rd_data[38]} {dma_rd_data[39]} {dma_rd_data[40]} {dma_rd_data[41]} {dma_rd_data[42]} {dma_rd_data[43]} {dma_rd_data[44]} {dma_rd_data[45]} {dma_rd_data[46]} {dma_rd_data[47]} {dma_rd_data[48]} {dma_rd_data[49]} {dma_rd_data[50]} {dma_rd_data[51]} {dma_rd_data[52]} {dma_rd_data[53]} {dma_rd_data[54]} {dma_rd_data[55]} {dma_rd_data[56]} {dma_rd_data[57]} {dma_rd_data[58]} {dma_rd_data[59]} {dma_rd_data[60]} {dma_rd_data[61]} {dma_rd_data[62]} {dma_rd_data[63]} {dma_rd_data[64]} {dma_rd_data[65]} {dma_rd_data[66]} {dma_rd_data[67]} {dma_rd_data[68]} {dma_rd_data[69]} {dma_rd_data[70]} {dma_rd_data[71]} {dma_rd_data[72]} {dma_rd_data[73]} {dma_rd_data[74]} {dma_rd_data[75]} {dma_rd_data[76]} {dma_rd_data[77]} {dma_rd_data[78]} {dma_rd_data[79]} {dma_rd_data[80]} {dma_rd_data[81]} {dma_rd_data[82]} {dma_rd_data[83]} {dma_rd_data[84]} {dma_rd_data[85]} {dma_rd_data[86]} {dma_rd_data[87]} {dma_rd_data[88]} {dma_rd_data[89]} {dma_rd_data[90]} {dma_rd_data[91]} {dma_rd_data[92]} {dma_rd_data[93]} {dma_rd_data[94]} {dma_rd_data[95]} {dma_rd_data[96]} {dma_rd_data[97]} {dma_rd_data[98]} {dma_rd_data[99]} {dma_rd_data[100]} {dma_rd_data[101]} {dma_rd_data[102]} {dma_rd_data[103]} {dma_rd_data[104]} {dma_rd_data[105]} {dma_rd_data[106]} {dma_rd_data[107]} {dma_rd_data[108]} {dma_rd_data[109]} {dma_rd_data[110]} {dma_rd_data[111]} {dma_rd_data[112]} {dma_rd_data[113]} {dma_rd_data[114]} {dma_rd_data[115]} {dma_rd_data[116]} {dma_rd_data[117]} {dma_rd_data[118]} {dma_rd_data[119]} {dma_rd_data[120]} {dma_rd_data[121]} {dma_rd_data[122]} {dma_rd_data[123]} {dma_rd_data[124]} {dma_rd_data[125]} {dma_rd_data[126]} {dma_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_size[0]} {u_dw_block/u_ddr_read_write/dma_rd_size[1]} {u_dw_block/u_ddr_read_write/dma_rd_size[2]} {u_dw_block/u_ddr_read_write/dma_rd_size[3]} {u_dw_block/u_ddr_read_write/dma_rd_size[4]} {u_dw_block/u_ddr_read_write/dma_rd_size[5]} {u_dw_block/u_ddr_read_write/dma_rd_size[6]} {u_dw_block/u_ddr_read_write/dma_rd_size[7]} {u_dw_block/u_ddr_read_write/dma_rd_size[8]} {u_dw_block/u_ddr_read_write/dma_rd_size[9]} {u_dw_block/u_ddr_read_write/dma_rd_size[10]} {u_dw_block/u_ddr_read_write/dma_rd_size[11]} {u_dw_block/u_ddr_read_write/dma_rd_size[12]} {u_dw_block/u_ddr_read_write/dma_rd_size[13]} {u_dw_block/u_ddr_read_write/dma_rd_size[14]} {u_dw_block/u_ddr_read_write/dma_rd_size[15]} {u_dw_block/u_ddr_read_write/dma_rd_size[16]} {u_dw_block/u_ddr_read_write/dma_rd_size[17]} {u_dw_block/u_ddr_read_write/dma_rd_size[18]} {u_dw_block/u_ddr_read_write/dma_rd_size[19]} {u_dw_block/u_ddr_read_write/dma_rd_size[20]} {u_dw_block/u_ddr_read_write/dma_rd_size[21]} {u_dw_block/u_ddr_read_write/dma_rd_size[22]} {u_dw_block/u_ddr_read_write/dma_rd_size[23]} {u_dw_block/u_ddr_read_write/dma_rd_size[24]} {u_dw_block/u_ddr_read_write/dma_rd_size[25]} {u_dw_block/u_ddr_read_write/dma_rd_size[26]} {u_dw_block/u_ddr_read_write/dma_rd_size[27]} {u_dw_block/u_ddr_read_write/dma_rd_size[28]} {u_dw_block/u_ddr_read_write/dma_rd_size[29]} {u_dw_block/u_ddr_read_write/dma_rd_size[30]} {u_dw_block/u_ddr_read_write/dma_rd_size[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_dw_block/u_ddr_read_write/cur_s[0]} {u_dw_block/u_ddr_read_write/cur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_addr[0]} {u_dw_block/u_ddr_read_write/dma_rd_addr[1]} {u_dw_block/u_ddr_read_write/dma_rd_addr[2]} {u_dw_block/u_ddr_read_write/dma_rd_addr[3]} {u_dw_block/u_ddr_read_write/dma_rd_addr[4]} {u_dw_block/u_ddr_read_write/dma_rd_addr[5]} {u_dw_block/u_ddr_read_write/dma_rd_addr[6]} {u_dw_block/u_ddr_read_write/dma_rd_addr[7]} {u_dw_block/u_ddr_read_write/dma_rd_addr[8]} {u_dw_block/u_ddr_read_write/dma_rd_addr[9]} {u_dw_block/u_ddr_read_write/dma_rd_addr[10]} {u_dw_block/u_ddr_read_write/dma_rd_addr[11]} {u_dw_block/u_ddr_read_write/dma_rd_addr[12]} {u_dw_block/u_ddr_read_write/dma_rd_addr[13]} {u_dw_block/u_ddr_read_write/dma_rd_addr[14]} {u_dw_block/u_ddr_read_write/dma_rd_addr[15]} {u_dw_block/u_ddr_read_write/dma_rd_addr[16]} {u_dw_block/u_ddr_read_write/dma_rd_addr[17]} {u_dw_block/u_ddr_read_write/dma_rd_addr[18]} {u_dw_block/u_ddr_read_write/dma_rd_addr[19]} {u_dw_block/u_ddr_read_write/dma_rd_addr[20]} {u_dw_block/u_ddr_read_write/dma_rd_addr[21]} {u_dw_block/u_ddr_read_write/dma_rd_addr[22]} {u_dw_block/u_ddr_read_write/dma_rd_addr[23]} {u_dw_block/u_ddr_read_write/dma_rd_addr[24]} {u_dw_block/u_ddr_read_write/dma_rd_addr[25]} {u_dw_block/u_ddr_read_write/dma_rd_addr[26]} {u_dw_block/u_ddr_read_write/dma_rd_addr[27]} {u_dw_block/u_ddr_read_write/dma_rd_addr[28]} {u_dw_block/u_ddr_read_write/dma_rd_addr[29]} {u_dw_block/u_ddr_read_write/dma_rd_addr[30]} {u_dw_block/u_ddr_read_write/dma_rd_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_dw_block/u_ddr_read_write/rcur_s[0]} {u_dw_block/u_ddr_read_write/rcur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_dw_block/cur_s[0]} {u_dw_block/cur_s[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 512 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_dw_block/u_syn_data_fifo/dout[0]} {u_dw_block/u_syn_data_fifo/dout[1]} {u_dw_block/u_syn_data_fifo/dout[2]} {u_dw_block/u_syn_data_fifo/dout[3]} {u_dw_block/u_syn_data_fifo/dout[4]} {u_dw_block/u_syn_data_fifo/dout[5]} {u_dw_block/u_syn_data_fifo/dout[6]} {u_dw_block/u_syn_data_fifo/dout[7]} {u_dw_block/u_syn_data_fifo/dout[8]} {u_dw_block/u_syn_data_fifo/dout[9]} {u_dw_block/u_syn_data_fifo/dout[10]} {u_dw_block/u_syn_data_fifo/dout[11]} {u_dw_block/u_syn_data_fifo/dout[12]} {u_dw_block/u_syn_data_fifo/dout[13]} {u_dw_block/u_syn_data_fifo/dout[14]} {u_dw_block/u_syn_data_fifo/dout[15]} {u_dw_block/u_syn_data_fifo/dout[16]} {u_dw_block/u_syn_data_fifo/dout[17]} {u_dw_block/u_syn_data_fifo/dout[18]} {u_dw_block/u_syn_data_fifo/dout[19]} {u_dw_block/u_syn_data_fifo/dout[20]} {u_dw_block/u_syn_data_fifo/dout[21]} {u_dw_block/u_syn_data_fifo/dout[22]} {u_dw_block/u_syn_data_fifo/dout[23]} {u_dw_block/u_syn_data_fifo/dout[24]} {u_dw_block/u_syn_data_fifo/dout[25]} {u_dw_block/u_syn_data_fifo/dout[26]} {u_dw_block/u_syn_data_fifo/dout[27]} {u_dw_block/u_syn_data_fifo/dout[28]} {u_dw_block/u_syn_data_fifo/dout[29]} {u_dw_block/u_syn_data_fifo/dout[30]} {u_dw_block/u_syn_data_fifo/dout[31]} {u_dw_block/u_syn_data_fifo/dout[32]} {u_dw_block/u_syn_data_fifo/dout[33]} {u_dw_block/u_syn_data_fifo/dout[34]} {u_dw_block/u_syn_data_fifo/dout[35]} {u_dw_block/u_syn_data_fifo/dout[36]} {u_dw_block/u_syn_data_fifo/dout[37]} {u_dw_block/u_syn_data_fifo/dout[38]} {u_dw_block/u_syn_data_fifo/dout[39]} {u_dw_block/u_syn_data_fifo/dout[40]} {u_dw_block/u_syn_data_fifo/dout[41]} {u_dw_block/u_syn_data_fifo/dout[42]} {u_dw_block/u_syn_data_fifo/dout[43]} {u_dw_block/u_syn_data_fifo/dout[44]} {u_dw_block/u_syn_data_fifo/dout[45]} {u_dw_block/u_syn_data_fifo/dout[46]} {u_dw_block/u_syn_data_fifo/dout[47]} {u_dw_block/u_syn_data_fifo/dout[48]} {u_dw_block/u_syn_data_fifo/dout[49]} {u_dw_block/u_syn_data_fifo/dout[50]} {u_dw_block/u_syn_data_fifo/dout[51]} {u_dw_block/u_syn_data_fifo/dout[52]} {u_dw_block/u_syn_data_fifo/dout[53]} {u_dw_block/u_syn_data_fifo/dout[54]} {u_dw_block/u_syn_data_fifo/dout[55]} {u_dw_block/u_syn_data_fifo/dout[56]} {u_dw_block/u_syn_data_fifo/dout[57]} {u_dw_block/u_syn_data_fifo/dout[58]} {u_dw_block/u_syn_data_fifo/dout[59]} {u_dw_block/u_syn_data_fifo/dout[60]} {u_dw_block/u_syn_data_fifo/dout[61]} {u_dw_block/u_syn_data_fifo/dout[62]} {u_dw_block/u_syn_data_fifo/dout[63]} {u_dw_block/u_syn_data_fifo/dout[64]} {u_dw_block/u_syn_data_fifo/dout[65]} {u_dw_block/u_syn_data_fifo/dout[66]} {u_dw_block/u_syn_data_fifo/dout[67]} {u_dw_block/u_syn_data_fifo/dout[68]} {u_dw_block/u_syn_data_fifo/dout[69]} {u_dw_block/u_syn_data_fifo/dout[70]} {u_dw_block/u_syn_data_fifo/dout[71]} {u_dw_block/u_syn_data_fifo/dout[72]} {u_dw_block/u_syn_data_fifo/dout[73]} {u_dw_block/u_syn_data_fifo/dout[74]} {u_dw_block/u_syn_data_fifo/dout[75]} {u_dw_block/u_syn_data_fifo/dout[76]} {u_dw_block/u_syn_data_fifo/dout[77]} {u_dw_block/u_syn_data_fifo/dout[78]} {u_dw_block/u_syn_data_fifo/dout[79]} {u_dw_block/u_syn_data_fifo/dout[80]} {u_dw_block/u_syn_data_fifo/dout[81]} {u_dw_block/u_syn_data_fifo/dout[82]} {u_dw_block/u_syn_data_fifo/dout[83]} {u_dw_block/u_syn_data_fifo/dout[84]} {u_dw_block/u_syn_data_fifo/dout[85]} {u_dw_block/u_syn_data_fifo/dout[86]} {u_dw_block/u_syn_data_fifo/dout[87]} {u_dw_block/u_syn_data_fifo/dout[88]} {u_dw_block/u_syn_data_fifo/dout[89]} {u_dw_block/u_syn_data_fifo/dout[90]} {u_dw_block/u_syn_data_fifo/dout[91]} {u_dw_block/u_syn_data_fifo/dout[92]} {u_dw_block/u_syn_data_fifo/dout[93]} {u_dw_block/u_syn_data_fifo/dout[94]} {u_dw_block/u_syn_data_fifo/dout[95]} {u_dw_block/u_syn_data_fifo/dout[96]} {u_dw_block/u_syn_data_fifo/dout[97]} {u_dw_block/u_syn_data_fifo/dout[98]} {u_dw_block/u_syn_data_fifo/dout[99]} {u_dw_block/u_syn_data_fifo/dout[100]} {u_dw_block/u_syn_data_fifo/dout[101]} {u_dw_block/u_syn_data_fifo/dout[102]} {u_dw_block/u_syn_data_fifo/dout[103]} {u_dw_block/u_syn_data_fifo/dout[104]} {u_dw_block/u_syn_data_fifo/dout[105]} {u_dw_block/u_syn_data_fifo/dout[106]} {u_dw_block/u_syn_data_fifo/dout[107]} {u_dw_block/u_syn_data_fifo/dout[108]} {u_dw_block/u_syn_data_fifo/dout[109]} {u_dw_block/u_syn_data_fifo/dout[110]} {u_dw_block/u_syn_data_fifo/dout[111]} {u_dw_block/u_syn_data_fifo/dout[112]} {u_dw_block/u_syn_data_fifo/dout[113]} {u_dw_block/u_syn_data_fifo/dout[114]} {u_dw_block/u_syn_data_fifo/dout[115]} {u_dw_block/u_syn_data_fifo/dout[116]} {u_dw_block/u_syn_data_fifo/dout[117]} {u_dw_block/u_syn_data_fifo/dout[118]} {u_dw_block/u_syn_data_fifo/dout[119]} {u_dw_block/u_syn_data_fifo/dout[120]} {u_dw_block/u_syn_data_fifo/dout[121]} {u_dw_block/u_syn_data_fifo/dout[122]} {u_dw_block/u_syn_data_fifo/dout[123]} {u_dw_block/u_syn_data_fifo/dout[124]} {u_dw_block/u_syn_data_fifo/dout[125]} {u_dw_block/u_syn_data_fifo/dout[126]} {u_dw_block/u_syn_data_fifo/dout[127]} {u_dw_block/u_syn_data_fifo/dout[128]} {u_dw_block/u_syn_data_fifo/dout[129]} {u_dw_block/u_syn_data_fifo/dout[130]} {u_dw_block/u_syn_data_fifo/dout[131]} {u_dw_block/u_syn_data_fifo/dout[132]} {u_dw_block/u_syn_data_fifo/dout[133]} {u_dw_block/u_syn_data_fifo/dout[134]} {u_dw_block/u_syn_data_fifo/dout[135]} {u_dw_block/u_syn_data_fifo/dout[136]} {u_dw_block/u_syn_data_fifo/dout[137]} {u_dw_block/u_syn_data_fifo/dout[138]} {u_dw_block/u_syn_data_fifo/dout[139]} {u_dw_block/u_syn_data_fifo/dout[140]} {u_dw_block/u_syn_data_fifo/dout[141]} {u_dw_block/u_syn_data_fifo/dout[142]} {u_dw_block/u_syn_data_fifo/dout[143]} {u_dw_block/u_syn_data_fifo/dout[144]} {u_dw_block/u_syn_data_fifo/dout[145]} {u_dw_block/u_syn_data_fifo/dout[146]} {u_dw_block/u_syn_data_fifo/dout[147]} {u_dw_block/u_syn_data_fifo/dout[148]} {u_dw_block/u_syn_data_fifo/dout[149]} {u_dw_block/u_syn_data_fifo/dout[150]} {u_dw_block/u_syn_data_fifo/dout[151]} {u_dw_block/u_syn_data_fifo/dout[152]} {u_dw_block/u_syn_data_fifo/dout[153]} {u_dw_block/u_syn_data_fifo/dout[154]} {u_dw_block/u_syn_data_fifo/dout[155]} {u_dw_block/u_syn_data_fifo/dout[156]} {u_dw_block/u_syn_data_fifo/dout[157]} {u_dw_block/u_syn_data_fifo/dout[158]} {u_dw_block/u_syn_data_fifo/dout[159]} {u_dw_block/u_syn_data_fifo/dout[160]} {u_dw_block/u_syn_data_fifo/dout[161]} {u_dw_block/u_syn_data_fifo/dout[162]} {u_dw_block/u_syn_data_fifo/dout[163]} {u_dw_block/u_syn_data_fifo/dout[164]} {u_dw_block/u_syn_data_fifo/dout[165]} {u_dw_block/u_syn_data_fifo/dout[166]} {u_dw_block/u_syn_data_fifo/dout[167]} {u_dw_block/u_syn_data_fifo/dout[168]} {u_dw_block/u_syn_data_fifo/dout[169]} {u_dw_block/u_syn_data_fifo/dout[170]} {u_dw_block/u_syn_data_fifo/dout[171]} {u_dw_block/u_syn_data_fifo/dout[172]} {u_dw_block/u_syn_data_fifo/dout[173]} {u_dw_block/u_syn_data_fifo/dout[174]} {u_dw_block/u_syn_data_fifo/dout[175]} {u_dw_block/u_syn_data_fifo/dout[176]} {u_dw_block/u_syn_data_fifo/dout[177]} {u_dw_block/u_syn_data_fifo/dout[178]} {u_dw_block/u_syn_data_fifo/dout[179]} {u_dw_block/u_syn_data_fifo/dout[180]} {u_dw_block/u_syn_data_fifo/dout[181]} {u_dw_block/u_syn_data_fifo/dout[182]} {u_dw_block/u_syn_data_fifo/dout[183]} {u_dw_block/u_syn_data_fifo/dout[184]} {u_dw_block/u_syn_data_fifo/dout[185]} {u_dw_block/u_syn_data_fifo/dout[186]} {u_dw_block/u_syn_data_fifo/dout[187]} {u_dw_block/u_syn_data_fifo/dout[188]} {u_dw_block/u_syn_data_fifo/dout[189]} {u_dw_block/u_syn_data_fifo/dout[190]} {u_dw_block/u_syn_data_fifo/dout[191]} {u_dw_block/u_syn_data_fifo/dout[192]} {u_dw_block/u_syn_data_fifo/dout[193]} {u_dw_block/u_syn_data_fifo/dout[194]} {u_dw_block/u_syn_data_fifo/dout[195]} {u_dw_block/u_syn_data_fifo/dout[196]} {u_dw_block/u_syn_data_fifo/dout[197]} {u_dw_block/u_syn_data_fifo/dout[198]} {u_dw_block/u_syn_data_fifo/dout[199]} {u_dw_block/u_syn_data_fifo/dout[200]} {u_dw_block/u_syn_data_fifo/dout[201]} {u_dw_block/u_syn_data_fifo/dout[202]} {u_dw_block/u_syn_data_fifo/dout[203]} {u_dw_block/u_syn_data_fifo/dout[204]} {u_dw_block/u_syn_data_fifo/dout[205]} {u_dw_block/u_syn_data_fifo/dout[206]} {u_dw_block/u_syn_data_fifo/dout[207]} {u_dw_block/u_syn_data_fifo/dout[208]} {u_dw_block/u_syn_data_fifo/dout[209]} {u_dw_block/u_syn_data_fifo/dout[210]} {u_dw_block/u_syn_data_fifo/dout[211]} {u_dw_block/u_syn_data_fifo/dout[212]} {u_dw_block/u_syn_data_fifo/dout[213]} {u_dw_block/u_syn_data_fifo/dout[214]} {u_dw_block/u_syn_data_fifo/dout[215]} {u_dw_block/u_syn_data_fifo/dout[216]} {u_dw_block/u_syn_data_fifo/dout[217]} {u_dw_block/u_syn_data_fifo/dout[218]} {u_dw_block/u_syn_data_fifo/dout[219]} {u_dw_block/u_syn_data_fifo/dout[220]} {u_dw_block/u_syn_data_fifo/dout[221]} {u_dw_block/u_syn_data_fifo/dout[222]} {u_dw_block/u_syn_data_fifo/dout[223]} {u_dw_block/u_syn_data_fifo/dout[224]} {u_dw_block/u_syn_data_fifo/dout[225]} {u_dw_block/u_syn_data_fifo/dout[226]} {u_dw_block/u_syn_data_fifo/dout[227]} {u_dw_block/u_syn_data_fifo/dout[228]} {u_dw_block/u_syn_data_fifo/dout[229]} {u_dw_block/u_syn_data_fifo/dout[230]} {u_dw_block/u_syn_data_fifo/dout[231]} {u_dw_block/u_syn_data_fifo/dout[232]} {u_dw_block/u_syn_data_fifo/dout[233]} {u_dw_block/u_syn_data_fifo/dout[234]} {u_dw_block/u_syn_data_fifo/dout[235]} {u_dw_block/u_syn_data_fifo/dout[236]} {u_dw_block/u_syn_data_fifo/dout[237]} {u_dw_block/u_syn_data_fifo/dout[238]} {u_dw_block/u_syn_data_fifo/dout[239]} {u_dw_block/u_syn_data_fifo/dout[240]} {u_dw_block/u_syn_data_fifo/dout[241]} {u_dw_block/u_syn_data_fifo/dout[242]} {u_dw_block/u_syn_data_fifo/dout[243]} {u_dw_block/u_syn_data_fifo/dout[244]} {u_dw_block/u_syn_data_fifo/dout[245]} {u_dw_block/u_syn_data_fifo/dout[246]} {u_dw_block/u_syn_data_fifo/dout[247]} {u_dw_block/u_syn_data_fifo/dout[248]} {u_dw_block/u_syn_data_fifo/dout[249]} {u_dw_block/u_syn_data_fifo/dout[250]} {u_dw_block/u_syn_data_fifo/dout[251]} {u_dw_block/u_syn_data_fifo/dout[252]} {u_dw_block/u_syn_data_fifo/dout[253]} {u_dw_block/u_syn_data_fifo/dout[254]} {u_dw_block/u_syn_data_fifo/dout[255]} {u_dw_block/u_syn_data_fifo/dout[256]} {u_dw_block/u_syn_data_fifo/dout[257]} {u_dw_block/u_syn_data_fifo/dout[258]} {u_dw_block/u_syn_data_fifo/dout[259]} {u_dw_block/u_syn_data_fifo/dout[260]} {u_dw_block/u_syn_data_fifo/dout[261]} {u_dw_block/u_syn_data_fifo/dout[262]} {u_dw_block/u_syn_data_fifo/dout[263]} {u_dw_block/u_syn_data_fifo/dout[264]} {u_dw_block/u_syn_data_fifo/dout[265]} {u_dw_block/u_syn_data_fifo/dout[266]} {u_dw_block/u_syn_data_fifo/dout[267]} {u_dw_block/u_syn_data_fifo/dout[268]} {u_dw_block/u_syn_data_fifo/dout[269]} {u_dw_block/u_syn_data_fifo/dout[270]} {u_dw_block/u_syn_data_fifo/dout[271]} {u_dw_block/u_syn_data_fifo/dout[272]} {u_dw_block/u_syn_data_fifo/dout[273]} {u_dw_block/u_syn_data_fifo/dout[274]} {u_dw_block/u_syn_data_fifo/dout[275]} {u_dw_block/u_syn_data_fifo/dout[276]} {u_dw_block/u_syn_data_fifo/dout[277]} {u_dw_block/u_syn_data_fifo/dout[278]} {u_dw_block/u_syn_data_fifo/dout[279]} {u_dw_block/u_syn_data_fifo/dout[280]} {u_dw_block/u_syn_data_fifo/dout[281]} {u_dw_block/u_syn_data_fifo/dout[282]} {u_dw_block/u_syn_data_fifo/dout[283]} {u_dw_block/u_syn_data_fifo/dout[284]} {u_dw_block/u_syn_data_fifo/dout[285]} {u_dw_block/u_syn_data_fifo/dout[286]} {u_dw_block/u_syn_data_fifo/dout[287]} {u_dw_block/u_syn_data_fifo/dout[288]} {u_dw_block/u_syn_data_fifo/dout[289]} {u_dw_block/u_syn_data_fifo/dout[290]} {u_dw_block/u_syn_data_fifo/dout[291]} {u_dw_block/u_syn_data_fifo/dout[292]} {u_dw_block/u_syn_data_fifo/dout[293]} {u_dw_block/u_syn_data_fifo/dout[294]} {u_dw_block/u_syn_data_fifo/dout[295]} {u_dw_block/u_syn_data_fifo/dout[296]} {u_dw_block/u_syn_data_fifo/dout[297]} {u_dw_block/u_syn_data_fifo/dout[298]} {u_dw_block/u_syn_data_fifo/dout[299]} {u_dw_block/u_syn_data_fifo/dout[300]} {u_dw_block/u_syn_data_fifo/dout[301]} {u_dw_block/u_syn_data_fifo/dout[302]} {u_dw_block/u_syn_data_fifo/dout[303]} {u_dw_block/u_syn_data_fifo/dout[304]} {u_dw_block/u_syn_data_fifo/dout[305]} {u_dw_block/u_syn_data_fifo/dout[306]} {u_dw_block/u_syn_data_fifo/dout[307]} {u_dw_block/u_syn_data_fifo/dout[308]} {u_dw_block/u_syn_data_fifo/dout[309]} {u_dw_block/u_syn_data_fifo/dout[310]} {u_dw_block/u_syn_data_fifo/dout[311]} {u_dw_block/u_syn_data_fifo/dout[312]} {u_dw_block/u_syn_data_fifo/dout[313]} {u_dw_block/u_syn_data_fifo/dout[314]} {u_dw_block/u_syn_data_fifo/dout[315]} {u_dw_block/u_syn_data_fifo/dout[316]} {u_dw_block/u_syn_data_fifo/dout[317]} {u_dw_block/u_syn_data_fifo/dout[318]} {u_dw_block/u_syn_data_fifo/dout[319]} {u_dw_block/u_syn_data_fifo/dout[320]} {u_dw_block/u_syn_data_fifo/dout[321]} {u_dw_block/u_syn_data_fifo/dout[322]} {u_dw_block/u_syn_data_fifo/dout[323]} {u_dw_block/u_syn_data_fifo/dout[324]} {u_dw_block/u_syn_data_fifo/dout[325]} {u_dw_block/u_syn_data_fifo/dout[326]} {u_dw_block/u_syn_data_fifo/dout[327]} {u_dw_block/u_syn_data_fifo/dout[328]} {u_dw_block/u_syn_data_fifo/dout[329]} {u_dw_block/u_syn_data_fifo/dout[330]} {u_dw_block/u_syn_data_fifo/dout[331]} {u_dw_block/u_syn_data_fifo/dout[332]} {u_dw_block/u_syn_data_fifo/dout[333]} {u_dw_block/u_syn_data_fifo/dout[334]} {u_dw_block/u_syn_data_fifo/dout[335]} {u_dw_block/u_syn_data_fifo/dout[336]} {u_dw_block/u_syn_data_fifo/dout[337]} {u_dw_block/u_syn_data_fifo/dout[338]} {u_dw_block/u_syn_data_fifo/dout[339]} {u_dw_block/u_syn_data_fifo/dout[340]} {u_dw_block/u_syn_data_fifo/dout[341]} {u_dw_block/u_syn_data_fifo/dout[342]} {u_dw_block/u_syn_data_fifo/dout[343]} {u_dw_block/u_syn_data_fifo/dout[344]} {u_dw_block/u_syn_data_fifo/dout[345]} {u_dw_block/u_syn_data_fifo/dout[346]} {u_dw_block/u_syn_data_fifo/dout[347]} {u_dw_block/u_syn_data_fifo/dout[348]} {u_dw_block/u_syn_data_fifo/dout[349]} {u_dw_block/u_syn_data_fifo/dout[350]} {u_dw_block/u_syn_data_fifo/dout[351]} {u_dw_block/u_syn_data_fifo/dout[352]} {u_dw_block/u_syn_data_fifo/dout[353]} {u_dw_block/u_syn_data_fifo/dout[354]} {u_dw_block/u_syn_data_fifo/dout[355]} {u_dw_block/u_syn_data_fifo/dout[356]} {u_dw_block/u_syn_data_fifo/dout[357]} {u_dw_block/u_syn_data_fifo/dout[358]} {u_dw_block/u_syn_data_fifo/dout[359]} {u_dw_block/u_syn_data_fifo/dout[360]} {u_dw_block/u_syn_data_fifo/dout[361]} {u_dw_block/u_syn_data_fifo/dout[362]} {u_dw_block/u_syn_data_fifo/dout[363]} {u_dw_block/u_syn_data_fifo/dout[364]} {u_dw_block/u_syn_data_fifo/dout[365]} {u_dw_block/u_syn_data_fifo/dout[366]} {u_dw_block/u_syn_data_fifo/dout[367]} {u_dw_block/u_syn_data_fifo/dout[368]} {u_dw_block/u_syn_data_fifo/dout[369]} {u_dw_block/u_syn_data_fifo/dout[370]} {u_dw_block/u_syn_data_fifo/dout[371]} {u_dw_block/u_syn_data_fifo/dout[372]} {u_dw_block/u_syn_data_fifo/dout[373]} {u_dw_block/u_syn_data_fifo/dout[374]} {u_dw_block/u_syn_data_fifo/dout[375]} {u_dw_block/u_syn_data_fifo/dout[376]} {u_dw_block/u_syn_data_fifo/dout[377]} {u_dw_block/u_syn_data_fifo/dout[378]} {u_dw_block/u_syn_data_fifo/dout[379]} {u_dw_block/u_syn_data_fifo/dout[380]} {u_dw_block/u_syn_data_fifo/dout[381]} {u_dw_block/u_syn_data_fifo/dout[382]} {u_dw_block/u_syn_data_fifo/dout[383]} {u_dw_block/u_syn_data_fifo/dout[384]} {u_dw_block/u_syn_data_fifo/dout[385]} {u_dw_block/u_syn_data_fifo/dout[386]} {u_dw_block/u_syn_data_fifo/dout[387]} {u_dw_block/u_syn_data_fifo/dout[388]} {u_dw_block/u_syn_data_fifo/dout[389]} {u_dw_block/u_syn_data_fifo/dout[390]} {u_dw_block/u_syn_data_fifo/dout[391]} {u_dw_block/u_syn_data_fifo/dout[392]} {u_dw_block/u_syn_data_fifo/dout[393]} {u_dw_block/u_syn_data_fifo/dout[394]} {u_dw_block/u_syn_data_fifo/dout[395]} {u_dw_block/u_syn_data_fifo/dout[396]} {u_dw_block/u_syn_data_fifo/dout[397]} {u_dw_block/u_syn_data_fifo/dout[398]} {u_dw_block/u_syn_data_fifo/dout[399]} {u_dw_block/u_syn_data_fifo/dout[400]} {u_dw_block/u_syn_data_fifo/dout[401]} {u_dw_block/u_syn_data_fifo/dout[402]} {u_dw_block/u_syn_data_fifo/dout[403]} {u_dw_block/u_syn_data_fifo/dout[404]} {u_dw_block/u_syn_data_fifo/dout[405]} {u_dw_block/u_syn_data_fifo/dout[406]} {u_dw_block/u_syn_data_fifo/dout[407]} {u_dw_block/u_syn_data_fifo/dout[408]} {u_dw_block/u_syn_data_fifo/dout[409]} {u_dw_block/u_syn_data_fifo/dout[410]} {u_dw_block/u_syn_data_fifo/dout[411]} {u_dw_block/u_syn_data_fifo/dout[412]} {u_dw_block/u_syn_data_fifo/dout[413]} {u_dw_block/u_syn_data_fifo/dout[414]} {u_dw_block/u_syn_data_fifo/dout[415]} {u_dw_block/u_syn_data_fifo/dout[416]} {u_dw_block/u_syn_data_fifo/dout[417]} {u_dw_block/u_syn_data_fifo/dout[418]} {u_dw_block/u_syn_data_fifo/dout[419]} {u_dw_block/u_syn_data_fifo/dout[420]} {u_dw_block/u_syn_data_fifo/dout[421]} {u_dw_block/u_syn_data_fifo/dout[422]} {u_dw_block/u_syn_data_fifo/dout[423]} {u_dw_block/u_syn_data_fifo/dout[424]} {u_dw_block/u_syn_data_fifo/dout[425]} {u_dw_block/u_syn_data_fifo/dout[426]} {u_dw_block/u_syn_data_fifo/dout[427]} {u_dw_block/u_syn_data_fifo/dout[428]} {u_dw_block/u_syn_data_fifo/dout[429]} {u_dw_block/u_syn_data_fifo/dout[430]} {u_dw_block/u_syn_data_fifo/dout[431]} {u_dw_block/u_syn_data_fifo/dout[432]} {u_dw_block/u_syn_data_fifo/dout[433]} {u_dw_block/u_syn_data_fifo/dout[434]} {u_dw_block/u_syn_data_fifo/dout[435]} {u_dw_block/u_syn_data_fifo/dout[436]} {u_dw_block/u_syn_data_fifo/dout[437]} {u_dw_block/u_syn_data_fifo/dout[438]} {u_dw_block/u_syn_data_fifo/dout[439]} {u_dw_block/u_syn_data_fifo/dout[440]} {u_dw_block/u_syn_data_fifo/dout[441]} {u_dw_block/u_syn_data_fifo/dout[442]} {u_dw_block/u_syn_data_fifo/dout[443]} {u_dw_block/u_syn_data_fifo/dout[444]} {u_dw_block/u_syn_data_fifo/dout[445]} {u_dw_block/u_syn_data_fifo/dout[446]} {u_dw_block/u_syn_data_fifo/dout[447]} {u_dw_block/u_syn_data_fifo/dout[448]} {u_dw_block/u_syn_data_fifo/dout[449]} {u_dw_block/u_syn_data_fifo/dout[450]} {u_dw_block/u_syn_data_fifo/dout[451]} {u_dw_block/u_syn_data_fifo/dout[452]} {u_dw_block/u_syn_data_fifo/dout[453]} {u_dw_block/u_syn_data_fifo/dout[454]} {u_dw_block/u_syn_data_fifo/dout[455]} {u_dw_block/u_syn_data_fifo/dout[456]} {u_dw_block/u_syn_data_fifo/dout[457]} {u_dw_block/u_syn_data_fifo/dout[458]} {u_dw_block/u_syn_data_fifo/dout[459]} {u_dw_block/u_syn_data_fifo/dout[460]} {u_dw_block/u_syn_data_fifo/dout[461]} {u_dw_block/u_syn_data_fifo/dout[462]} {u_dw_block/u_syn_data_fifo/dout[463]} {u_dw_block/u_syn_data_fifo/dout[464]} {u_dw_block/u_syn_data_fifo/dout[465]} {u_dw_block/u_syn_data_fifo/dout[466]} {u_dw_block/u_syn_data_fifo/dout[467]} {u_dw_block/u_syn_data_fifo/dout[468]} {u_dw_block/u_syn_data_fifo/dout[469]} {u_dw_block/u_syn_data_fifo/dout[470]} {u_dw_block/u_syn_data_fifo/dout[471]} {u_dw_block/u_syn_data_fifo/dout[472]} {u_dw_block/u_syn_data_fifo/dout[473]} {u_dw_block/u_syn_data_fifo/dout[474]} {u_dw_block/u_syn_data_fifo/dout[475]} {u_dw_block/u_syn_data_fifo/dout[476]} {u_dw_block/u_syn_data_fifo/dout[477]} {u_dw_block/u_syn_data_fifo/dout[478]} {u_dw_block/u_syn_data_fifo/dout[479]} {u_dw_block/u_syn_data_fifo/dout[480]} {u_dw_block/u_syn_data_fifo/dout[481]} {u_dw_block/u_syn_data_fifo/dout[482]} {u_dw_block/u_syn_data_fifo/dout[483]} {u_dw_block/u_syn_data_fifo/dout[484]} {u_dw_block/u_syn_data_fifo/dout[485]} {u_dw_block/u_syn_data_fifo/dout[486]} {u_dw_block/u_syn_data_fifo/dout[487]} {u_dw_block/u_syn_data_fifo/dout[488]} {u_dw_block/u_syn_data_fifo/dout[489]} {u_dw_block/u_syn_data_fifo/dout[490]} {u_dw_block/u_syn_data_fifo/dout[491]} {u_dw_block/u_syn_data_fifo/dout[492]} {u_dw_block/u_syn_data_fifo/dout[493]} {u_dw_block/u_syn_data_fifo/dout[494]} {u_dw_block/u_syn_data_fifo/dout[495]} {u_dw_block/u_syn_data_fifo/dout[496]} {u_dw_block/u_syn_data_fifo/dout[497]} {u_dw_block/u_syn_data_fifo/dout[498]} {u_dw_block/u_syn_data_fifo/dout[499]} {u_dw_block/u_syn_data_fifo/dout[500]} {u_dw_block/u_syn_data_fifo/dout[501]} {u_dw_block/u_syn_data_fifo/dout[502]} {u_dw_block/u_syn_data_fifo/dout[503]} {u_dw_block/u_syn_data_fifo/dout[504]} {u_dw_block/u_syn_data_fifo/dout[505]} {u_dw_block/u_syn_data_fifo/dout[506]} {u_dw_block/u_syn_data_fifo/dout[507]} {u_dw_block/u_syn_data_fifo/dout[508]} {u_dw_block/u_syn_data_fifo/dout[509]} {u_dw_block/u_syn_data_fifo/dout[510]} {u_dw_block/u_syn_data_fifo/dout[511]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_dw_block/u_ddr_read_write/dma_rd_data[0]} {u_dw_block/u_ddr_read_write/dma_rd_data[1]} {u_dw_block/u_ddr_read_write/dma_rd_data[2]} {u_dw_block/u_ddr_read_write/dma_rd_data[3]} {u_dw_block/u_ddr_read_write/dma_rd_data[4]} {u_dw_block/u_ddr_read_write/dma_rd_data[5]} {u_dw_block/u_ddr_read_write/dma_rd_data[6]} {u_dw_block/u_ddr_read_write/dma_rd_data[7]} {u_dw_block/u_ddr_read_write/dma_rd_data[8]} {u_dw_block/u_ddr_read_write/dma_rd_data[9]} {u_dw_block/u_ddr_read_write/dma_rd_data[10]} {u_dw_block/u_ddr_read_write/dma_rd_data[11]} {u_dw_block/u_ddr_read_write/dma_rd_data[12]} {u_dw_block/u_ddr_read_write/dma_rd_data[13]} {u_dw_block/u_ddr_read_write/dma_rd_data[14]} {u_dw_block/u_ddr_read_write/dma_rd_data[15]} {u_dw_block/u_ddr_read_write/dma_rd_data[16]} {u_dw_block/u_ddr_read_write/dma_rd_data[17]} {u_dw_block/u_ddr_read_write/dma_rd_data[18]} {u_dw_block/u_ddr_read_write/dma_rd_data[19]} {u_dw_block/u_ddr_read_write/dma_rd_data[20]} {u_dw_block/u_ddr_read_write/dma_rd_data[21]} {u_dw_block/u_ddr_read_write/dma_rd_data[22]} {u_dw_block/u_ddr_read_write/dma_rd_data[23]} {u_dw_block/u_ddr_read_write/dma_rd_data[24]} {u_dw_block/u_ddr_read_write/dma_rd_data[25]} {u_dw_block/u_ddr_read_write/dma_rd_data[26]} {u_dw_block/u_ddr_read_write/dma_rd_data[27]} {u_dw_block/u_ddr_read_write/dma_rd_data[28]} {u_dw_block/u_ddr_read_write/dma_rd_data[29]} {u_dw_block/u_ddr_read_write/dma_rd_data[30]} {u_dw_block/u_ddr_read_write/dma_rd_data[31]} {u_dw_block/u_ddr_read_write/dma_rd_data[32]} {u_dw_block/u_ddr_read_write/dma_rd_data[33]} {u_dw_block/u_ddr_read_write/dma_rd_data[34]} {u_dw_block/u_ddr_read_write/dma_rd_data[35]} {u_dw_block/u_ddr_read_write/dma_rd_data[36]} {u_dw_block/u_ddr_read_write/dma_rd_data[37]} {u_dw_block/u_ddr_read_write/dma_rd_data[38]} {u_dw_block/u_ddr_read_write/dma_rd_data[39]} {u_dw_block/u_ddr_read_write/dma_rd_data[40]} {u_dw_block/u_ddr_read_write/dma_rd_data[41]} {u_dw_block/u_ddr_read_write/dma_rd_data[42]} {u_dw_block/u_ddr_read_write/dma_rd_data[43]} {u_dw_block/u_ddr_read_write/dma_rd_data[44]} {u_dw_block/u_ddr_read_write/dma_rd_data[45]} {u_dw_block/u_ddr_read_write/dma_rd_data[46]} {u_dw_block/u_ddr_read_write/dma_rd_data[47]} {u_dw_block/u_ddr_read_write/dma_rd_data[48]} {u_dw_block/u_ddr_read_write/dma_rd_data[49]} {u_dw_block/u_ddr_read_write/dma_rd_data[50]} {u_dw_block/u_ddr_read_write/dma_rd_data[51]} {u_dw_block/u_ddr_read_write/dma_rd_data[52]} {u_dw_block/u_ddr_read_write/dma_rd_data[53]} {u_dw_block/u_ddr_read_write/dma_rd_data[54]} {u_dw_block/u_ddr_read_write/dma_rd_data[55]} {u_dw_block/u_ddr_read_write/dma_rd_data[56]} {u_dw_block/u_ddr_read_write/dma_rd_data[57]} {u_dw_block/u_ddr_read_write/dma_rd_data[58]} {u_dw_block/u_ddr_read_write/dma_rd_data[59]} {u_dw_block/u_ddr_read_write/dma_rd_data[60]} {u_dw_block/u_ddr_read_write/dma_rd_data[61]} {u_dw_block/u_ddr_read_write/dma_rd_data[62]} {u_dw_block/u_ddr_read_write/dma_rd_data[63]} {u_dw_block/u_ddr_read_write/dma_rd_data[64]} {u_dw_block/u_ddr_read_write/dma_rd_data[65]} {u_dw_block/u_ddr_read_write/dma_rd_data[66]} {u_dw_block/u_ddr_read_write/dma_rd_data[67]} {u_dw_block/u_ddr_read_write/dma_rd_data[68]} {u_dw_block/u_ddr_read_write/dma_rd_data[69]} {u_dw_block/u_ddr_read_write/dma_rd_data[70]} {u_dw_block/u_ddr_read_write/dma_rd_data[71]} {u_dw_block/u_ddr_read_write/dma_rd_data[72]} {u_dw_block/u_ddr_read_write/dma_rd_data[73]} {u_dw_block/u_ddr_read_write/dma_rd_data[74]} {u_dw_block/u_ddr_read_write/dma_rd_data[75]} {u_dw_block/u_ddr_read_write/dma_rd_data[76]} {u_dw_block/u_ddr_read_write/dma_rd_data[77]} {u_dw_block/u_ddr_read_write/dma_rd_data[78]} {u_dw_block/u_ddr_read_write/dma_rd_data[79]} {u_dw_block/u_ddr_read_write/dma_rd_data[80]} {u_dw_block/u_ddr_read_write/dma_rd_data[81]} {u_dw_block/u_ddr_read_write/dma_rd_data[82]} {u_dw_block/u_ddr_read_write/dma_rd_data[83]} {u_dw_block/u_ddr_read_write/dma_rd_data[84]} {u_dw_block/u_ddr_read_write/dma_rd_data[85]} {u_dw_block/u_ddr_read_write/dma_rd_data[86]} {u_dw_block/u_ddr_read_write/dma_rd_data[87]} {u_dw_block/u_ddr_read_write/dma_rd_data[88]} {u_dw_block/u_ddr_read_write/dma_rd_data[89]} {u_dw_block/u_ddr_read_write/dma_rd_data[90]} {u_dw_block/u_ddr_read_write/dma_rd_data[91]} {u_dw_block/u_ddr_read_write/dma_rd_data[92]} {u_dw_block/u_ddr_read_write/dma_rd_data[93]} {u_dw_block/u_ddr_read_write/dma_rd_data[94]} {u_dw_block/u_ddr_read_write/dma_rd_data[95]} {u_dw_block/u_ddr_read_write/dma_rd_data[96]} {u_dw_block/u_ddr_read_write/dma_rd_data[97]} {u_dw_block/u_ddr_read_write/dma_rd_data[98]} {u_dw_block/u_ddr_read_write/dma_rd_data[99]} {u_dw_block/u_ddr_read_write/dma_rd_data[100]} {u_dw_block/u_ddr_read_write/dma_rd_data[101]} {u_dw_block/u_ddr_read_write/dma_rd_data[102]} {u_dw_block/u_ddr_read_write/dma_rd_data[103]} {u_dw_block/u_ddr_read_write/dma_rd_data[104]} {u_dw_block/u_ddr_read_write/dma_rd_data[105]} {u_dw_block/u_ddr_read_write/dma_rd_data[106]} {u_dw_block/u_ddr_read_write/dma_rd_data[107]} {u_dw_block/u_ddr_read_write/dma_rd_data[108]} {u_dw_block/u_ddr_read_write/dma_rd_data[109]} {u_dw_block/u_ddr_read_write/dma_rd_data[110]} {u_dw_block/u_ddr_read_write/dma_rd_data[111]} {u_dw_block/u_ddr_read_write/dma_rd_data[112]} {u_dw_block/u_ddr_read_write/dma_rd_data[113]} {u_dw_block/u_ddr_read_write/dma_rd_data[114]} {u_dw_block/u_ddr_read_write/dma_rd_data[115]} {u_dw_block/u_ddr_read_write/dma_rd_data[116]} {u_dw_block/u_ddr_read_write/dma_rd_data[117]} {u_dw_block/u_ddr_read_write/dma_rd_data[118]} {u_dw_block/u_ddr_read_write/dma_rd_data[119]} {u_dw_block/u_ddr_read_write/dma_rd_data[120]} {u_dw_block/u_ddr_read_write/dma_rd_data[121]} {u_dw_block/u_ddr_read_write/dma_rd_data[122]} {u_dw_block/u_ddr_read_write/dma_rd_data[123]} {u_dw_block/u_ddr_read_write/dma_rd_data[124]} {u_dw_block/u_ddr_read_write/dma_rd_data[125]} {u_dw_block/u_ddr_read_write/dma_rd_data[126]} {u_dw_block/u_ddr_read_write/dma_rd_data[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_areq ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u_dw_block/u_ddr_read_write/dma_rd_last ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list u_dw_block/u_ddr_read_write/merge_wr_rdy ]]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1

save_constraints -force
launch_runs impl_1_copy_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1_copy_1'
[Fri Aug 19 22:14:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/synth_1/runme.log
[Fri Aug 19 22:14:01 2022] Launched impl_1_copy_1...
Run output will be captured here: C:/Users/wwwka/Desktop/my_cnn/denoise/denoise.runs/impl_1_copy_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7336.094 ; gain = 0.000
