INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/tb_lib/tb_lib.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/tb_lib/tb_lib.srcs/sim_1/new/tb_n_bit_edge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_n_bit_edge_detector
WARNING: [VRFC 10-3824] variable 'testcases_passed' must explicitly be declared as automatic or static [C:/Users/hassa/tb_lib/tb_lib.srcs/sim_1/new/tb_n_bit_edge_detector.sv:90]
WARNING: [VRFC 10-3824] variable 'total_testcases' must explicitly be declared as automatic or static [C:/Users/hassa/tb_lib/tb_lib.srcs/sim_1/new/tb_n_bit_edge_detector.sv:91]
