package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for calcspinbeff kernel
var calcspinbeff_code cu.Function

// Stores the arguments for calcspinbeff kernel invocation
type calcspinbeff_args_t struct{
	 arg_tx unsafe.Pointer
	 arg_ty unsafe.Pointer
	 arg_tz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_snx unsafe.Pointer
	 arg_sny unsafe.Pointer
	 arg_snz unsafe.Pointer
	 arg_cnx unsafe.Pointer
	 arg_cny unsafe.Pointer
	 arg_cnz unsafe.Pointer
	 arg_last_t unsafe.Pointer
	 arg_wc unsafe.Pointer
	 arg_wc_mul float32
	 arg_nspins unsafe.Pointer
	 arg_nspins_mul float32
	 arg_brms_x unsafe.Pointer
	 arg_brmsx_mul float32
	 arg_brms_y unsafe.Pointer
	 arg_brmsy_mul float32
	 arg_brms_z unsafe.Pointer
	 arg_brmsz_mul float32
	 arg_delta_time float32
	 arg_ctime float32
	 arg_gammaLL float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 argptr [29]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for calcspinbeff kernel invocation
var calcspinbeff_args calcspinbeff_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 calcspinbeff_args.argptr[0] = unsafe.Pointer(&calcspinbeff_args.arg_tx)
	 calcspinbeff_args.argptr[1] = unsafe.Pointer(&calcspinbeff_args.arg_ty)
	 calcspinbeff_args.argptr[2] = unsafe.Pointer(&calcspinbeff_args.arg_tz)
	 calcspinbeff_args.argptr[3] = unsafe.Pointer(&calcspinbeff_args.arg_mx)
	 calcspinbeff_args.argptr[4] = unsafe.Pointer(&calcspinbeff_args.arg_my)
	 calcspinbeff_args.argptr[5] = unsafe.Pointer(&calcspinbeff_args.arg_mz)
	 calcspinbeff_args.argptr[6] = unsafe.Pointer(&calcspinbeff_args.arg_snx)
	 calcspinbeff_args.argptr[7] = unsafe.Pointer(&calcspinbeff_args.arg_sny)
	 calcspinbeff_args.argptr[8] = unsafe.Pointer(&calcspinbeff_args.arg_snz)
	 calcspinbeff_args.argptr[9] = unsafe.Pointer(&calcspinbeff_args.arg_cnx)
	 calcspinbeff_args.argptr[10] = unsafe.Pointer(&calcspinbeff_args.arg_cny)
	 calcspinbeff_args.argptr[11] = unsafe.Pointer(&calcspinbeff_args.arg_cnz)
	 calcspinbeff_args.argptr[12] = unsafe.Pointer(&calcspinbeff_args.arg_last_t)
	 calcspinbeff_args.argptr[13] = unsafe.Pointer(&calcspinbeff_args.arg_wc)
	 calcspinbeff_args.argptr[14] = unsafe.Pointer(&calcspinbeff_args.arg_wc_mul)
	 calcspinbeff_args.argptr[15] = unsafe.Pointer(&calcspinbeff_args.arg_nspins)
	 calcspinbeff_args.argptr[16] = unsafe.Pointer(&calcspinbeff_args.arg_nspins_mul)
	 calcspinbeff_args.argptr[17] = unsafe.Pointer(&calcspinbeff_args.arg_brms_x)
	 calcspinbeff_args.argptr[18] = unsafe.Pointer(&calcspinbeff_args.arg_brmsx_mul)
	 calcspinbeff_args.argptr[19] = unsafe.Pointer(&calcspinbeff_args.arg_brms_y)
	 calcspinbeff_args.argptr[20] = unsafe.Pointer(&calcspinbeff_args.arg_brmsy_mul)
	 calcspinbeff_args.argptr[21] = unsafe.Pointer(&calcspinbeff_args.arg_brms_z)
	 calcspinbeff_args.argptr[22] = unsafe.Pointer(&calcspinbeff_args.arg_brmsz_mul)
	 calcspinbeff_args.argptr[23] = unsafe.Pointer(&calcspinbeff_args.arg_delta_time)
	 calcspinbeff_args.argptr[24] = unsafe.Pointer(&calcspinbeff_args.arg_ctime)
	 calcspinbeff_args.argptr[25] = unsafe.Pointer(&calcspinbeff_args.arg_gammaLL)
	 calcspinbeff_args.argptr[26] = unsafe.Pointer(&calcspinbeff_args.arg_Nx)
	 calcspinbeff_args.argptr[27] = unsafe.Pointer(&calcspinbeff_args.arg_Ny)
	 calcspinbeff_args.argptr[28] = unsafe.Pointer(&calcspinbeff_args.arg_Nz)
	 }

// Wrapper for calcspinbeff CUDA kernel, asynchronous.
func k_calcspinbeff_async ( tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, snx unsafe.Pointer, sny unsafe.Pointer, snz unsafe.Pointer, cnx unsafe.Pointer, cny unsafe.Pointer, cnz unsafe.Pointer, last_t unsafe.Pointer, wc unsafe.Pointer, wc_mul float32, nspins unsafe.Pointer, nspins_mul float32, brms_x unsafe.Pointer, brmsx_mul float32, brms_y unsafe.Pointer, brmsy_mul float32, brms_z unsafe.Pointer, brmsz_mul float32, delta_time float32, ctime float32, gammaLL float32, Nx int, Ny int, Nz int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("calcspinbeff")
	}

	calcspinbeff_args.Lock()
	defer calcspinbeff_args.Unlock()

	if calcspinbeff_code == 0{
		calcspinbeff_code = fatbinLoad(calcspinbeff_map, "calcspinbeff")
	}

	 calcspinbeff_args.arg_tx = tx
	 calcspinbeff_args.arg_ty = ty
	 calcspinbeff_args.arg_tz = tz
	 calcspinbeff_args.arg_mx = mx
	 calcspinbeff_args.arg_my = my
	 calcspinbeff_args.arg_mz = mz
	 calcspinbeff_args.arg_snx = snx
	 calcspinbeff_args.arg_sny = sny
	 calcspinbeff_args.arg_snz = snz
	 calcspinbeff_args.arg_cnx = cnx
	 calcspinbeff_args.arg_cny = cny
	 calcspinbeff_args.arg_cnz = cnz
	 calcspinbeff_args.arg_last_t = last_t
	 calcspinbeff_args.arg_wc = wc
	 calcspinbeff_args.arg_wc_mul = wc_mul
	 calcspinbeff_args.arg_nspins = nspins
	 calcspinbeff_args.arg_nspins_mul = nspins_mul
	 calcspinbeff_args.arg_brms_x = brms_x
	 calcspinbeff_args.arg_brmsx_mul = brmsx_mul
	 calcspinbeff_args.arg_brms_y = brms_y
	 calcspinbeff_args.arg_brmsy_mul = brmsy_mul
	 calcspinbeff_args.arg_brms_z = brms_z
	 calcspinbeff_args.arg_brmsz_mul = brmsz_mul
	 calcspinbeff_args.arg_delta_time = delta_time
	 calcspinbeff_args.arg_ctime = ctime
	 calcspinbeff_args.arg_gammaLL = gammaLL
	 calcspinbeff_args.arg_Nx = Nx
	 calcspinbeff_args.arg_Ny = Ny
	 calcspinbeff_args.arg_Nz = Nz
	

	args := calcspinbeff_args.argptr[:]
	cu.LaunchKernel(calcspinbeff_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("calcspinbeff")
	}
}

// maps compute capability on PTX code for calcspinbeff kernel.
var calcspinbeff_map = map[int]string{ 0: "" ,
30: calcspinbeff_ptx_30 ,
35: calcspinbeff_ptx_35 ,
37: calcspinbeff_ptx_37 ,
50: calcspinbeff_ptx_50 ,
52: calcspinbeff_ptx_52 ,
53: calcspinbeff_ptx_53 ,
60: calcspinbeff_ptx_60 ,
61: calcspinbeff_ptx_61 ,
70: calcspinbeff_ptx_70 ,
75: calcspinbeff_ptx_75  }

// calcspinbeff PTX code for various compute capabilities.
const(
  calcspinbeff_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<300>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<107>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r76, [calcspinbeff_param_26];
	ld.param.u32 	%r77, [calcspinbeff_param_27];
	ld.param.u32 	%r79, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r78, %clock;
	// inline asm
	mov.u32 	%r80, %ntid.x;
	mov.u32 	%r81, %ctaid.x;
	mov.u32 	%r82, %tid.x;
	mad.lo.s32 	%r2, %r80, %r81, %r82;
	mov.u32 	%r83, %ntid.y;
	mov.u32 	%r84, %ctaid.y;
	mov.u32 	%r85, %tid.y;
	mad.lo.s32 	%r3, %r83, %r84, %r85;
	mov.u32 	%r86, %ntid.z;
	mov.u32 	%r87, %ctaid.z;
	mov.u32 	%r88, %tid.z;
	mad.lo.s32 	%r4, %r86, %r87, %r88;
	setp.ge.s32	%p1, %r3, %r77;
	setp.ge.s32	%p2, %r2, %r76;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r79;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r89, %r4, %r77, %r3;
	mad.lo.s32 	%r5, %r89, %r76, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r289, %f78;
	cvt.rn.f32.s32	%f79, %r289;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shl.b32 	%r92, %r7, 8;
	or.b32  	%r8, %r92, -2147483648;
	add.u64 	%rd50, %SP, 0;
	add.u64 	%rd104, %SPL, 0;
	mov.u32 	%r281, 0;
	mov.u64 	%rd103, __cudart_i2opi_f;
	mov.u32 	%r280, -6;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r95, [%rd103];
	// inline asm
	{
	mad.lo.cc.u32   %r93, %r95, %r8, %r281;
	madc.hi.u32     %r281, %r95, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd104], %r93;
	add.s64 	%rd104, %rd104, 4;
	add.s64 	%rd103, %rd103, 4;
	add.s32 	%r280, %r280, 1;
	setp.ne.s32	%p13, %r280, 0;
	@%p13 bra 	BB0_15;

	bfe.u32 	%r98, %r7, 23, 8;
	add.s32 	%r99, %r98, -128;
	shr.u32 	%r100, %r99, 5;
	and.b32  	%r13, %r7, -2147483648;
	cvta.to.local.u64 	%rd52, %rd50;
	st.local.u32 	[%rd52+24], %r281;
	bfe.u32 	%r14, %r7, 23, 5;
	mov.u32 	%r101, 6;
	sub.s32 	%r102, %r101, %r100;
	mul.wide.s32 	%rd53, %r102, 4;
	add.s64 	%rd6, %rd52, %rd53;
	ld.local.u32 	%r282, [%rd6];
	ld.local.u32 	%r283, [%rd6+-4];
	setp.eq.s32	%p14, %r14, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r103, 32;
	sub.s32 	%r104, %r103, %r14;
	shr.u32 	%r105, %r283, %r104;
	shl.b32 	%r106, %r282, %r14;
	add.s32 	%r282, %r105, %r106;
	ld.local.u32 	%r107, [%rd6+-8];
	shr.u32 	%r108, %r107, %r104;
	shl.b32 	%r109, %r283, %r14;
	add.s32 	%r283, %r108, %r109;

BB0_18:
	shr.u32 	%r110, %r283, 30;
	shl.b32 	%r111, %r282, 2;
	add.s32 	%r284, %r110, %r111;
	shl.b32 	%r22, %r283, 2;
	shr.u32 	%r112, %r284, 31;
	shr.u32 	%r113, %r282, 30;
	add.s32 	%r23, %r112, %r113;
	setp.eq.s32	%p15, %r112, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r114, %r284;
	neg.s32 	%r286, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r115, 1, 0, %p16;
	add.s32 	%r284, %r115, %r114;
	xor.b32  	%r285, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r285, %r13;
	mov.u32 	%r286, %r22;

BB0_21:
	clz.b32 	%r288, %r284;
	setp.eq.s32	%p17, %r288, 0;
	shl.b32 	%r116, %r284, %r288;
	mov.u32 	%r117, 32;
	sub.s32 	%r118, %r117, %r288;
	shr.u32 	%r119, %r286, %r118;
	add.s32 	%r120, %r119, %r116;
	selp.b32	%r31, %r284, %r120, %p17;
	mov.u32 	%r121, -921707870;
	mul.hi.u32 	%r287, %r31, %r121;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r122, %r23;
	selp.b32	%r289, %r23, %r122, %p18;
	setp.lt.s32	%p19, %r287, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r123, %r31, -921707870;
	shr.u32 	%r124, %r123, 31;
	shl.b32 	%r125, %r287, 1;
	add.s32 	%r287, %r124, %r125;
	add.s32 	%r288, %r288, 1;

BB0_23:
	mov.u32 	%r126, 126;
	sub.s32 	%r127, %r126, %r288;
	shl.b32 	%r128, %r127, 23;
	add.s32 	%r129, %r287, 1;
	shr.u32 	%r130, %r129, 7;
	add.s32 	%r131, %r130, 1;
	shr.u32 	%r132, %r131, 1;
	add.s32 	%r133, %r132, %r128;
	or.b32  	%r134, %r133, %r285;
	mov.b32 	 %f168, %r134;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r39, %r289, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r135, %r289, 2;
	setp.eq.s32	%p23, %r135, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd7, %rd19;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	mul.wide.s32 	%rd54, %r5, 4;
	add.s64 	%rd55, %rd7, %rd54;
	ld.global.f32 	%f100, [%rd55];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd1, %f101;
	cvt.f64.f32	%fd2, %f69;
	cvta.to.global.u64 	%rd56, %rd22;
	mul.wide.s32 	%rd57, %r5, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f32 	%f102, [%rd58];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd2, %fd1, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd58], %f32;
	cvta.to.global.u64 	%rd8, %rd20;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	add.s64 	%rd60, %rd8, %rd57;
	ld.global.f32 	%f103, [%rd60];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	cvta.to.global.u64 	%rd61, %rd23;
	add.s64 	%rd63, %rd61, %rd57;
	ld.global.f32 	%f105, [%rd63];
	cvt.f64.f32	%fd7, %f105;
	fma.rn.f64 	%fd8, %fd2, %fd5, %fd7;
	cvt.rn.f32.f64	%f35, %fd8;
	st.global.f32 	[%rd63], %f35;
	cvta.to.global.u64 	%rd9, %rd21;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	add.s64 	%rd65, %rd9, %rd57;
	ld.global.f32 	%f106, [%rd65];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd9, %f107;
	cvta.to.global.u64 	%rd66, %rd24;
	add.s64 	%rd68, %rd66, %rd57;
	ld.global.f32 	%f108, [%rd68];
	cvt.f64.f32	%fd11, %f108;
	fma.rn.f64 	%fd12, %fd2, %fd9, %fd11;
	cvt.rn.f32.f64	%f38, %fd12;
	st.global.f32 	[%rd68], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r299, %f110;
	cvt.rn.f32.s32	%f111, %r299;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shl.b32 	%r151, %r42, 8;
	or.b32  	%r43, %r151, -2147483648;
	add.u64 	%rd70, %SP, 0;
	add.u64 	%rd106, %SPL, 0;
	mov.u32 	%r291, 0;
	mov.u64 	%rd105, __cudart_i2opi_f;
	mov.u32 	%r290, -6;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd105];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r291;
	madc.hi.u32     %r291, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd106], %r152;
	add.s64 	%rd106, %rd106, 4;
	add.s64 	%rd105, %rd105, 4;
	add.s32 	%r290, %r290, 1;
	setp.ne.s32	%p29, %r290, 0;
	@%p29 bra 	BB0_44;

	bfe.u32 	%r157, %r42, 23, 8;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r42, -2147483648;
	cvta.to.local.u64 	%rd72, %rd70;
	st.local.u32 	[%rd72+24], %r291;
	bfe.u32 	%r49, %r42, 23, 5;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd73, %r161, 4;
	add.s64 	%rd15, %rd72, %rd73;
	ld.local.u32 	%r292, [%rd15];
	ld.local.u32 	%r293, [%rd15+-4];
	setp.eq.s32	%p30, %r49, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r49;
	shr.u32 	%r164, %r293, %r163;
	shl.b32 	%r165, %r292, %r49;
	add.s32 	%r292, %r164, %r165;
	ld.local.u32 	%r166, [%rd15+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r293, %r49;
	add.s32 	%r293, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r293, 30;
	shl.b32 	%r170, %r292, 2;
	add.s32 	%r294, %r169, %r170;
	shl.b32 	%r57, %r293, 2;
	shr.u32 	%r171, %r294, 31;
	shr.u32 	%r172, %r292, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r294;
	neg.s32 	%r296, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r294, %r174, %r173;
	xor.b32  	%r295, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r295, %r48;
	mov.u32 	%r296, %r57;

BB0_50:
	clz.b32 	%r298, %r294;
	setp.eq.s32	%p33, %r298, 0;
	shl.b32 	%r175, %r294, %r298;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r298;
	shr.u32 	%r178, %r296, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r294, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r297, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r299, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r297, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r297, 1;
	add.s32 	%r297, %r183, %r184;
	add.s32 	%r298, %r298, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r298;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r297, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r295;
	mov.b32 	 %f177, %r193;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r74, %r299, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	add.s64 	%rd76, %rd7, %rd57;
	ld.global.f32 	%f132, [%rd76];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd13, %f133;
	cvta.to.global.u64 	%rd77, %rd25;
	add.s64 	%rd79, %rd77, %rd57;
	ld.global.f32 	%f134, [%rd79];
	cvt.f64.f32	%fd15, %f134;
	fma.rn.f64 	%fd16, %fd2, %fd13, %fd15;
	cvt.rn.f32.f64	%f58, %fd16;
	st.global.f32 	[%rd79], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	add.s64 	%rd82, %rd8, %rd57;
	ld.global.f32 	%f135, [%rd82];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd17, %f136;
	cvta.to.global.u64 	%rd83, %rd26;
	add.s64 	%rd85, %rd83, %rd57;
	ld.global.f32 	%f137, [%rd85];
	cvt.f64.f32	%fd19, %f137;
	fma.rn.f64 	%fd20, %fd2, %fd17, %fd19;
	cvt.rn.f32.f64	%f61, %fd20;
	st.global.f32 	[%rd85], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	add.s64 	%rd88, %rd9, %rd57;
	ld.global.f32 	%f138, [%rd88];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd21, %f139;
	cvta.to.global.u64 	%rd89, %rd27;
	add.s64 	%rd91, %rd89, %rd57;
	ld.global.f32 	%f140, [%rd91];
	cvt.f64.f32	%fd23, %f140;
	fma.rn.f64 	%fd24, %fd2, %fd21, %fd23;
	cvt.rn.f32.f64	%f141, %fd24;
	st.global.f32 	[%rd91], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd25, %f142;
	div.rn.f64 	%fd26, %fd25, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd26;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	cvta.to.global.u64 	%rd92, %rd16;
	add.s64 	%rd93, %rd92, %rd57;
	ld.global.f32 	%f155, [%rd93];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd93], %f156;
	cvta.to.global.u64 	%rd94, %rd17;
	add.s64 	%rd95, %rd94, %rd57;
	ld.global.f32 	%f157, [%rd95];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd95], %f158;
	cvta.to.global.u64 	%rd96, %rd18;
	add.s64 	%rd97, %rd96, %rd57;
	ld.global.f32 	%f159, [%rd97];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd97], %f160;
	// inline asm
	mov.u32 	%r265, %clock;
	// inline asm
	cvt.s64.s32	%rd98, %r265;
	cvt.s64.s32	%rd99, %r78;
	sub.s64 	%rd100, %rd98, %rd99;
	cvt.rn.f64.s64	%fd27, %rd100;
	div.rn.f64 	%fd28, %fd27, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd28;
	cvta.to.global.u64 	%rd101, %rd28;
	add.s64 	%rd102, %rd101, %rd57;
	st.global.f32 	[%rd102], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
   calcspinbeff_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	calcspinbeff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry calcspinbeff(
	.param .u64 calcspinbeff_param_0,
	.param .u64 calcspinbeff_param_1,
	.param .u64 calcspinbeff_param_2,
	.param .u64 calcspinbeff_param_3,
	.param .u64 calcspinbeff_param_4,
	.param .u64 calcspinbeff_param_5,
	.param .u64 calcspinbeff_param_6,
	.param .u64 calcspinbeff_param_7,
	.param .u64 calcspinbeff_param_8,
	.param .u64 calcspinbeff_param_9,
	.param .u64 calcspinbeff_param_10,
	.param .u64 calcspinbeff_param_11,
	.param .u64 calcspinbeff_param_12,
	.param .u64 calcspinbeff_param_13,
	.param .f32 calcspinbeff_param_14,
	.param .u64 calcspinbeff_param_15,
	.param .f32 calcspinbeff_param_16,
	.param .u64 calcspinbeff_param_17,
	.param .f32 calcspinbeff_param_18,
	.param .u64 calcspinbeff_param_19,
	.param .f32 calcspinbeff_param_20,
	.param .u64 calcspinbeff_param_21,
	.param .f32 calcspinbeff_param_22,
	.param .f32 calcspinbeff_param_23,
	.param .f32 calcspinbeff_param_24,
	.param .f32 calcspinbeff_param_25,
	.param .u32 calcspinbeff_param_26,
	.param .u32 calcspinbeff_param_27,
	.param .u32 calcspinbeff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<43>;
	.reg .f32 	%f<185>;
	.reg .b32 	%r<204>;
	.reg .f64 	%fd<24>;
	.reg .b64 	%rd<91>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd16, [calcspinbeff_param_0];
	ld.param.u64 	%rd17, [calcspinbeff_param_1];
	ld.param.u64 	%rd18, [calcspinbeff_param_2];
	ld.param.u64 	%rd19, [calcspinbeff_param_3];
	ld.param.u64 	%rd20, [calcspinbeff_param_4];
	ld.param.u64 	%rd21, [calcspinbeff_param_5];
	ld.param.u64 	%rd22, [calcspinbeff_param_6];
	ld.param.u64 	%rd23, [calcspinbeff_param_7];
	ld.param.u64 	%rd24, [calcspinbeff_param_8];
	ld.param.u64 	%rd25, [calcspinbeff_param_9];
	ld.param.u64 	%rd26, [calcspinbeff_param_10];
	ld.param.u64 	%rd27, [calcspinbeff_param_11];
	ld.param.u64 	%rd28, [calcspinbeff_param_12];
	ld.param.u64 	%rd29, [calcspinbeff_param_13];
	ld.param.f32 	%f162, [calcspinbeff_param_14];
	ld.param.u64 	%rd30, [calcspinbeff_param_15];
	ld.param.f32 	%f163, [calcspinbeff_param_16];
	ld.param.u64 	%rd31, [calcspinbeff_param_17];
	ld.param.f32 	%f164, [calcspinbeff_param_18];
	ld.param.u64 	%rd32, [calcspinbeff_param_19];
	ld.param.f32 	%f165, [calcspinbeff_param_20];
	ld.param.u64 	%rd33, [calcspinbeff_param_21];
	ld.param.f32 	%f166, [calcspinbeff_param_22];
	ld.param.f32 	%f69, [calcspinbeff_param_23];
	ld.param.f32 	%f70, [calcspinbeff_param_24];
	ld.param.f32 	%f71, [calcspinbeff_param_25];
	ld.param.u32 	%r77, [calcspinbeff_param_26];
	ld.param.u32 	%r78, [calcspinbeff_param_27];
	ld.param.u32 	%r80, [calcspinbeff_param_28];
	// inline asm
	mov.u32 	%r79, %clock;
	// inline asm
	mov.u32 	%r81, %ntid.x;
	mov.u32 	%r82, %ctaid.x;
	mov.u32 	%r83, %tid.x;
	mad.lo.s32 	%r2, %r81, %r82, %r83;
	mov.u32 	%r84, %ntid.y;
	mov.u32 	%r85, %ctaid.y;
	mov.u32 	%r86, %tid.y;
	mad.lo.s32 	%r3, %r84, %r85, %r86;
	mov.u32 	%r87, %ntid.z;
	mov.u32 	%r88, %ctaid.z;
	mov.u32 	%r89, %tid.z;
	mad.lo.s32 	%r4, %r87, %r88, %r89;
	setp.ge.s32	%p1, %r3, %r78;
	setp.ge.s32	%p2, %r2, %r77;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r4, %r80;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_70;

	mad.lo.s32 	%r90, %r4, %r78, %r3;
	mad.lo.s32 	%r5, %r90, %r77, %r2;
	setp.eq.s64	%p6, %rd29, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd34, %rd29;
	mul.wide.s32 	%rd35, %r5, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.nc.f32 	%f72, [%rd36];
	mul.f32 	%f162, %f72, %f162;

BB0_3:
	setp.eq.s64	%p7, %rd30, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd37, %rd30;
	mul.wide.s32 	%rd38, %r5, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f73, [%rd39];
	mul.f32 	%f163, %f73, %f163;

BB0_5:
	setp.eq.s64	%p8, %rd31, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd40, %rd31;
	mul.wide.s32 	%rd41, %r5, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f74, [%rd42];
	mul.f32 	%f164, %f74, %f164;

BB0_7:
	setp.eq.s64	%p9, %rd32, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd43, %rd32;
	mul.wide.s32 	%rd44, %r5, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f75, [%rd45];
	mul.f32 	%f165, %f75, %f165;

BB0_9:
	setp.eq.s64	%p10, %rd33, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd46, %rd33;
	mul.wide.s32 	%rd47, %r5, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f76, [%rd48];
	mul.f32 	%f166, %f76, %f166;

BB0_11:
	cvt.f64.f32	%fd1, %f69;
	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f176, %f162, %f70;
	abs.f32 	%f12, %f176;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f167, %f176;
	@%p11 bra 	BB0_13;

	mov.f32 	%f77, 0f00000000;
	mul.rn.f32 	%f167, %f176, %f77;

BB0_13:
	mul.f32 	%f78, %f167, 0f3F22F983;
	cvt.rni.s32.f32	%r193, %f78;
	cvt.rn.f32.s32	%f79, %r193;
	neg.f32 	%f80, %f79;
	mov.f32 	%f81, 0f3FC90FDA;
	fma.rn.f32 	%f82, %f80, %f81, %f167;
	mov.f32 	%f83, 0f33A22168;
	fma.rn.f32 	%f84, %f80, %f83, %f82;
	mov.f32 	%f85, 0f27C234C5;
	fma.rn.f32 	%f168, %f80, %f85, %f84;
	abs.f32 	%f86, %f167;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p12, %f86, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r7, %f167;
	shr.u32 	%r8, %r7, 23;
	shl.b32 	%r93, %r7, 8;
	or.b32  	%r9, %r93, -2147483648;
	mov.u32 	%r185, 0;
	mov.u64 	%rd87, __cudart_i2opi_f;
	mov.u32 	%r184, -6;
	mov.u64 	%rd88, %rd1;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r96, [%rd87];
	// inline asm
	{
	mad.lo.cc.u32   %r94, %r96, %r9, %r185;
	madc.hi.u32     %r185, %r96, %r9,  0;
	}
	// inline asm
	st.local.u32 	[%rd88], %r94;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 4;
	add.s32 	%r184, %r184, 1;
	setp.ne.s32	%p13, %r184, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r99, %r8, 255;
	add.s32 	%r100, %r99, -128;
	shr.u32 	%r101, %r100, 5;
	and.b32  	%r14, %r7, -2147483648;
	st.local.u32 	[%rd2], %r185;
	mov.u32 	%r102, 6;
	sub.s32 	%r103, %r102, %r101;
	mul.wide.s32 	%rd51, %r103, 4;
	add.s64 	%rd7, %rd1, %rd51;
	ld.local.u32 	%r186, [%rd7];
	ld.local.u32 	%r187, [%rd7+-4];
	and.b32  	%r17, %r8, 31;
	setp.eq.s32	%p14, %r17, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r104, 32;
	sub.s32 	%r105, %r104, %r17;
	shr.u32 	%r106, %r187, %r105;
	shl.b32 	%r107, %r186, %r17;
	add.s32 	%r186, %r106, %r107;
	ld.local.u32 	%r108, [%rd7+-8];
	shr.u32 	%r109, %r108, %r105;
	shl.b32 	%r110, %r187, %r17;
	add.s32 	%r187, %r109, %r110;

BB0_18:
	shr.u32 	%r111, %r187, 30;
	shl.b32 	%r112, %r186, 2;
	add.s32 	%r188, %r111, %r112;
	shl.b32 	%r23, %r187, 2;
	shr.u32 	%r113, %r188, 31;
	shr.u32 	%r114, %r186, 30;
	add.s32 	%r24, %r113, %r114;
	setp.eq.s32	%p15, %r113, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r115, %r188;
	neg.s32 	%r190, %r23;
	setp.eq.s32	%p16, %r23, 0;
	selp.u32	%r116, 1, 0, %p16;
	add.s32 	%r188, %r116, %r115;
	xor.b32  	%r189, %r14, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r189, %r14;
	mov.u32 	%r190, %r23;

BB0_21:
	clz.b32 	%r192, %r188;
	setp.eq.s32	%p17, %r192, 0;
	shl.b32 	%r117, %r188, %r192;
	mov.u32 	%r118, 32;
	sub.s32 	%r119, %r118, %r192;
	shr.u32 	%r120, %r190, %r119;
	add.s32 	%r121, %r120, %r117;
	selp.b32	%r32, %r188, %r121, %p17;
	mov.u32 	%r122, -921707870;
	mul.hi.u32 	%r191, %r32, %r122;
	setp.eq.s32	%p18, %r14, 0;
	neg.s32 	%r123, %r24;
	selp.b32	%r193, %r24, %r123, %p18;
	setp.lt.s32	%p19, %r191, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r124, %r32, -921707870;
	shr.u32 	%r125, %r124, 31;
	shl.b32 	%r126, %r191, 1;
	add.s32 	%r191, %r125, %r126;
	add.s32 	%r192, %r192, 1;

BB0_23:
	mov.u32 	%r127, 126;
	sub.s32 	%r128, %r127, %r192;
	shl.b32 	%r129, %r128, 23;
	add.s32 	%r130, %r191, 1;
	shr.u32 	%r131, %r130, 7;
	add.s32 	%r132, %r131, 1;
	shr.u32 	%r133, %r132, 1;
	add.s32 	%r134, %r133, %r129;
	or.b32  	%r135, %r134, %r189;
	mov.b32 	 %f168, %r135;

BB0_24:
	mul.rn.f32 	%f18, %f168, %f168;
	and.b32  	%r40, %r193, 1;
	setp.eq.s32	%p20, %r40, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f87, 0fBAB6061A;
	mov.f32 	%f88, 0f37CCF5CE;
	fma.rn.f32 	%f169, %f88, %f18, %f87;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f89, 0f3C08839E;
	mov.f32 	%f90, 0fB94CA1F9;
	fma.rn.f32 	%f169, %f90, %f18, %f89;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f91, 0f3D2AAAA5;
	fma.rn.f32 	%f92, %f169, %f18, %f91;
	mov.f32 	%f93, 0fBF000000;
	fma.rn.f32 	%f170, %f92, %f18, %f93;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f94, 0fBE2AAAA3;
	fma.rn.f32 	%f95, %f169, %f18, %f94;
	mov.f32 	%f96, 0f00000000;
	fma.rn.f32 	%f170, %f95, %f18, %f96;

BB0_30:
	fma.rn.f32 	%f171, %f170, %f168, %f168;
	@%p20 bra 	BB0_32;

	mov.f32 	%f97, 0f3F800000;
	fma.rn.f32 	%f171, %f170, %f18, %f97;

BB0_32:
	and.b32  	%r136, %r193, 2;
	setp.eq.s32	%p23, %r136, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f98, 0f00000000;
	mov.f32 	%f99, 0fBF800000;
	fma.rn.f32 	%f171, %f171, %f99, %f98;

BB0_34:
	cvta.to.global.u64 	%rd52, %rd19;
	mul.wide.s32 	%rd53, %r5, 4;
	add.s64 	%rd8, %rd52, %rd53;
	setp.eq.s64	%p24, %rd19, 0;
	mov.f32 	%f173, %f164;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f100, [%rd8];
	mul.f32 	%f173, %f164, %f100;

BB0_36:
	cvta.to.global.u64 	%rd54, %rd20;
	cvta.to.global.u64 	%rd55, %rd22;
	mul.f32 	%f101, %f171, %f173;
	cvt.f64.f32	%fd2, %f101;
	add.s64 	%rd57, %rd55, %rd53;
	ld.global.f32 	%f102, [%rd57];
	cvt.f64.f32	%fd3, %f102;
	fma.rn.f64 	%fd4, %fd1, %fd2, %fd3;
	cvt.rn.f32.f64	%f32, %fd4;
	st.global.f32 	[%rd57], %f32;
	add.s64 	%rd9, %rd54, %rd53;
	setp.eq.s64	%p25, %rd20, 0;
	mov.f32 	%f174, %f165;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f103, [%rd9];
	mul.f32 	%f174, %f165, %f103;

BB0_38:
	cvta.to.global.u64 	%rd58, %rd21;
	cvta.to.global.u64 	%rd59, %rd23;
	mul.f32 	%f104, %f171, %f174;
	cvt.f64.f32	%fd5, %f104;
	add.s64 	%rd61, %rd59, %rd53;
	ld.global.f32 	%f105, [%rd61];
	cvt.f64.f32	%fd6, %f105;
	fma.rn.f64 	%fd7, %fd1, %fd5, %fd6;
	cvt.rn.f32.f64	%f35, %fd7;
	st.global.f32 	[%rd61], %f35;
	add.s64 	%rd10, %rd58, %rd53;
	setp.eq.s64	%p26, %rd21, 0;
	mov.f32 	%f175, %f166;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f106, [%rd10];
	mul.f32 	%f175, %f166, %f106;

BB0_40:
	cvta.to.global.u64 	%rd62, %rd24;
	mul.f32 	%f107, %f171, %f175;
	cvt.f64.f32	%fd8, %f107;
	add.s64 	%rd64, %rd62, %rd53;
	ld.global.f32 	%f108, [%rd64];
	cvt.f64.f32	%fd9, %f108;
	fma.rn.f64 	%fd10, %fd1, %fd8, %fd9;
	cvt.rn.f32.f64	%f38, %fd10;
	st.global.f32 	[%rd64], %f38;
	@%p11 bra 	BB0_42;

	mov.f32 	%f109, 0f00000000;
	mul.rn.f32 	%f176, %f176, %f109;

BB0_42:
	mul.f32 	%f110, %f176, 0f3F22F983;
	cvt.rni.s32.f32	%r203, %f110;
	cvt.rn.f32.s32	%f111, %r203;
	neg.f32 	%f112, %f111;
	fma.rn.f32 	%f114, %f112, %f81, %f176;
	fma.rn.f32 	%f116, %f112, %f83, %f114;
	fma.rn.f32 	%f177, %f112, %f85, %f116;
	abs.f32 	%f118, %f176;
	setp.leu.f32	%p28, %f118, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r42, %f176;
	shr.u32 	%r43, %r42, 23;
	shl.b32 	%r139, %r42, 8;
	or.b32  	%r44, %r139, -2147483648;
	mov.u32 	%r195, 0;
	mov.u64 	%rd89, __cudart_i2opi_f;
	mov.u32 	%r194, -6;
	mov.u64 	%rd90, %rd1;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r142, [%rd89];
	// inline asm
	{
	mad.lo.cc.u32   %r140, %r142, %r44, %r195;
	madc.hi.u32     %r195, %r142, %r44,  0;
	}
	// inline asm
	st.local.u32 	[%rd90], %r140;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 4;
	add.s32 	%r194, %r194, 1;
	setp.ne.s32	%p29, %r194, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r145, %r43, 255;
	add.s32 	%r146, %r145, -128;
	shr.u32 	%r147, %r146, 5;
	and.b32  	%r49, %r42, -2147483648;
	st.local.u32 	[%rd2], %r195;
	mov.u32 	%r148, 6;
	sub.s32 	%r149, %r148, %r147;
	mul.wide.s32 	%rd66, %r149, 4;
	add.s64 	%rd15, %rd1, %rd66;
	ld.local.u32 	%r196, [%rd15];
	ld.local.u32 	%r197, [%rd15+-4];
	and.b32  	%r52, %r43, 31;
	setp.eq.s32	%p30, %r52, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r150, 32;
	sub.s32 	%r151, %r150, %r52;
	shr.u32 	%r152, %r197, %r151;
	shl.b32 	%r153, %r196, %r52;
	add.s32 	%r196, %r152, %r153;
	ld.local.u32 	%r154, [%rd15+-8];
	shr.u32 	%r155, %r154, %r151;
	shl.b32 	%r156, %r197, %r52;
	add.s32 	%r197, %r155, %r156;

BB0_47:
	shr.u32 	%r157, %r197, 30;
	shl.b32 	%r158, %r196, 2;
	add.s32 	%r198, %r157, %r158;
	shl.b32 	%r58, %r197, 2;
	shr.u32 	%r159, %r198, 31;
	shr.u32 	%r160, %r196, 30;
	add.s32 	%r59, %r159, %r160;
	setp.eq.s32	%p31, %r159, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r161, %r198;
	neg.s32 	%r200, %r58;
	setp.eq.s32	%p32, %r58, 0;
	selp.u32	%r162, 1, 0, %p32;
	add.s32 	%r198, %r162, %r161;
	xor.b32  	%r199, %r49, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r199, %r49;
	mov.u32 	%r200, %r58;

BB0_50:
	clz.b32 	%r202, %r198;
	setp.eq.s32	%p33, %r202, 0;
	shl.b32 	%r163, %r198, %r202;
	mov.u32 	%r164, 32;
	sub.s32 	%r165, %r164, %r202;
	shr.u32 	%r166, %r200, %r165;
	add.s32 	%r167, %r166, %r163;
	selp.b32	%r67, %r198, %r167, %p33;
	mov.u32 	%r168, -921707870;
	mul.hi.u32 	%r201, %r67, %r168;
	setp.eq.s32	%p34, %r49, 0;
	neg.s32 	%r169, %r59;
	selp.b32	%r203, %r59, %r169, %p34;
	setp.lt.s32	%p35, %r201, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r170, %r67, -921707870;
	shr.u32 	%r171, %r170, 31;
	shl.b32 	%r172, %r201, 1;
	add.s32 	%r201, %r171, %r172;
	add.s32 	%r202, %r202, 1;

BB0_52:
	mov.u32 	%r173, 126;
	sub.s32 	%r174, %r173, %r202;
	shl.b32 	%r175, %r174, 23;
	add.s32 	%r176, %r201, 1;
	shr.u32 	%r177, %r176, 7;
	add.s32 	%r178, %r177, 1;
	shr.u32 	%r179, %r178, 1;
	add.s32 	%r180, %r179, %r175;
	or.b32  	%r181, %r180, %r199;
	mov.b32 	 %f177, %r181;

BB0_53:
	mul.rn.f32 	%f44, %f177, %f177;
	add.s32 	%r75, %r203, 1;
	and.b32  	%r76, %r75, 1;
	setp.eq.s32	%p36, %r76, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f119, 0fBAB6061A;
	mov.f32 	%f120, 0f37CCF5CE;
	fma.rn.f32 	%f178, %f120, %f44, %f119;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f121, 0f3C08839E;
	mov.f32 	%f122, 0fB94CA1F9;
	fma.rn.f32 	%f178, %f122, %f44, %f121;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f123, 0f3D2AAAA5;
	fma.rn.f32 	%f124, %f178, %f44, %f123;
	mov.f32 	%f125, 0fBF000000;
	fma.rn.f32 	%f179, %f124, %f44, %f125;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f126, 0fBE2AAAA3;
	fma.rn.f32 	%f127, %f178, %f44, %f126;
	mov.f32 	%f128, 0f00000000;
	fma.rn.f32 	%f179, %f127, %f44, %f128;

BB0_59:
	fma.rn.f32 	%f180, %f179, %f177, %f177;
	@%p36 bra 	BB0_61;

	mov.f32 	%f129, 0f3F800000;
	fma.rn.f32 	%f180, %f179, %f44, %f129;

BB0_61:
	and.b32  	%r182, %r75, 2;
	setp.eq.s32	%p39, %r182, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f130, 0f00000000;
	mov.f32 	%f131, 0fBF800000;
	fma.rn.f32 	%f180, %f180, %f131, %f130;

BB0_63:
	mov.f32 	%f182, %f164;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f132, [%rd8];
	mul.f32 	%f182, %f164, %f132;

BB0_65:
	cvta.to.global.u64 	%rd67, %rd25;
	mul.f32 	%f133, %f180, %f182;
	cvt.f64.f32	%fd11, %f133;
	add.s64 	%rd69, %rd67, %rd53;
	ld.global.f32 	%f134, [%rd69];
	cvt.f64.f32	%fd12, %f134;
	fma.rn.f64 	%fd13, %fd1, %fd11, %fd12;
	cvt.rn.f32.f64	%f58, %fd13;
	st.global.f32 	[%rd69], %f58;
	mov.f32 	%f183, %f165;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f135, [%rd9];
	mul.f32 	%f183, %f165, %f135;

BB0_67:
	cvta.to.global.u64 	%rd70, %rd26;
	mul.f32 	%f136, %f180, %f183;
	cvt.f64.f32	%fd14, %f136;
	add.s64 	%rd72, %rd70, %rd53;
	ld.global.f32 	%f137, [%rd72];
	cvt.f64.f32	%fd15, %f137;
	fma.rn.f64 	%fd16, %fd1, %fd14, %fd15;
	cvt.rn.f32.f64	%f61, %fd16;
	st.global.f32 	[%rd72], %f61;
	mov.f32 	%f184, %f166;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f184, %f166, %f138;

BB0_69:
	cvta.to.global.u64 	%rd73, %rd28;
	cvta.to.global.u64 	%rd74, %rd18;
	cvta.to.global.u64 	%rd75, %rd17;
	cvta.to.global.u64 	%rd76, %rd16;
	cvta.to.global.u64 	%rd77, %rd27;
	mul.f32 	%f139, %f180, %f184;
	cvt.f64.f32	%fd17, %f139;
	add.s64 	%rd79, %rd77, %rd53;
	ld.global.f32 	%f140, [%rd79];
	cvt.f64.f32	%fd18, %f140;
	fma.rn.f64 	%fd19, %fd1, %fd17, %fd18;
	cvt.rn.f32.f64	%f141, %fd19;
	st.global.f32 	[%rd79], %f141;
	mul.f32 	%f142, %f163, %f71;
	cvt.f64.f32	%fd20, %f142;
	div.rn.f64 	%fd21, %fd20, 0d401921FB54442D18;
	cvt.rn.f32.f64	%f143, %fd21;
	add.f32 	%f144, %f32, %f35;
	add.f32 	%f145, %f144, %f38;
	add.f32 	%f146, %f58, %f61;
	add.f32 	%f147, %f146, %f141;
	mul.f32 	%f148, %f180, %f145;
	mul.f32 	%f149, %f171, %f147;
	sub.f32 	%f150, %f148, %f149;
	mul.f32 	%f151, %f143, %f150;
	mul.f32 	%f152, %f164, %f151;
	mul.f32 	%f153, %f165, %f151;
	mul.f32 	%f154, %f166, %f151;
	add.s64 	%rd80, %rd76, %rd53;
	ld.global.f32 	%f155, [%rd80];
	sub.f32 	%f156, %f155, %f152;
	st.global.f32 	[%rd80], %f156;
	add.s64 	%rd81, %rd75, %rd53;
	ld.global.f32 	%f157, [%rd81];
	sub.f32 	%f158, %f157, %f153;
	st.global.f32 	[%rd81], %f158;
	add.s64 	%rd82, %rd74, %rd53;
	ld.global.f32 	%f159, [%rd82];
	sub.f32 	%f160, %f159, %f154;
	st.global.f32 	[%rd82], %f160;
	// inline asm
	mov.u32 	%r183, %clock;
	// inline asm
	cvt.s64.s32	%rd83, %r183;
	cvt.s64.s32	%rd84, %r79;
	sub.s64 	%rd85, %rd83, %rd84;
	cvt.rn.f64.s64	%fd22, %rd85;
	div.rn.f64 	%fd23, %fd22, 0d412E848000000000;
	cvt.rn.f32.f64	%f161, %fd23;
	add.s64 	%rd86, %rd73, %rd53;
	st.global.f32 	[%rd86], %f161;

BB0_70:
	ret;
}


`
 )
