git clone --depth 1 --no-tags https://github.com/sebasworld/Maze-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/473705886
git clone --depth 1 --no-tags https://github.com/thkim2031/32bit_FP_MULT.git f:/verilog_sva_gh_scraper/data/full_repos/473064854
git clone --depth 1 --no-tags https://github.com/RyanMPrice/AdvanceDigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/473778924
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Full_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/472042130
git clone --depth 1 --no-tags https://github.com/Prafful1999/ADDING-TWO-16-BIT-NUMBER-USING-UART-COMMUNICATION-.git f:/verilog_sva_gh_scraper/data/full_repos/471998689
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Upcounter-verilog-file.git f:/verilog_sva_gh_scraper/data/full_repos/472076009
git clone --depth 1 --no-tags https://github.com/yunchenlo/DCT_HLS_Optimization.git f:/verilog_sva_gh_scraper/data/full_repos/474656481
git clone --depth 1 --no-tags https://github.com/KawshikBanerjee/CSE-3203-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/470906974
git clone --depth 1 --no-tags https://github.com/samn-c/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/471184148
git clone --depth 1 --no-tags https://github.com/burpcat/VLSID-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/470852887
git clone --depth 1 --no-tags https://github.com/linuxjbl/DE1_Nios.git f:/verilog_sva_gh_scraper/data/full_repos/471595419
git clone --depth 1 --no-tags https://github.com/BartnickiMichal/Frequency-divider-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/471719008
git clone --depth 1 --no-tags https://github.com/sivaramprasanth/Vector_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/471772530
git clone --depth 1 --no-tags https://github.com/pedro-amp/ISL.git f:/verilog_sva_gh_scraper/data/full_repos/471825457
git clone --depth 1 --no-tags https://github.com/01fe20bec404/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/473956581
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220318.git f:/verilog_sva_gh_scraper/data/full_repos/473481868
git clone --depth 1 --no-tags https://github.com/alhamdany94/integrated_spekaer.git f:/verilog_sva_gh_scraper/data/full_repos/472359012
git clone --depth 1 --no-tags https://github.com/zbigos/wrapped_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/472547454
git clone --depth 1 --no-tags https://github.com/osmannevfel98/FiniteStateMachine.git f:/verilog_sva_gh_scraper/data/full_repos/472539004
git clone --depth 1 --no-tags https://github.com/Lan13/CODH.git f:/verilog_sva_gh_scraper/data/full_repos/473932871
git clone --depth 1 --no-tags https://github.com/KrishilGandhi/Intelligent-Traffic-light-Controller-using-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/473949323
git clone --depth 1 --no-tags https://github.com/01fe20bec404/SEQUENCE_DETECTOR.git f:/verilog_sva_gh_scraper/data/full_repos/473955149
git clone --depth 1 --no-tags https://github.com/01fe20bec427/fulladder.git f:/verilog_sva_gh_scraper/data/full_repos/473969016
git clone --depth 1 --no-tags https://github.com/phong2372/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/470631090
git clone --depth 1 --no-tags https://github.com/naiyu0609/Guessing-Number-Game.git f:/verilog_sva_gh_scraper/data/full_repos/468746619
git clone --depth 1 --no-tags https://github.com/ritikgargg/configurable-fabric.git f:/verilog_sva_gh_scraper/data/full_repos/473684356
git clone --depth 1 --no-tags https://github.com/01fe20bec415/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/473667432
git clone --depth 1 --no-tags https://github.com/Jpz-sdju/riscv24.git f:/verilog_sva_gh_scraper/data/full_repos/474117709
git clone --depth 1 --no-tags https://github.com/01fe20bec403/tic-tac-toe.git f:/verilog_sva_gh_scraper/data/full_repos/474572859
git clone --depth 1 --no-tags https://github.com/shubhi704/Mano-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/474572907
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Tic_Tac_Toe.git f:/verilog_sva_gh_scraper/data/full_repos/474554835
git clone --depth 1 --no-tags https://github.com/01fe20bec415/tik_tac_toe_game.git f:/verilog_sva_gh_scraper/data/full_repos/474405506
git clone --depth 1 --no-tags https://github.com/01fe20bec426/tic_tac_toe.git f:/verilog_sva_gh_scraper/data/full_repos/475014948
git clone --depth 1 --no-tags https://github.com/bodhiswattwa/8-Bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/475123715
git clone --depth 1 --no-tags https://github.com/uf123/1410932015.git f:/verilog_sva_gh_scraper/data/full_repos/474018263
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/2-1_MUX.git f:/verilog_sva_gh_scraper/data/full_repos/474026019
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Half_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/474034701
git clone --depth 1 --no-tags https://github.com/ninadshenvi/parking_system_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474088162
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/474088820
git clone --depth 1 --no-tags https://github.com/NabilYasser/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/475099931
git clone --depth 1 --no-tags https://github.com/RaviFrenustech/DE-Basic-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/473018003
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/Linear-Feedback-Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/472656634
git clone --depth 1 --no-tags https://github.com/alan9137/lecture_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/474735088
git clone --depth 1 --no-tags https://github.com/s1410932049/HW1.git f:/verilog_sva_gh_scraper/data/full_repos/473467952
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/472042407
git clone --depth 1 --no-tags https://github.com/Sammati-07/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/472031672
git clone --depth 1 --no-tags https://github.com/Kaveesha-98/CSD_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/471969433
git clone --depth 1 --no-tags https://github.com/aanujdu/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/472007943
git clone --depth 1 --no-tags https://github.com/abob208/IC_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/471897146
git clone --depth 1 --no-tags https://github.com/charan8095181918/Wending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/472071352
git clone --depth 1 --no-tags https://github.com/Falcons0214/risc-v-implement.git f:/verilog_sva_gh_scraper/data/full_repos/469653418
git clone --depth 1 --no-tags https://github.com/AhmedYounes22/DigitalSystem.git f:/verilog_sva_gh_scraper/data/full_repos/471723124
git clone --depth 1 --no-tags https://github.com/alex0652/HW1.git f:/verilog_sva_gh_scraper/data/full_repos/471719831
git clone --depth 1 --no-tags https://github.com/ashrafjfr/FPGA-Sound-Display-and-Games.git f:/verilog_sva_gh_scraper/data/full_repos/472262388
git clone --depth 1 --no-tags https://github.com/UncleZhang13/HDLbits_Answer.git f:/verilog_sva_gh_scraper/data/full_repos/468966015
git clone --depth 1 --no-tags https://github.com/6Kotnk/caravel_example.git f:/verilog_sva_gh_scraper/data/full_repos/468929885
git clone --depth 1 --no-tags https://github.com/ugur-er/Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/468895307
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/Some-verilog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/471166471
git clone --depth 1 --no-tags https://github.com/madalinnaionica/Maze.git f:/verilog_sva_gh_scraper/data/full_repos/468708921
git clone --depth 1 --no-tags https://github.com/Nikhil-2398/Data.git f:/verilog_sva_gh_scraper/data/full_repos/472861731
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/multiplication_fsm-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472390130
git clone --depth 1 --no-tags https://github.com/hemakongi/01FE19BEC251.git f:/verilog_sva_gh_scraper/data/full_repos/472452252
git clone --depth 1 --no-tags https://github.com/Raspberry-NQ/human-8bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/472586361
git clone --depth 1 --no-tags https://github.com/jiangaihui75/sobel.git f:/verilog_sva_gh_scraper/data/full_repos/468764820
git clone --depth 1 --no-tags https://github.com/JinRhim/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474730065
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Full-adder-verilog-code-.git f:/verilog_sva_gh_scraper/data/full_repos/472062599
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/472458358
git clone --depth 1 --no-tags https://github.com/Shehab-Naga/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/472515530
git clone --depth 1 --no-tags https://github.com/zbigos/caravel_tetris_on_silicon.git f:/verilog_sva_gh_scraper/data/full_repos/472516467
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Multiplication_usingP_Datapath_and_Controller_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/474029648
git clone --depth 1 --no-tags https://github.com/anyagessesse/GCTTT.git f:/verilog_sva_gh_scraper/data/full_repos/472952679
git clone --depth 1 --no-tags https://github.com/reedas/vgaSprite.git f:/verilog_sva_gh_scraper/data/full_repos/473147135
git clone --depth 1 --no-tags https://github.com/iangohy/drunkin_donut.git f:/verilog_sva_gh_scraper/data/full_repos/473260712
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/ripple_adder.git f:/verilog_sva_gh_scraper/data/full_repos/472816107
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/Ram.git f:/verilog_sva_gh_scraper/data/full_repos/472814842
git clone --depth 1 --no-tags https://github.com/alift99/LightsOutGame.git f:/verilog_sva_gh_scraper/data/full_repos/471860706
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/parking-system-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472307201
git clone --depth 1 --no-tags https://github.com/GyaFigaro/RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/472402346
git clone --depth 1 --no-tags https://github.com/01fe19bec085/assignment.git f:/verilog_sva_gh_scraper/data/full_repos/471982585
git clone --depth 1 --no-tags https://github.com/vanilyaliyogurt/raster_engine_mpw5.git f:/verilog_sva_gh_scraper/data/full_repos/472196771
git clone --depth 1 --no-tags https://github.com/G1Y2Z3/HW1.git f:/verilog_sva_gh_scraper/data/full_repos/472207365
git clone --depth 1 --no-tags https://github.com/dac70r/EE2026-Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/473440509
git clone --depth 1 --no-tags https://github.com/PedroAntunes178/iob-cva6.git f:/verilog_sva_gh_scraper/data/full_repos/473432014
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Full-subtractor-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/474055762
git clone --depth 1 --no-tags https://github.com/01fe20bec413/ASS_1.git f:/verilog_sva_gh_scraper/data/full_repos/473962543
git clone --depth 1 --no-tags https://github.com/01fe20bec426/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/473972702
git clone --depth 1 --no-tags https://github.com/Bao1012/bao.git f:/verilog_sva_gh_scraper/data/full_repos/473999250
git clone --depth 1 --no-tags https://github.com/frank355325/sdfg.git f:/verilog_sva_gh_scraper/data/full_repos/473986408
git clone --depth 1 --no-tags https://github.com/01fe20bec408/FULLADDER.git f:/verilog_sva_gh_scraper/data/full_repos/473988887
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/472809191
git clone --depth 1 --no-tags https://github.com/Romanchukk/I2Clcd2004A.git f:/verilog_sva_gh_scraper/data/full_repos/472914405
git clone --depth 1 --no-tags https://github.com/zchwsk/asyn_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/474355750
git clone --depth 1 --no-tags https://github.com/andrewgirgis18/DMA-Module.git f:/verilog_sva_gh_scraper/data/full_repos/474190618
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Ripple_adder.git f:/verilog_sva_gh_scraper/data/full_repos/472041001
git clone --depth 1 --no-tags https://github.com/santoshmudenur/RAM-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/472080842
git clone --depth 1 --no-tags https://github.com/themaxermister/16-bit-alu.git f:/verilog_sva_gh_scraper/data/full_repos/470281449
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_CONV.git f:/verilog_sva_gh_scraper/data/full_repos/470211445
git clone --depth 1 --no-tags https://github.com/Naderatef10/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/469913341
git clone --depth 1 --no-tags https://github.com/andars/4ft4.git f:/verilog_sva_gh_scraper/data/full_repos/470510190
git clone --depth 1 --no-tags https://github.com/mkelser/CS-552-Unpipelined-Microprocessor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/470797853
