
BaseProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e28  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08001fb8  08001fb8  00011fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002078  08002078  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08002078  08002078  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002078  08002078  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002078  08002078  00012078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800207c  0800207c  0001207c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08002080  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000088  08002108  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08002108  000202f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003d83  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000d91  00000000  00000000  00023e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000540  00000000  00000000  00024c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003cf  00000000  00000000  00025150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003443  00000000  00000000  0002551f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000509f  00000000  00000000  00028962  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005a460  00000000  00000000  0002da01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001d70  00000000  00000000  00087e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00089bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001fa0 	.word	0x08001fa0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08001fa0 	.word	0x08001fa0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000270:	b480      	push	{r7}
 8000272:	b08b      	sub	sp, #44	; 0x2c
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000278:	2300      	movs	r3, #0
 800027a:	623b      	str	r3, [r7, #32]
 800027c:	2300      	movs	r3, #0
 800027e:	61fb      	str	r3, [r7, #28]
 8000280:	2300      	movs	r3, #0
 8000282:	61bb      	str	r3, [r7, #24]
 8000284:	2300      	movs	r3, #0
 8000286:	617b      	str	r3, [r7, #20]
 8000288:	2300      	movs	r3, #0
 800028a:	613b      	str	r3, [r7, #16]
 800028c:	2300      	movs	r3, #0
 800028e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000290:	2300      	movs	r3, #0
 8000292:	60fb      	str	r3, [r7, #12]
 8000294:	2300      	movs	r3, #0
 8000296:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000298:	4b8b      	ldr	r3, [pc, #556]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	f003 030c 	and.w	r3, r3, #12
 80002a0:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 80002a2:	6a3b      	ldr	r3, [r7, #32]
 80002a4:	2b08      	cmp	r3, #8
 80002a6:	d011      	beq.n	80002cc <RCC_GetClocksFreq+0x5c>
 80002a8:	6a3b      	ldr	r3, [r7, #32]
 80002aa:	2b08      	cmp	r3, #8
 80002ac:	d837      	bhi.n	800031e <RCC_GetClocksFreq+0xae>
 80002ae:	6a3b      	ldr	r3, [r7, #32]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d003      	beq.n	80002bc <RCC_GetClocksFreq+0x4c>
 80002b4:	6a3b      	ldr	r3, [r7, #32]
 80002b6:	2b04      	cmp	r3, #4
 80002b8:	d004      	beq.n	80002c4 <RCC_GetClocksFreq+0x54>
 80002ba:	e030      	b.n	800031e <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	4a83      	ldr	r2, [pc, #524]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 80002c0:	601a      	str	r2, [r3, #0]
      break;
 80002c2:	e030      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	4a81      	ldr	r2, [pc, #516]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 80002c8:	601a      	str	r2, [r3, #0]
      break;
 80002ca:	e02c      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80002cc:	4b7e      	ldr	r3, [pc, #504]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80002ce:	685b      	ldr	r3, [r3, #4]
 80002d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80002d4:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80002d6:	4b7c      	ldr	r3, [pc, #496]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80002d8:	685b      	ldr	r3, [r3, #4]
 80002da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002de:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 80002e0:	69fb      	ldr	r3, [r7, #28]
 80002e2:	0c9b      	lsrs	r3, r3, #18
 80002e4:	3302      	adds	r3, #2
 80002e6:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 80002e8:	69bb      	ldr	r3, [r7, #24]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d105      	bne.n	80002fa <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	4a77      	ldr	r2, [pc, #476]	; (80004d0 <RCC_GetClocksFreq+0x260>)
 80002f2:	fb02 f303 	mul.w	r3, r2, r3
 80002f6:	627b      	str	r3, [r7, #36]	; 0x24
 80002f8:	e00d      	b.n	8000316 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80002fa:	4b73      	ldr	r3, [pc, #460]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80002fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002fe:	f003 030f 	and.w	r3, r3, #15
 8000302:	3301      	adds	r3, #1
 8000304:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000306:	4a71      	ldr	r2, [pc, #452]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	fbb2 f2f3 	udiv	r2, r2, r3
 800030e:	69fb      	ldr	r3, [r7, #28]
 8000310:	fb02 f303 	mul.w	r3, r2, r3
 8000314:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800031a:	601a      	str	r2, [r3, #0]
      break;
 800031c:	e003      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a6a      	ldr	r2, [pc, #424]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000322:	601a      	str	r2, [r3, #0]
      break;
 8000324:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000326:	4b68      	ldr	r3, [pc, #416]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800032e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000330:	6a3b      	ldr	r3, [r7, #32]
 8000332:	091b      	lsrs	r3, r3, #4
 8000334:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000336:	4a67      	ldr	r2, [pc, #412]	; (80004d4 <RCC_GetClocksFreq+0x264>)
 8000338:	6a3b      	ldr	r3, [r7, #32]
 800033a:	4413      	add	r3, r2
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	b2db      	uxtb	r3, r3
 8000340:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	68bb      	ldr	r3, [r7, #8]
 8000348:	40da      	lsrs	r2, r3
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800034e:	4b5e      	ldr	r3, [pc, #376]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000356:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000358:	6a3b      	ldr	r3, [r7, #32]
 800035a:	0a1b      	lsrs	r3, r3, #8
 800035c:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 800035e:	4a5d      	ldr	r2, [pc, #372]	; (80004d4 <RCC_GetClocksFreq+0x264>)
 8000360:	6a3b      	ldr	r3, [r7, #32]
 8000362:	4413      	add	r3, r2
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	b2db      	uxtb	r3, r3
 8000368:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	685a      	ldr	r2, [r3, #4]
 800036e:	693b      	ldr	r3, [r7, #16]
 8000370:	40da      	lsrs	r2, r3
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000376:	4b54      	ldr	r3, [pc, #336]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000378:	685b      	ldr	r3, [r3, #4]
 800037a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800037e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000380:	6a3b      	ldr	r3, [r7, #32]
 8000382:	0adb      	lsrs	r3, r3, #11
 8000384:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000386:	4a53      	ldr	r2, [pc, #332]	; (80004d4 <RCC_GetClocksFreq+0x264>)
 8000388:	6a3b      	ldr	r3, [r7, #32]
 800038a:	4413      	add	r3, r2
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	b2db      	uxtb	r3, r3
 8000390:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	685a      	ldr	r2, [r3, #4]
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	40da      	lsrs	r2, r3
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 800039e:	4b4a      	ldr	r3, [pc, #296]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80003a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003a2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80003a6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 80003a8:	6a3b      	ldr	r3, [r7, #32]
 80003aa:	091b      	lsrs	r3, r3, #4
 80003ac:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003ae:	4a4a      	ldr	r2, [pc, #296]	; (80004d8 <RCC_GetClocksFreq+0x268>)
 80003b0:	6a3b      	ldr	r3, [r7, #32]
 80003b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003b6:	b29b      	uxth	r3, r3
 80003b8:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 80003ba:	693b      	ldr	r3, [r7, #16]
 80003bc:	f003 0310 	and.w	r3, r3, #16
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d006      	beq.n	80003d2 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 80003c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003c6:	693b      	ldr	r3, [r7, #16]
 80003c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	611a      	str	r2, [r3, #16]
 80003d0:	e003      	b.n	80003da <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 80003da:	4b3b      	ldr	r3, [pc, #236]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80003dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003de:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 80003e2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 80003e4:	6a3b      	ldr	r3, [r7, #32]
 80003e6:	0a5b      	lsrs	r3, r3, #9
 80003e8:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003ea:	4a3b      	ldr	r2, [pc, #236]	; (80004d8 <RCC_GetClocksFreq+0x268>)
 80003ec:	6a3b      	ldr	r3, [r7, #32]
 80003ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003f2:	b29b      	uxth	r3, r3
 80003f4:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 80003f6:	693b      	ldr	r3, [r7, #16]
 80003f8:	f003 0310 	and.w	r3, r3, #16
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d006      	beq.n	800040e <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000402:	693b      	ldr	r3, [r7, #16]
 8000404:	fbb2 f2f3 	udiv	r2, r2, r3
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	615a      	str	r2, [r3, #20]
 800040c:	e003      	b.n	8000416 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000416:	4b2c      	ldr	r3, [pc, #176]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041a:	f003 0310 	and.w	r3, r3, #16
 800041e:	2b10      	cmp	r3, #16
 8000420:	d003      	beq.n	800042a <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4a29      	ldr	r2, [pc, #164]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000426:	619a      	str	r2, [r3, #24]
 8000428:	e003      	b.n	8000432 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681a      	ldr	r2, [r3, #0]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000432:	4b25      	ldr	r3, [pc, #148]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000436:	f003 0320 	and.w	r3, r3, #32
 800043a:	2b20      	cmp	r3, #32
 800043c:	d003      	beq.n	8000446 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a22      	ldr	r2, [pc, #136]	; (80004cc <RCC_GetClocksFreq+0x25c>)
 8000442:	61da      	str	r2, [r3, #28]
 8000444:	e003      	b.n	800044e <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800044e:	4b1e      	ldr	r3, [pc, #120]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800045a:	d10d      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000462:	429a      	cmp	r2, r3
 8000464:	d108      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	68bb      	ldr	r3, [r7, #8]
 800046a:	429a      	cmp	r2, r3
 800046c:	d104      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 800046e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000470:	005a      	lsls	r2, r3, #1
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	621a      	str	r2, [r3, #32]
 8000476:	e003      	b.n	8000480 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68da      	ldr	r2, [r3, #12]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000480:	4b11      	ldr	r3, [pc, #68]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 8000482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000484:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800048c:	d10d      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000494:	429a      	cmp	r2, r3
 8000496:	d108      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	68bb      	ldr	r3, [r7, #8]
 800049c:	429a      	cmp	r2, r3
 800049e:	d104      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 80004a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004a2:	005a      	lsls	r2, r3, #1
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	625a      	str	r2, [r3, #36]	; 0x24
 80004a8:	e003      	b.n	80004b2 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	68da      	ldr	r2, [r3, #12]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 80004b2:	4b05      	ldr	r3, [pc, #20]	; (80004c8 <RCC_GetClocksFreq+0x258>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b6:	f003 0303 	and.w	r3, r3, #3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d10e      	bne.n	80004dc <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	68da      	ldr	r2, [r3, #12]
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	629a      	str	r2, [r3, #40]	; 0x28
 80004c6:	e028      	b.n	800051a <RCC_GetClocksFreq+0x2aa>
 80004c8:	40021000 	.word	0x40021000
 80004cc:	007a1200 	.word	0x007a1200
 80004d0:	003d0900 	.word	0x003d0900
 80004d4:	20000000 	.word	0x20000000
 80004d8:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 80004dc:	4b6c      	ldr	r3, [pc, #432]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80004de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e0:	f003 0303 	and.w	r3, r3, #3
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d104      	bne.n	80004f2 <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	629a      	str	r2, [r3, #40]	; 0x28
 80004f0:	e013      	b.n	800051a <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 80004f2:	4b67      	ldr	r3, [pc, #412]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	f003 0303 	and.w	r3, r3, #3
 80004fa:	2b02      	cmp	r3, #2
 80004fc:	d104      	bne.n	8000508 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000504:	629a      	str	r2, [r3, #40]	; 0x28
 8000506:	e008      	b.n	800051a <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000508:	4b61      	ldr	r3, [pc, #388]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800050a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050c:	f003 0303 	and.w	r3, r3, #3
 8000510:	2b03      	cmp	r3, #3
 8000512:	d102      	bne.n	800051a <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	4a5f      	ldr	r2, [pc, #380]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000518:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 800051a:	4b5d      	ldr	r3, [pc, #372]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000522:	2b00      	cmp	r3, #0
 8000524:	d104      	bne.n	8000530 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	689a      	ldr	r2, [r3, #8]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	62da      	str	r2, [r3, #44]	; 0x2c
 800052e:	e021      	b.n	8000574 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000530:	4b57      	ldr	r3, [pc, #348]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000534:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800053c:	d104      	bne.n	8000548 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	62da      	str	r2, [r3, #44]	; 0x2c
 8000546:	e015      	b.n	8000574 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8000548:	4b51      	ldr	r3, [pc, #324]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800054a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000550:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000554:	d104      	bne.n	8000560 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800055c:	62da      	str	r2, [r3, #44]	; 0x2c
 800055e:	e009      	b.n	8000574 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8000560:	4b4b      	ldr	r3, [pc, #300]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000564:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000568:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800056c:	d102      	bne.n	8000574 <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4a48      	ldr	r2, [pc, #288]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000572:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8000574:	4b46      	ldr	r3, [pc, #280]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000578:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800057c:	2b00      	cmp	r3, #0
 800057e:	d104      	bne.n	800058a <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689a      	ldr	r2, [r3, #8]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	631a      	str	r2, [r3, #48]	; 0x30
 8000588:	e021      	b.n	80005ce <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 800058a:	4b41      	ldr	r3, [pc, #260]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000592:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000596:	d104      	bne.n	80005a2 <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	631a      	str	r2, [r3, #48]	; 0x30
 80005a0:	e015      	b.n	80005ce <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80005a2:	4b3b      	ldr	r3, [pc, #236]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80005ae:	d104      	bne.n	80005ba <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005b6:	631a      	str	r2, [r3, #48]	; 0x30
 80005b8:	e009      	b.n	80005ce <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 80005ba:	4b35      	ldr	r3, [pc, #212]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005c2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80005c6:	d102      	bne.n	80005ce <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	4a32      	ldr	r2, [pc, #200]	; (8000694 <RCC_GetClocksFreq+0x424>)
 80005cc:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 80005ce:	4b30      	ldr	r3, [pc, #192]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d104      	bne.n	80005e4 <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	689a      	ldr	r2, [r3, #8]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	635a      	str	r2, [r3, #52]	; 0x34
 80005e2:	e021      	b.n	8000628 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 80005e4:	4b2a      	ldr	r3, [pc, #168]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80005f0:	d104      	bne.n	80005fc <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	635a      	str	r2, [r3, #52]	; 0x34
 80005fa:	e015      	b.n	8000628 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 80005fc:	4b24      	ldr	r3, [pc, #144]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000600:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000604:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000608:	d104      	bne.n	8000614 <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000610:	635a      	str	r2, [r3, #52]	; 0x34
 8000612:	e009      	b.n	8000628 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8000614:	4b1e      	ldr	r3, [pc, #120]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000618:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800061c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000620:	d102      	bne.n	8000628 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000626:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8000628:	4b19      	ldr	r3, [pc, #100]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800062a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000630:	2b00      	cmp	r3, #0
 8000632:	d104      	bne.n	800063e <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	689a      	ldr	r2, [r3, #8]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 800063c:	e021      	b.n	8000682 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 800063e:	4b14      	ldr	r3, [pc, #80]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000646:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800064a:	d104      	bne.n	8000656 <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000654:	e015      	b.n	8000682 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8000656:	4b0e      	ldr	r3, [pc, #56]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800065e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000662:	d104      	bne.n	800066e <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800066a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800066c:	e009      	b.n	8000682 <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 800066e:	4b08      	ldr	r3, [pc, #32]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000676:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800067a:	d102      	bne.n	8000682 <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	4a05      	ldr	r2, [pc, #20]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000682:	bf00      	nop
 8000684:	372c      	adds	r7, #44	; 0x2c
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40021000 	.word	0x40021000
 8000694:	007a1200 	.word	0x007a1200

08000698 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 80006a4:	887b      	ldrh	r3, [r7, #2]
 80006a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80006aa:	b29a      	uxth	r2, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 80006bc:	b480      	push	{r7}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	4613      	mov	r3, r2
 80006c8:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61bb      	str	r3, [r7, #24]
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	0a1b      	lsrs	r3, r3, #8
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80006ee:	2201      	movs	r2, #1
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	fa02 f303 	lsl.w	r3, r2, r3
 80006f6:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d103      	bne.n	8000706 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3304      	adds	r3, #4
 8000702:	61fb      	str	r3, [r7, #28]
 8000704:	e005      	b.n	8000712 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	2b03      	cmp	r3, #3
 800070a:	d102      	bne.n	8000712 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 800070c:	69fb      	ldr	r3, [r7, #28]
 800070e:	3308      	adds	r3, #8
 8000710:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d006      	beq.n	8000726 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000718:	69fb      	ldr	r3, [r7, #28]
 800071a:	6819      	ldr	r1, [r3, #0]
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	693a      	ldr	r2, [r7, #16]
 8000720:	430a      	orrs	r2, r1
 8000722:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000724:	e006      	b.n	8000734 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	6819      	ldr	r1, [r3, #0]
 800072a:	693b      	ldr	r3, [r7, #16]
 800072c:	43da      	mvns	r2, r3
 800072e:	69fb      	ldr	r3, [r7, #28]
 8000730:	400a      	ands	r2, r1
 8000732:	601a      	str	r2, [r3, #0]
}
 8000734:	bf00      	nop
 8000736:	3724      	adds	r7, #36	; 0x24
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr

08000740 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800074a:	2300      	movs	r3, #0
 800074c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	69da      	ldr	r2, [r3, #28]
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	4013      	ands	r3, r2
 8000756:	2b00      	cmp	r3, #0
 8000758:	d002      	beq.n	8000760 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 800075a:	2301      	movs	r3, #1
 800075c:	73fb      	strb	r3, [r7, #15]
 800075e:	e001      	b.n	8000764 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8000760:	2300      	movs	r3, #0
 8000762:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000764:	7bfb      	ldrb	r3, [r7, #15]
}
 8000766:	4618      	mov	r0, r3
 8000768:	3714      	adds	r7, #20
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr

08000772 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8000772:	b480      	push	{r7}
 8000774:	b087      	sub	sp, #28
 8000776:	af00      	add	r7, sp, #0
 8000778:	6078      	str	r0, [r7, #4]
 800077a:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000788:	2300      	movs	r3, #0
 800078a:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	b29b      	uxth	r3, r3
 8000790:	0a1b      	lsrs	r3, r3, #8
 8000792:	b29b      	uxth	r3, r3
 8000794:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800079c:	2201      	movs	r2, #1
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	fa02 f303 	lsl.w	r3, r2, r3
 80007a4:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d105      	bne.n	80007b8 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	4013      	ands	r3, r2
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	e00d      	b.n	80007d4 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	2b02      	cmp	r3, #2
 80007bc:	d105      	bne.n	80007ca <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	697a      	ldr	r2, [r7, #20]
 80007c4:	4013      	ands	r3, r2
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	e004      	b.n	80007d4 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	689b      	ldr	r3, [r3, #8]
 80007ce:	697a      	ldr	r2, [r7, #20]
 80007d0:	4013      	ands	r3, r2
 80007d2:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	0c1b      	lsrs	r3, r3, #16
 80007d8:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80007da:	2201      	movs	r2, #1
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	69db      	ldr	r3, [r3, #28]
 80007e8:	68fa      	ldr	r2, [r7, #12]
 80007ea:	4013      	ands	r3, r2
 80007ec:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d005      	beq.n	8000800 <USART_GetITStatus+0x8e>
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d002      	beq.n	8000800 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 80007fa:	2301      	movs	r3, #1
 80007fc:	74fb      	strb	r3, [r7, #19]
 80007fe:	e001      	b.n	8000804 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8000800:	2300      	movs	r3, #0
 8000802:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000804:	7cfb      	ldrb	r3, [r7, #19]
}
 8000806:	4618      	mov	r0, r3
 8000808:	371c      	adds	r7, #28
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
	...

08000814 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	f003 031f 	and.w	r3, r3, #31
 8000824:	2201      	movs	r2, #1
 8000826:	fa02 f103 	lsl.w	r1, r2, r3
 800082a:	4a06      	ldr	r2, [pc, #24]	; (8000844 <NVIC_EnableIRQ+0x30>)
 800082c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000830:	095b      	lsrs	r3, r3, #5
 8000832:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000836:	bf00      	nop
 8000838:	370c      	adds	r7, #12
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	e000e100 	.word	0xe000e100

08000848 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	b29b      	uxth	r3, r3
 8000856:	4619      	mov	r1, r3
 8000858:	4807      	ldr	r0, [pc, #28]	; (8000878 <uart_put_char+0x30>)
 800085a:	f7ff ff1d 	bl	8000698 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 800085e:	bf00      	nop
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	4805      	ldr	r0, [pc, #20]	; (8000878 <uart_put_char+0x30>)
 8000864:	f7ff ff6c 	bl	8000740 <USART_GetFlagStatus>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d0f8      	beq.n	8000860 <uart_put_char+0x18>
}
 800086e:	bf00      	nop
 8000870:	bf00      	nop
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40004400 	.word	0x40004400

0800087c <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b086      	sub	sp, #24
 8000880:	af00      	add	r7, sp, #0
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	607a      	str	r2, [r7, #4]
 8000888:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 800088a:	2300      	movs	r3, #0
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	e012      	b.n	80008b6 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	687a      	ldr	r2, [r7, #4]
 8000894:	4413      	add	r3, r2
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	2b0a      	cmp	r3, #10
 800089a:	d102      	bne.n	80008a2 <_write_r+0x26>
            uart_put_char('\r');
 800089c:	200d      	movs	r0, #13
 800089e:	f7ff ffd3 	bl	8000848 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	4413      	add	r3, r2
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff ffcc 	bl	8000848 <uart_put_char>
    for (n = 0; n < len; n++) {
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	3301      	adds	r3, #1
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	697a      	ldr	r2, [r7, #20]
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	dbe8      	blt.n	8000890 <_write_r+0x14>
    }

    return len;
 80008be:	683b      	ldr	r3, [r7, #0]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3718      	adds	r7, #24
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 80008cc:	4915      	ldr	r1, [pc, #84]	; (8000924 <USART2_IRQHandler+0x5c>)
 80008ce:	4816      	ldr	r0, [pc, #88]	; (8000928 <USART2_IRQHandler+0x60>)
 80008d0:	f7ff ff4f 	bl	8000772 <USART_GetITStatus>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d021      	beq.n	800091e <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 80008da:	4b13      	ldr	r3, [pc, #76]	; (8000928 <USART2_IRQHandler+0x60>)
 80008dc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80008de:	b299      	uxth	r1, r3
 80008e0:	4b12      	ldr	r3, [pc, #72]	; (800092c <USART2_IRQHandler+0x64>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	1c5a      	adds	r2, r3, #1
 80008e8:	b2d0      	uxtb	r0, r2
 80008ea:	4a10      	ldr	r2, [pc, #64]	; (800092c <USART2_IRQHandler+0x64>)
 80008ec:	7010      	strb	r0, [r2, #0]
 80008ee:	461a      	mov	r2, r3
 80008f0:	b2c9      	uxtb	r1, r1
 80008f2:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <USART2_IRQHandler+0x68>)
 80008f4:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 80008f6:	4b0f      	ldr	r3, [pc, #60]	; (8000934 <USART2_IRQHandler+0x6c>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	2bff      	cmp	r3, #255	; 0xff
 80008fe:	d107      	bne.n	8000910 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8000900:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <USART2_IRQHandler+0x70>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	3301      	adds	r3, #1
 8000908:	b2da      	uxtb	r2, r3
 800090a:	4b0b      	ldr	r3, [pc, #44]	; (8000938 <USART2_IRQHandler+0x70>)
 800090c:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 800090e:	e006      	b.n	800091e <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8000910:	4b08      	ldr	r3, [pc, #32]	; (8000934 <USART2_IRQHandler+0x6c>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	b2db      	uxtb	r3, r3
 8000916:	3301      	adds	r3, #1
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <USART2_IRQHandler+0x6c>)
 800091c:	701a      	strb	r2, [r3, #0]
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	00050105 	.word	0x00050105
 8000928:	40004400 	.word	0x40004400
 800092c:	200001a4 	.word	0x200001a4
 8000930:	200000a4 	.word	0x200000a4
 8000934:	200001a6 	.word	0x200001a6
 8000938:	200001a5 	.word	0x200001a5

0800093c <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b094      	sub	sp, #80	; 0x50
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8000944:	4b86      	ldr	r3, [pc, #536]	; (8000b60 <uart_init+0x224>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	689b      	ldr	r3, [r3, #8]
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f000 fbe3 	bl	8001118 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8000952:	4b83      	ldr	r3, [pc, #524]	; (8000b60 <uart_init+0x224>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f000 fbdc 	bl	8001118 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8000960:	4b80      	ldr	r3, [pc, #512]	; (8000b64 <uart_init+0x228>)
 8000962:	695b      	ldr	r3, [r3, #20]
 8000964:	4a7f      	ldr	r2, [pc, #508]	; (8000b64 <uart_init+0x228>)
 8000966:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800096a:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 800096c:	4b7d      	ldr	r3, [pc, #500]	; (8000b64 <uart_init+0x228>)
 800096e:	69db      	ldr	r3, [r3, #28]
 8000970:	4a7c      	ldr	r2, [pc, #496]	; (8000b64 <uart_init+0x228>)
 8000972:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000976:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8000978:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800097c:	6a1b      	ldr	r3, [r3, #32]
 800097e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000982:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000986:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8000988:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800098c:	6a1b      	ldr	r3, [r3, #32]
 800098e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000992:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000996:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8000998:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800099c:	6a1b      	ldr	r3, [r3, #32]
 800099e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80009a6:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 80009a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009ac:	6a1b      	ldr	r3, [r3, #32]
 80009ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009b2:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80009b6:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 80009b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80009c6:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80009c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009cc:	689b      	ldr	r3, [r3, #8]
 80009ce:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009d2:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80009d6:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 80009d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009dc:	889b      	ldrh	r3, [r3, #4]
 80009de:	b29b      	uxth	r3, r3
 80009e0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009e4:	f023 030c 	bic.w	r3, r3, #12
 80009e8:	b29b      	uxth	r3, r3
 80009ea:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80009ec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009f4:	8892      	ldrh	r2, [r2, #4]
 80009f6:	b292      	uxth	r2, r2
 80009f8:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 80009fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a08:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000a0a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a14:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000a18:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8000a1a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a28:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000a2a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a34:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000a38:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000a3a:	4b4b      	ldr	r3, [pc, #300]	; (8000b68 <uart_init+0x22c>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a4a      	ldr	r2, [pc, #296]	; (8000b68 <uart_init+0x22c>)
 8000a40:	f023 0301 	bic.w	r3, r3, #1
 8000a44:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000a46:	4b48      	ldr	r3, [pc, #288]	; (8000b68 <uart_init+0x22c>)
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	4a47      	ldr	r2, [pc, #284]	; (8000b68 <uart_init+0x22c>)
 8000a4c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a50:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8000a52:	4b45      	ldr	r3, [pc, #276]	; (8000b68 <uart_init+0x22c>)
 8000a54:	4a44      	ldr	r2, [pc, #272]	; (8000b68 <uart_init+0x22c>)
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000a5a:	4b43      	ldr	r3, [pc, #268]	; (8000b68 <uart_init+0x22c>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a42      	ldr	r2, [pc, #264]	; (8000b68 <uart_init+0x22c>)
 8000a60:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a64:	f023 030c 	bic.w	r3, r3, #12
 8000a68:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000a6a:	4b3f      	ldr	r3, [pc, #252]	; (8000b68 <uart_init+0x22c>)
 8000a6c:	4a3e      	ldr	r2, [pc, #248]	; (8000b68 <uart_init+0x22c>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8000a72:	4b3d      	ldr	r3, [pc, #244]	; (8000b68 <uart_init+0x22c>)
 8000a74:	4a3c      	ldr	r2, [pc, #240]	; (8000b68 <uart_init+0x22c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000a7a:	4b3b      	ldr	r3, [pc, #236]	; (8000b68 <uart_init+0x22c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a3a      	ldr	r2, [pc, #232]	; (8000b68 <uart_init+0x22c>)
 8000a80:	f043 030c 	orr.w	r3, r3, #12
 8000a84:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000a86:	4b38      	ldr	r3, [pc, #224]	; (8000b68 <uart_init+0x22c>)
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	4a37      	ldr	r2, [pc, #220]	; (8000b68 <uart_init+0x22c>)
 8000a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a90:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8000a92:	4b35      	ldr	r3, [pc, #212]	; (8000b68 <uart_init+0x22c>)
 8000a94:	4a34      	ldr	r2, [pc, #208]	; (8000b68 <uart_init+0x22c>)
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	647b      	str	r3, [r7, #68]	; 0x44
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000aa6:	f107 0308 	add.w	r3, r7, #8
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff fbe0 	bl	8000270 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8000ab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ab2:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000ab4:	4b2c      	ldr	r3, [pc, #176]	; (8000b68 <uart_init+0x22c>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d010      	beq.n	8000ae2 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8000ac0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ac2:	005a      	lsls	r2, r3, #1
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aca:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8000acc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ad6:	6879      	ldr	r1, [r7, #4]
 8000ad8:	fb01 f202 	mul.w	r2, r1, r2
 8000adc:	1a9b      	subs	r3, r3, r2
 8000ade:	64bb      	str	r3, [r7, #72]	; 0x48
 8000ae0:	e00d      	b.n	8000afe <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8000ae2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aea:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8000aec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000aee:	687a      	ldr	r2, [r7, #4]
 8000af0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000af4:	6879      	ldr	r1, [r7, #4]
 8000af6:	fb01 f202 	mul.w	r2, r1, r2
 8000afa:	1a9b      	subs	r3, r3, r2
 8000afc:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	085b      	lsrs	r3, r3, #1
 8000b02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d302      	bcc.n	8000b0e <uart_init+0x1d2>
        divider++;
 8000b08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000b0e:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <uart_init+0x22c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d00b      	beq.n	8000b32 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b1c:	085b      	lsrs	r3, r3, #1
 8000b1e:	f003 0307 	and.w	r3, r3, #7
 8000b22:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000b24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b26:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000b32:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <uart_init+0x22c>)
 8000b34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b36:	b292      	uxth	r2, r2
 8000b38:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <uart_init+0x22c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	; (8000b68 <uart_init+0x22c>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000b46:	2201      	movs	r2, #1
 8000b48:	4908      	ldr	r1, [pc, #32]	; (8000b6c <uart_init+0x230>)
 8000b4a:	4807      	ldr	r0, [pc, #28]	; (8000b68 <uart_init+0x22c>)
 8000b4c:	f7ff fdb6 	bl	80006bc <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000b50:	2026      	movs	r0, #38	; 0x26
 8000b52:	f7ff fe5f 	bl	8000814 <NVIC_EnableIRQ>
}
 8000b56:	bf00      	nop
 8000b58:	3750      	adds	r7, #80	; 0x50
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	20000084 	.word	0x20000084
 8000b64:	40021000 	.word	0x40021000
 8000b68:	40004400 	.word	0x40004400
 8000b6c:	00050105 	.word	0x00050105

08000b70 <clrscr>:
void resetbgcolor() {
// gray on black text, no underline, no blink, no reverse
  printf("%c[m", ESC);
}

void clrscr() {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	printf("%c[2J", ESC);
 8000b74:	211b      	movs	r1, #27
 8000b76:	4804      	ldr	r0, [pc, #16]	; (8000b88 <clrscr+0x18>)
 8000b78:	f000 fab4 	bl	80010e4 <iprintf>
	printf("%c[H", ESC);
 8000b7c:	211b      	movs	r1, #27
 8000b7e:	4803      	ldr	r0, [pc, #12]	; (8000b8c <clrscr+0x1c>)
 8000b80:	f000 fab0 	bl	80010e4 <iprintf>
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	08001fe4 	.word	0x08001fe4
 8000b8c:	08001fec 	.word	0x08001fec

08000b90 <gotoxy>:
void clreol() {
	printf("%c[K", ESC);
}


void gotoxy(uint8_t x, uint8_t y){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	460a      	mov	r2, r1
 8000b9a:	71fb      	strb	r3, [r7, #7]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	71bb      	strb	r3, [r7, #6]
	printf("%c[%d;%dH", ESC, y, x);
 8000ba0:	79ba      	ldrb	r2, [r7, #6]
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	211b      	movs	r1, #27
 8000ba6:	4803      	ldr	r0, [pc, #12]	; (8000bb4 <gotoxy+0x24>)
 8000ba8:	f000 fa9c 	bl	80010e4 <iprintf>
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	08001ffc 	.word	0x08001ffc

08000bb8 <main>:




int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0



	// Setup communication with the PC
	uart_init(9600);
 8000bbc:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8000bc0:	f7ff febc 	bl	800093c <uart_init>



	drawWindow(20,13);
 8000bc4:	210d      	movs	r1, #13
 8000bc6:	2014      	movs	r0, #20
 8000bc8:	f000 f801 	bl	8000bce <drawWindow>





	while (1) { }
 8000bcc:	e7fe      	b.n	8000bcc <main+0x14>

08000bce <drawWindow>:
#include "ansi.h"




int drawWindow(int w, int h) {
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b08c      	sub	sp, #48	; 0x30
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
 8000bd6:	6039      	str	r1, [r7, #0]

    //style of window
    int hline = 205;
 8000bd8:	23cd      	movs	r3, #205	; 0xcd
 8000bda:	61fb      	str	r3, [r7, #28]
    int vline = 186;
 8000bdc:	23ba      	movs	r3, #186	; 0xba
 8000bde:	61bb      	str	r3, [r7, #24]
    int topleft = 201;
 8000be0:	23c9      	movs	r3, #201	; 0xc9
 8000be2:	617b      	str	r3, [r7, #20]
    int topright = 187;
 8000be4:	23bb      	movs	r3, #187	; 0xbb
 8000be6:	613b      	str	r3, [r7, #16]
    int bottomleft = 200;
 8000be8:	23c8      	movs	r3, #200	; 0xc8
 8000bea:	60fb      	str	r3, [r7, #12]
    int bottomright = 188;
 8000bec:	23bc      	movs	r3, #188	; 0xbc
 8000bee:	60bb      	str	r3, [r7, #8]

    clrscr();
 8000bf0:	f7ff ffbe 	bl	8000b70 <clrscr>

for (int i = 0; i < h; i++) {
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000bf8:	e06d      	b.n	8000cd6 <drawWindow+0x108>
    if (i == 0) {
 8000bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d143      	bne.n	8000c88 <drawWindow+0xba>
        for (int j = 0; j < w; j++) {
 8000c00:	2300      	movs	r3, #0
 8000c02:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c04:	e015      	b.n	8000c32 <drawWindow+0x64>
            if (j == 0) {
 8000c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d103      	bne.n	8000c14 <drawWindow+0x46>
                printf("%c", topleft);
 8000c0c:	6978      	ldr	r0, [r7, #20]
 8000c0e:	f000 fa7b 	bl	8001108 <putchar>
 8000c12:	e00b      	b.n	8000c2c <drawWindow+0x5e>
            } else if (j == w-1) {
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d103      	bne.n	8000c26 <drawWindow+0x58>
                printf("%c", topright);
 8000c1e:	6938      	ldr	r0, [r7, #16]
 8000c20:	f000 fa72 	bl	8001108 <putchar>
 8000c24:	e002      	b.n	8000c2c <drawWindow+0x5e>
            } else {
                printf("%c", hline);
 8000c26:	69f8      	ldr	r0, [r7, #28]
 8000c28:	f000 fa6e 	bl	8001108 <putchar>
        for (int j = 0; j < w; j++) {
 8000c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c2e:	3301      	adds	r3, #1
 8000c30:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	dbe5      	blt.n	8000c06 <drawWindow+0x38>
            }
            }


        for(int k = 1; k < h-2; k++){
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
 8000c3e:	e01a      	b.n	8000c76 <drawWindow+0xa8>
        gotoxy(1,k+1);
 8000c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	3301      	adds	r3, #1
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	4619      	mov	r1, r3
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	f7ff ffa0 	bl	8000b90 <gotoxy>
        printf("%c", 186);
 8000c50:	20ba      	movs	r0, #186	; 0xba
 8000c52:	f000 fa59 	bl	8001108 <putchar>
        gotoxy(w,k+1);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	3301      	adds	r3, #1
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	4619      	mov	r1, r3
 8000c64:	4610      	mov	r0, r2
 8000c66:	f7ff ff93 	bl	8000b90 <gotoxy>
        printf("%c", 186);
 8000c6a:	20ba      	movs	r0, #186	; 0xba
 8000c6c:	f000 fa4c 	bl	8001108 <putchar>
        for(int k = 1; k < h-2; k++){
 8000c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c72:	3301      	adds	r3, #1
 8000c74:	627b      	str	r3, [r7, #36]	; 0x24
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	3b02      	subs	r3, #2
 8000c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	dbdf      	blt.n	8000c40 <drawWindow+0x72>
        }

        printf("\n");
 8000c80:	200a      	movs	r0, #10
 8000c82:	f000 fa41 	bl	8001108 <putchar>
 8000c86:	e023      	b.n	8000cd0 <drawWindow+0x102>




    } else if (i == h-1) {
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	3b01      	subs	r3, #1
 8000c8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d11d      	bne.n	8000cce <drawWindow+0x100>
        for (int j = 0; j < w; j++) {
 8000c92:	2300      	movs	r3, #0
 8000c94:	623b      	str	r3, [r7, #32]
 8000c96:	e015      	b.n	8000cc4 <drawWindow+0xf6>
            if (j == 0) {
 8000c98:	6a3b      	ldr	r3, [r7, #32]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d103      	bne.n	8000ca6 <drawWindow+0xd8>
                printf("%c", bottomleft);
 8000c9e:	68f8      	ldr	r0, [r7, #12]
 8000ca0:	f000 fa32 	bl	8001108 <putchar>
 8000ca4:	e00b      	b.n	8000cbe <drawWindow+0xf0>
            } else if (j == w-1) {
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	3b01      	subs	r3, #1
 8000caa:	6a3a      	ldr	r2, [r7, #32]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d103      	bne.n	8000cb8 <drawWindow+0xea>
                printf("%c", bottomright);
 8000cb0:	68b8      	ldr	r0, [r7, #8]
 8000cb2:	f000 fa29 	bl	8001108 <putchar>
 8000cb6:	e002      	b.n	8000cbe <drawWindow+0xf0>
            } else {
                printf("%c", hline);
 8000cb8:	69f8      	ldr	r0, [r7, #28]
 8000cba:	f000 fa25 	bl	8001108 <putchar>
        for (int j = 0; j < w; j++) {
 8000cbe:	6a3b      	ldr	r3, [r7, #32]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	623b      	str	r3, [r7, #32]
 8000cc4:	6a3a      	ldr	r2, [r7, #32]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	dbe5      	blt.n	8000c98 <drawWindow+0xca>
 8000ccc:	e000      	b.n	8000cd0 <drawWindow+0x102>
            }
        }
    } else {
        continue;
 8000cce:	bf00      	nop
for (int i = 0; i < h; i++) {
 8000cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	db8d      	blt.n	8000bfa <drawWindow+0x2c>
    }
}


}
 8000cde:	bf00      	nop
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3730      	adds	r7, #48	; 0x30
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
 8000cf8:	e00a      	b.n	8000d10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000cfa:	f3af 8000 	nop.w
 8000cfe:	4601      	mov	r1, r0
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	1c5a      	adds	r2, r3, #1
 8000d04:	60ba      	str	r2, [r7, #8]
 8000d06:	b2ca      	uxtb	r2, r1
 8000d08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	617b      	str	r3, [r7, #20]
 8000d10:	697a      	ldr	r2, [r7, #20]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	dbf0      	blt.n	8000cfa <_read+0x12>
	}

return len;
 8000d18:	687b      	ldr	r3, [r7, #4]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000d22:	b480      	push	{r7}
 8000d24:	b083      	sub	sp, #12
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
	return -1;
 8000d2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	b083      	sub	sp, #12
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
 8000d42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d4a:	605a      	str	r2, [r3, #4]
	return 0;
 8000d4c:	2300      	movs	r3, #0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr

08000d5a <_isatty>:

int _isatty(int file)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
	return 1;
 8000d62:	2301      	movs	r3, #1
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
	return 0;
 8000d7c:	2300      	movs	r3, #0
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3714      	adds	r7, #20
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
	...

08000d8c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000d94:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <_sbrk+0x50>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d102      	bne.n	8000da2 <_sbrk+0x16>
		heap_end = &end;
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <_sbrk+0x50>)
 8000d9e:	4a10      	ldr	r2, [pc, #64]	; (8000de0 <_sbrk+0x54>)
 8000da0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000da2:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <_sbrk+0x50>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <_sbrk+0x50>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4413      	add	r3, r2
 8000db0:	466a      	mov	r2, sp
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d907      	bls.n	8000dc6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000db6:	f000 fae5 	bl	8001384 <__errno>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	220c      	movs	r2, #12
 8000dbe:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000dc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dc4:	e006      	b.n	8000dd4 <_sbrk+0x48>
	}

	heap_end += incr;
 8000dc6:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <_sbrk+0x50>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	4a03      	ldr	r2, [pc, #12]	; (8000ddc <_sbrk+0x50>)
 8000dd0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	200001a8 	.word	0x200001a8
 8000de0:	200002f8 	.word	0x200002f8

08000de4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000de8:	4b1f      	ldr	r3, [pc, #124]	; (8000e68 <SystemInit+0x84>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dee:	4a1e      	ldr	r2, [pc, #120]	; (8000e68 <SystemInit+0x84>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000df8:	4b1c      	ldr	r3, [pc, #112]	; (8000e6c <SystemInit+0x88>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a1b      	ldr	r2, [pc, #108]	; (8000e6c <SystemInit+0x88>)
 8000dfe:	f043 0301 	orr.w	r3, r3, #1
 8000e02:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8000e04:	4b19      	ldr	r3, [pc, #100]	; (8000e6c <SystemInit+0x88>)
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	4918      	ldr	r1, [pc, #96]	; (8000e6c <SystemInit+0x88>)
 8000e0a:	4b19      	ldr	r3, [pc, #100]	; (8000e70 <SystemInit+0x8c>)
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000e10:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <SystemInit+0x88>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a15      	ldr	r2, [pc, #84]	; (8000e6c <SystemInit+0x88>)
 8000e16:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e1e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000e20:	4b12      	ldr	r3, [pc, #72]	; (8000e6c <SystemInit+0x88>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a11      	ldr	r2, [pc, #68]	; (8000e6c <SystemInit+0x88>)
 8000e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e2a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	; (8000e6c <SystemInit+0x88>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <SystemInit+0x88>)
 8000e32:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000e36:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <SystemInit+0x88>)
 8000e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e3c:	4a0b      	ldr	r2, [pc, #44]	; (8000e6c <SystemInit+0x88>)
 8000e3e:	f023 030f 	bic.w	r3, r3, #15
 8000e42:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8000e44:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <SystemInit+0x88>)
 8000e46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e48:	4908      	ldr	r1, [pc, #32]	; (8000e6c <SystemInit+0x88>)
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <SystemInit+0x90>)
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000e50:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <SystemInit+0x88>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000e56:	f000 f80f 	bl	8000e78 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000e5a:	4b03      	ldr	r3, [pc, #12]	; (8000e68 <SystemInit+0x84>)
 8000e5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e60:	609a      	str	r2, [r3, #8]
#endif  
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	e000ed00 	.word	0xe000ed00
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	f87fc00c 	.word	0xf87fc00c
 8000e74:	ff00fccc 	.word	0xff00fccc

08000e78 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8000e7c:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <SetSysClock+0x8c>)
 8000e7e:	2212      	movs	r2, #18
 8000e80:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000e82:	4b21      	ldr	r3, [pc, #132]	; (8000f08 <SetSysClock+0x90>)
 8000e84:	4a20      	ldr	r2, [pc, #128]	; (8000f08 <SetSysClock+0x90>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000e8a:	4b1f      	ldr	r3, [pc, #124]	; (8000f08 <SetSysClock+0x90>)
 8000e8c:	4a1e      	ldr	r2, [pc, #120]	; (8000f08 <SetSysClock+0x90>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000e92:	4b1d      	ldr	r3, [pc, #116]	; (8000f08 <SetSysClock+0x90>)
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	4a1c      	ldr	r2, [pc, #112]	; (8000f08 <SetSysClock+0x90>)
 8000e98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e9c:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8000e9e:	4b1a      	ldr	r3, [pc, #104]	; (8000f08 <SetSysClock+0x90>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	4a19      	ldr	r2, [pc, #100]	; (8000f08 <SetSysClock+0x90>)
 8000ea4:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000ea8:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <SetSysClock+0x90>)
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	4a16      	ldr	r2, [pc, #88]	; (8000f08 <SetSysClock+0x90>)
 8000eb0:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8000eb4:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000eb6:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <SetSysClock+0x90>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a13      	ldr	r2, [pc, #76]	; (8000f08 <SetSysClock+0x90>)
 8000ebc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ec0:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000ec2:	bf00      	nop
 8000ec4:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <SetSysClock+0x90>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d0f9      	beq.n	8000ec4 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000ed0:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <SetSysClock+0x90>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	4a0c      	ldr	r2, [pc, #48]	; (8000f08 <SetSysClock+0x90>)
 8000ed6:	f023 0303 	bic.w	r3, r3, #3
 8000eda:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8000edc:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <SetSysClock+0x90>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	4a09      	ldr	r2, [pc, #36]	; (8000f08 <SetSysClock+0x90>)
 8000ee2:	f043 0302 	orr.w	r3, r3, #2
 8000ee6:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8000ee8:	bf00      	nop
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <SetSysClock+0x90>)
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f003 030c 	and.w	r3, r3, #12
 8000ef2:	2b08      	cmp	r3, #8
 8000ef4:	d1f9      	bne.n	8000eea <SetSysClock+0x72>
  {
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40022000 	.word	0x40022000
 8000f08:	40021000 	.word	0x40021000

08000f0c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f0c:	480d      	ldr	r0, [pc, #52]	; (8000f44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f0e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f10:	480d      	ldr	r0, [pc, #52]	; (8000f48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f12:	490e      	ldr	r1, [pc, #56]	; (8000f4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f14:	4a0e      	ldr	r2, [pc, #56]	; (8000f50 <LoopForever+0xe>)
  movs r3, #0
 8000f16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f18:	e002      	b.n	8000f20 <LoopCopyDataInit>

08000f1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f1e:	3304      	adds	r3, #4

08000f20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f24:	d3f9      	bcc.n	8000f1a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f26:	4a0b      	ldr	r2, [pc, #44]	; (8000f54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f28:	4c0b      	ldr	r4, [pc, #44]	; (8000f58 <LoopForever+0x16>)
  movs r3, #0
 8000f2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f2c:	e001      	b.n	8000f32 <LoopFillZerobss>

08000f2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f30:	3204      	adds	r2, #4

08000f32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f34:	d3fb      	bcc.n	8000f2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000f36:	f7ff ff55 	bl	8000de4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000f3a:	f000 fa29 	bl	8001390 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f3e:	f7ff fe3b 	bl	8000bb8 <main>

08000f42 <LoopForever>:

LoopForever:
    b LoopForever
 8000f42:	e7fe      	b.n	8000f42 <LoopForever>
  ldr   r0, =_estack
 8000f44:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f4c:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000f50:	08002080 	.word	0x08002080
  ldr r2, =_sbss
 8000f54:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000f58:	200002f8 	.word	0x200002f8

08000f5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f5c:	e7fe      	b.n	8000f5c <ADC1_2_IRQHandler>
	...

08000f60 <std>:
 8000f60:	2300      	movs	r3, #0
 8000f62:	b510      	push	{r4, lr}
 8000f64:	4604      	mov	r4, r0
 8000f66:	e9c0 3300 	strd	r3, r3, [r0]
 8000f6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000f6e:	6083      	str	r3, [r0, #8]
 8000f70:	8181      	strh	r1, [r0, #12]
 8000f72:	6643      	str	r3, [r0, #100]	; 0x64
 8000f74:	81c2      	strh	r2, [r0, #14]
 8000f76:	6183      	str	r3, [r0, #24]
 8000f78:	4619      	mov	r1, r3
 8000f7a:	2208      	movs	r2, #8
 8000f7c:	305c      	adds	r0, #92	; 0x5c
 8000f7e:	f000 f9c4 	bl	800130a <memset>
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <std+0x58>)
 8000f84:	6263      	str	r3, [r4, #36]	; 0x24
 8000f86:	4b0d      	ldr	r3, [pc, #52]	; (8000fbc <std+0x5c>)
 8000f88:	62a3      	str	r3, [r4, #40]	; 0x28
 8000f8a:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <std+0x60>)
 8000f8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <std+0x64>)
 8000f90:	6323      	str	r3, [r4, #48]	; 0x30
 8000f92:	4b0d      	ldr	r3, [pc, #52]	; (8000fc8 <std+0x68>)
 8000f94:	6224      	str	r4, [r4, #32]
 8000f96:	429c      	cmp	r4, r3
 8000f98:	d006      	beq.n	8000fa8 <std+0x48>
 8000f9a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8000f9e:	4294      	cmp	r4, r2
 8000fa0:	d002      	beq.n	8000fa8 <std+0x48>
 8000fa2:	33d0      	adds	r3, #208	; 0xd0
 8000fa4:	429c      	cmp	r4, r3
 8000fa6:	d105      	bne.n	8000fb4 <std+0x54>
 8000fa8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8000fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000fb0:	f000 ba12 	b.w	80013d8 <__retarget_lock_init_recursive>
 8000fb4:	bd10      	pop	{r4, pc}
 8000fb6:	bf00      	nop
 8000fb8:	08001285 	.word	0x08001285
 8000fbc:	080012a7 	.word	0x080012a7
 8000fc0:	080012df 	.word	0x080012df
 8000fc4:	08001303 	.word	0x08001303
 8000fc8:	200001ac 	.word	0x200001ac

08000fcc <stdio_exit_handler>:
 8000fcc:	4a02      	ldr	r2, [pc, #8]	; (8000fd8 <stdio_exit_handler+0xc>)
 8000fce:	4903      	ldr	r1, [pc, #12]	; (8000fdc <stdio_exit_handler+0x10>)
 8000fd0:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <stdio_exit_handler+0x14>)
 8000fd2:	f000 b869 	b.w	80010a8 <_fwalk_sglue>
 8000fd6:	bf00      	nop
 8000fd8:	2000002c 	.word	0x2000002c
 8000fdc:	08001c95 	.word	0x08001c95
 8000fe0:	20000038 	.word	0x20000038

08000fe4 <cleanup_stdio>:
 8000fe4:	6841      	ldr	r1, [r0, #4]
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <cleanup_stdio+0x34>)
 8000fe8:	4299      	cmp	r1, r3
 8000fea:	b510      	push	{r4, lr}
 8000fec:	4604      	mov	r4, r0
 8000fee:	d001      	beq.n	8000ff4 <cleanup_stdio+0x10>
 8000ff0:	f000 fe50 	bl	8001c94 <_fflush_r>
 8000ff4:	68a1      	ldr	r1, [r4, #8]
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <cleanup_stdio+0x38>)
 8000ff8:	4299      	cmp	r1, r3
 8000ffa:	d002      	beq.n	8001002 <cleanup_stdio+0x1e>
 8000ffc:	4620      	mov	r0, r4
 8000ffe:	f000 fe49 	bl	8001c94 <_fflush_r>
 8001002:	68e1      	ldr	r1, [r4, #12]
 8001004:	4b06      	ldr	r3, [pc, #24]	; (8001020 <cleanup_stdio+0x3c>)
 8001006:	4299      	cmp	r1, r3
 8001008:	d004      	beq.n	8001014 <cleanup_stdio+0x30>
 800100a:	4620      	mov	r0, r4
 800100c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001010:	f000 be40 	b.w	8001c94 <_fflush_r>
 8001014:	bd10      	pop	{r4, pc}
 8001016:	bf00      	nop
 8001018:	200001ac 	.word	0x200001ac
 800101c:	20000214 	.word	0x20000214
 8001020:	2000027c 	.word	0x2000027c

08001024 <global_stdio_init.part.0>:
 8001024:	b510      	push	{r4, lr}
 8001026:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <global_stdio_init.part.0+0x30>)
 8001028:	4c0b      	ldr	r4, [pc, #44]	; (8001058 <global_stdio_init.part.0+0x34>)
 800102a:	4a0c      	ldr	r2, [pc, #48]	; (800105c <global_stdio_init.part.0+0x38>)
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	4620      	mov	r0, r4
 8001030:	2200      	movs	r2, #0
 8001032:	2104      	movs	r1, #4
 8001034:	f7ff ff94 	bl	8000f60 <std>
 8001038:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800103c:	2201      	movs	r2, #1
 800103e:	2109      	movs	r1, #9
 8001040:	f7ff ff8e 	bl	8000f60 <std>
 8001044:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001048:	2202      	movs	r2, #2
 800104a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800104e:	2112      	movs	r1, #18
 8001050:	f7ff bf86 	b.w	8000f60 <std>
 8001054:	200002e4 	.word	0x200002e4
 8001058:	200001ac 	.word	0x200001ac
 800105c:	08000fcd 	.word	0x08000fcd

08001060 <__sfp_lock_acquire>:
 8001060:	4801      	ldr	r0, [pc, #4]	; (8001068 <__sfp_lock_acquire+0x8>)
 8001062:	f000 b9ba 	b.w	80013da <__retarget_lock_acquire_recursive>
 8001066:	bf00      	nop
 8001068:	200002ed 	.word	0x200002ed

0800106c <__sfp_lock_release>:
 800106c:	4801      	ldr	r0, [pc, #4]	; (8001074 <__sfp_lock_release+0x8>)
 800106e:	f000 b9b5 	b.w	80013dc <__retarget_lock_release_recursive>
 8001072:	bf00      	nop
 8001074:	200002ed 	.word	0x200002ed

08001078 <__sinit>:
 8001078:	b510      	push	{r4, lr}
 800107a:	4604      	mov	r4, r0
 800107c:	f7ff fff0 	bl	8001060 <__sfp_lock_acquire>
 8001080:	6a23      	ldr	r3, [r4, #32]
 8001082:	b11b      	cbz	r3, 800108c <__sinit+0x14>
 8001084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001088:	f7ff bff0 	b.w	800106c <__sfp_lock_release>
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <__sinit+0x28>)
 800108e:	6223      	str	r3, [r4, #32]
 8001090:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <__sinit+0x2c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1f5      	bne.n	8001084 <__sinit+0xc>
 8001098:	f7ff ffc4 	bl	8001024 <global_stdio_init.part.0>
 800109c:	e7f2      	b.n	8001084 <__sinit+0xc>
 800109e:	bf00      	nop
 80010a0:	08000fe5 	.word	0x08000fe5
 80010a4:	200002e4 	.word	0x200002e4

080010a8 <_fwalk_sglue>:
 80010a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80010ac:	4607      	mov	r7, r0
 80010ae:	4688      	mov	r8, r1
 80010b0:	4614      	mov	r4, r2
 80010b2:	2600      	movs	r6, #0
 80010b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80010b8:	f1b9 0901 	subs.w	r9, r9, #1
 80010bc:	d505      	bpl.n	80010ca <_fwalk_sglue+0x22>
 80010be:	6824      	ldr	r4, [r4, #0]
 80010c0:	2c00      	cmp	r4, #0
 80010c2:	d1f7      	bne.n	80010b4 <_fwalk_sglue+0xc>
 80010c4:	4630      	mov	r0, r6
 80010c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80010ca:	89ab      	ldrh	r3, [r5, #12]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d907      	bls.n	80010e0 <_fwalk_sglue+0x38>
 80010d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80010d4:	3301      	adds	r3, #1
 80010d6:	d003      	beq.n	80010e0 <_fwalk_sglue+0x38>
 80010d8:	4629      	mov	r1, r5
 80010da:	4638      	mov	r0, r7
 80010dc:	47c0      	blx	r8
 80010de:	4306      	orrs	r6, r0
 80010e0:	3568      	adds	r5, #104	; 0x68
 80010e2:	e7e9      	b.n	80010b8 <_fwalk_sglue+0x10>

080010e4 <iprintf>:
 80010e4:	b40f      	push	{r0, r1, r2, r3}
 80010e6:	b507      	push	{r0, r1, r2, lr}
 80010e8:	4906      	ldr	r1, [pc, #24]	; (8001104 <iprintf+0x20>)
 80010ea:	ab04      	add	r3, sp, #16
 80010ec:	6808      	ldr	r0, [r1, #0]
 80010ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80010f2:	6881      	ldr	r1, [r0, #8]
 80010f4:	9301      	str	r3, [sp, #4]
 80010f6:	f000 fa9d 	bl	8001634 <_vfiprintf_r>
 80010fa:	b003      	add	sp, #12
 80010fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8001100:	b004      	add	sp, #16
 8001102:	4770      	bx	lr
 8001104:	20000084 	.word	0x20000084

08001108 <putchar>:
 8001108:	4b02      	ldr	r3, [pc, #8]	; (8001114 <putchar+0xc>)
 800110a:	4601      	mov	r1, r0
 800110c:	6818      	ldr	r0, [r3, #0]
 800110e:	6882      	ldr	r2, [r0, #8]
 8001110:	f000 be4a 	b.w	8001da8 <_putc_r>
 8001114:	20000084 	.word	0x20000084

08001118 <setbuf>:
 8001118:	fab1 f281 	clz	r2, r1
 800111c:	0952      	lsrs	r2, r2, #5
 800111e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001122:	0052      	lsls	r2, r2, #1
 8001124:	f000 b800 	b.w	8001128 <setvbuf>

08001128 <setvbuf>:
 8001128:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800112c:	461d      	mov	r5, r3
 800112e:	4b54      	ldr	r3, [pc, #336]	; (8001280 <setvbuf+0x158>)
 8001130:	681f      	ldr	r7, [r3, #0]
 8001132:	4604      	mov	r4, r0
 8001134:	460e      	mov	r6, r1
 8001136:	4690      	mov	r8, r2
 8001138:	b127      	cbz	r7, 8001144 <setvbuf+0x1c>
 800113a:	6a3b      	ldr	r3, [r7, #32]
 800113c:	b913      	cbnz	r3, 8001144 <setvbuf+0x1c>
 800113e:	4638      	mov	r0, r7
 8001140:	f7ff ff9a 	bl	8001078 <__sinit>
 8001144:	f1b8 0f02 	cmp.w	r8, #2
 8001148:	d006      	beq.n	8001158 <setvbuf+0x30>
 800114a:	f1b8 0f01 	cmp.w	r8, #1
 800114e:	f200 8094 	bhi.w	800127a <setvbuf+0x152>
 8001152:	2d00      	cmp	r5, #0
 8001154:	f2c0 8091 	blt.w	800127a <setvbuf+0x152>
 8001158:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800115a:	07da      	lsls	r2, r3, #31
 800115c:	d405      	bmi.n	800116a <setvbuf+0x42>
 800115e:	89a3      	ldrh	r3, [r4, #12]
 8001160:	059b      	lsls	r3, r3, #22
 8001162:	d402      	bmi.n	800116a <setvbuf+0x42>
 8001164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001166:	f000 f938 	bl	80013da <__retarget_lock_acquire_recursive>
 800116a:	4621      	mov	r1, r4
 800116c:	4638      	mov	r0, r7
 800116e:	f000 fd91 	bl	8001c94 <_fflush_r>
 8001172:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001174:	b141      	cbz	r1, 8001188 <setvbuf+0x60>
 8001176:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800117a:	4299      	cmp	r1, r3
 800117c:	d002      	beq.n	8001184 <setvbuf+0x5c>
 800117e:	4638      	mov	r0, r7
 8001180:	f000 f92e 	bl	80013e0 <_free_r>
 8001184:	2300      	movs	r3, #0
 8001186:	6363      	str	r3, [r4, #52]	; 0x34
 8001188:	2300      	movs	r3, #0
 800118a:	61a3      	str	r3, [r4, #24]
 800118c:	6063      	str	r3, [r4, #4]
 800118e:	89a3      	ldrh	r3, [r4, #12]
 8001190:	0618      	lsls	r0, r3, #24
 8001192:	d503      	bpl.n	800119c <setvbuf+0x74>
 8001194:	6921      	ldr	r1, [r4, #16]
 8001196:	4638      	mov	r0, r7
 8001198:	f000 f922 	bl	80013e0 <_free_r>
 800119c:	89a3      	ldrh	r3, [r4, #12]
 800119e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80011a2:	f023 0303 	bic.w	r3, r3, #3
 80011a6:	f1b8 0f02 	cmp.w	r8, #2
 80011aa:	81a3      	strh	r3, [r4, #12]
 80011ac:	d05f      	beq.n	800126e <setvbuf+0x146>
 80011ae:	ab01      	add	r3, sp, #4
 80011b0:	466a      	mov	r2, sp
 80011b2:	4621      	mov	r1, r4
 80011b4:	4638      	mov	r0, r7
 80011b6:	f000 fd95 	bl	8001ce4 <__swhatbuf_r>
 80011ba:	89a3      	ldrh	r3, [r4, #12]
 80011bc:	4318      	orrs	r0, r3
 80011be:	81a0      	strh	r0, [r4, #12]
 80011c0:	bb2d      	cbnz	r5, 800120e <setvbuf+0xe6>
 80011c2:	9d00      	ldr	r5, [sp, #0]
 80011c4:	4628      	mov	r0, r5
 80011c6:	f000 f957 	bl	8001478 <malloc>
 80011ca:	4606      	mov	r6, r0
 80011cc:	2800      	cmp	r0, #0
 80011ce:	d150      	bne.n	8001272 <setvbuf+0x14a>
 80011d0:	f8dd 9000 	ldr.w	r9, [sp]
 80011d4:	45a9      	cmp	r9, r5
 80011d6:	d13e      	bne.n	8001256 <setvbuf+0x12e>
 80011d8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80011dc:	2200      	movs	r2, #0
 80011de:	60a2      	str	r2, [r4, #8]
 80011e0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80011e4:	6022      	str	r2, [r4, #0]
 80011e6:	6122      	str	r2, [r4, #16]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80011ee:	6162      	str	r2, [r4, #20]
 80011f0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80011f2:	f043 0302 	orr.w	r3, r3, #2
 80011f6:	07d1      	lsls	r1, r2, #31
 80011f8:	81a3      	strh	r3, [r4, #12]
 80011fa:	d404      	bmi.n	8001206 <setvbuf+0xde>
 80011fc:	059b      	lsls	r3, r3, #22
 80011fe:	d402      	bmi.n	8001206 <setvbuf+0xde>
 8001200:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001202:	f000 f8eb 	bl	80013dc <__retarget_lock_release_recursive>
 8001206:	4628      	mov	r0, r5
 8001208:	b003      	add	sp, #12
 800120a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800120e:	2e00      	cmp	r6, #0
 8001210:	d0d8      	beq.n	80011c4 <setvbuf+0x9c>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	b913      	cbnz	r3, 800121c <setvbuf+0xf4>
 8001216:	4638      	mov	r0, r7
 8001218:	f7ff ff2e 	bl	8001078 <__sinit>
 800121c:	f1b8 0f01 	cmp.w	r8, #1
 8001220:	bf08      	it	eq
 8001222:	89a3      	ldrheq	r3, [r4, #12]
 8001224:	6026      	str	r6, [r4, #0]
 8001226:	bf04      	itt	eq
 8001228:	f043 0301 	orreq.w	r3, r3, #1
 800122c:	81a3      	strheq	r3, [r4, #12]
 800122e:	89a3      	ldrh	r3, [r4, #12]
 8001230:	f013 0208 	ands.w	r2, r3, #8
 8001234:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001238:	d01d      	beq.n	8001276 <setvbuf+0x14e>
 800123a:	07da      	lsls	r2, r3, #31
 800123c:	bf41      	itttt	mi
 800123e:	2200      	movmi	r2, #0
 8001240:	426d      	negmi	r5, r5
 8001242:	60a2      	strmi	r2, [r4, #8]
 8001244:	61a5      	strmi	r5, [r4, #24]
 8001246:	bf58      	it	pl
 8001248:	60a5      	strpl	r5, [r4, #8]
 800124a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800124c:	f015 0501 	ands.w	r5, r5, #1
 8001250:	d0d4      	beq.n	80011fc <setvbuf+0xd4>
 8001252:	2500      	movs	r5, #0
 8001254:	e7d7      	b.n	8001206 <setvbuf+0xde>
 8001256:	4648      	mov	r0, r9
 8001258:	f000 f90e 	bl	8001478 <malloc>
 800125c:	4606      	mov	r6, r0
 800125e:	2800      	cmp	r0, #0
 8001260:	d0ba      	beq.n	80011d8 <setvbuf+0xb0>
 8001262:	89a3      	ldrh	r3, [r4, #12]
 8001264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001268:	81a3      	strh	r3, [r4, #12]
 800126a:	464d      	mov	r5, r9
 800126c:	e7d1      	b.n	8001212 <setvbuf+0xea>
 800126e:	2500      	movs	r5, #0
 8001270:	e7b4      	b.n	80011dc <setvbuf+0xb4>
 8001272:	46a9      	mov	r9, r5
 8001274:	e7f5      	b.n	8001262 <setvbuf+0x13a>
 8001276:	60a2      	str	r2, [r4, #8]
 8001278:	e7e7      	b.n	800124a <setvbuf+0x122>
 800127a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800127e:	e7c2      	b.n	8001206 <setvbuf+0xde>
 8001280:	20000084 	.word	0x20000084

08001284 <__sread>:
 8001284:	b510      	push	{r4, lr}
 8001286:	460c      	mov	r4, r1
 8001288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800128c:	f000 f868 	bl	8001360 <_read_r>
 8001290:	2800      	cmp	r0, #0
 8001292:	bfab      	itete	ge
 8001294:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001296:	89a3      	ldrhlt	r3, [r4, #12]
 8001298:	181b      	addge	r3, r3, r0
 800129a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800129e:	bfac      	ite	ge
 80012a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80012a2:	81a3      	strhlt	r3, [r4, #12]
 80012a4:	bd10      	pop	{r4, pc}

080012a6 <__swrite>:
 80012a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012aa:	461f      	mov	r7, r3
 80012ac:	898b      	ldrh	r3, [r1, #12]
 80012ae:	05db      	lsls	r3, r3, #23
 80012b0:	4605      	mov	r5, r0
 80012b2:	460c      	mov	r4, r1
 80012b4:	4616      	mov	r6, r2
 80012b6:	d505      	bpl.n	80012c4 <__swrite+0x1e>
 80012b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80012bc:	2302      	movs	r3, #2
 80012be:	2200      	movs	r2, #0
 80012c0:	f000 f83c 	bl	800133c <_lseek_r>
 80012c4:	89a3      	ldrh	r3, [r4, #12]
 80012c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80012ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80012ce:	81a3      	strh	r3, [r4, #12]
 80012d0:	4632      	mov	r2, r6
 80012d2:	463b      	mov	r3, r7
 80012d4:	4628      	mov	r0, r5
 80012d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80012da:	f7ff bacf 	b.w	800087c <_write_r>

080012de <__sseek>:
 80012de:	b510      	push	{r4, lr}
 80012e0:	460c      	mov	r4, r1
 80012e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80012e6:	f000 f829 	bl	800133c <_lseek_r>
 80012ea:	1c43      	adds	r3, r0, #1
 80012ec:	89a3      	ldrh	r3, [r4, #12]
 80012ee:	bf15      	itete	ne
 80012f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80012f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80012f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80012fa:	81a3      	strheq	r3, [r4, #12]
 80012fc:	bf18      	it	ne
 80012fe:	81a3      	strhne	r3, [r4, #12]
 8001300:	bd10      	pop	{r4, pc}

08001302 <__sclose>:
 8001302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001306:	f000 b809 	b.w	800131c <_close_r>

0800130a <memset>:
 800130a:	4402      	add	r2, r0
 800130c:	4603      	mov	r3, r0
 800130e:	4293      	cmp	r3, r2
 8001310:	d100      	bne.n	8001314 <memset+0xa>
 8001312:	4770      	bx	lr
 8001314:	f803 1b01 	strb.w	r1, [r3], #1
 8001318:	e7f9      	b.n	800130e <memset+0x4>
	...

0800131c <_close_r>:
 800131c:	b538      	push	{r3, r4, r5, lr}
 800131e:	4d06      	ldr	r5, [pc, #24]	; (8001338 <_close_r+0x1c>)
 8001320:	2300      	movs	r3, #0
 8001322:	4604      	mov	r4, r0
 8001324:	4608      	mov	r0, r1
 8001326:	602b      	str	r3, [r5, #0]
 8001328:	f7ff fcfb 	bl	8000d22 <_close>
 800132c:	1c43      	adds	r3, r0, #1
 800132e:	d102      	bne.n	8001336 <_close_r+0x1a>
 8001330:	682b      	ldr	r3, [r5, #0]
 8001332:	b103      	cbz	r3, 8001336 <_close_r+0x1a>
 8001334:	6023      	str	r3, [r4, #0]
 8001336:	bd38      	pop	{r3, r4, r5, pc}
 8001338:	200002e8 	.word	0x200002e8

0800133c <_lseek_r>:
 800133c:	b538      	push	{r3, r4, r5, lr}
 800133e:	4d07      	ldr	r5, [pc, #28]	; (800135c <_lseek_r+0x20>)
 8001340:	4604      	mov	r4, r0
 8001342:	4608      	mov	r0, r1
 8001344:	4611      	mov	r1, r2
 8001346:	2200      	movs	r2, #0
 8001348:	602a      	str	r2, [r5, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	f7ff fd10 	bl	8000d70 <_lseek>
 8001350:	1c43      	adds	r3, r0, #1
 8001352:	d102      	bne.n	800135a <_lseek_r+0x1e>
 8001354:	682b      	ldr	r3, [r5, #0]
 8001356:	b103      	cbz	r3, 800135a <_lseek_r+0x1e>
 8001358:	6023      	str	r3, [r4, #0]
 800135a:	bd38      	pop	{r3, r4, r5, pc}
 800135c:	200002e8 	.word	0x200002e8

08001360 <_read_r>:
 8001360:	b538      	push	{r3, r4, r5, lr}
 8001362:	4d07      	ldr	r5, [pc, #28]	; (8001380 <_read_r+0x20>)
 8001364:	4604      	mov	r4, r0
 8001366:	4608      	mov	r0, r1
 8001368:	4611      	mov	r1, r2
 800136a:	2200      	movs	r2, #0
 800136c:	602a      	str	r2, [r5, #0]
 800136e:	461a      	mov	r2, r3
 8001370:	f7ff fcba 	bl	8000ce8 <_read>
 8001374:	1c43      	adds	r3, r0, #1
 8001376:	d102      	bne.n	800137e <_read_r+0x1e>
 8001378:	682b      	ldr	r3, [r5, #0]
 800137a:	b103      	cbz	r3, 800137e <_read_r+0x1e>
 800137c:	6023      	str	r3, [r4, #0]
 800137e:	bd38      	pop	{r3, r4, r5, pc}
 8001380:	200002e8 	.word	0x200002e8

08001384 <__errno>:
 8001384:	4b01      	ldr	r3, [pc, #4]	; (800138c <__errno+0x8>)
 8001386:	6818      	ldr	r0, [r3, #0]
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	20000084 	.word	0x20000084

08001390 <__libc_init_array>:
 8001390:	b570      	push	{r4, r5, r6, lr}
 8001392:	4d0d      	ldr	r5, [pc, #52]	; (80013c8 <__libc_init_array+0x38>)
 8001394:	4c0d      	ldr	r4, [pc, #52]	; (80013cc <__libc_init_array+0x3c>)
 8001396:	1b64      	subs	r4, r4, r5
 8001398:	10a4      	asrs	r4, r4, #2
 800139a:	2600      	movs	r6, #0
 800139c:	42a6      	cmp	r6, r4
 800139e:	d109      	bne.n	80013b4 <__libc_init_array+0x24>
 80013a0:	4d0b      	ldr	r5, [pc, #44]	; (80013d0 <__libc_init_array+0x40>)
 80013a2:	4c0c      	ldr	r4, [pc, #48]	; (80013d4 <__libc_init_array+0x44>)
 80013a4:	f000 fdfc 	bl	8001fa0 <_init>
 80013a8:	1b64      	subs	r4, r4, r5
 80013aa:	10a4      	asrs	r4, r4, #2
 80013ac:	2600      	movs	r6, #0
 80013ae:	42a6      	cmp	r6, r4
 80013b0:	d105      	bne.n	80013be <__libc_init_array+0x2e>
 80013b2:	bd70      	pop	{r4, r5, r6, pc}
 80013b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80013b8:	4798      	blx	r3
 80013ba:	3601      	adds	r6, #1
 80013bc:	e7ee      	b.n	800139c <__libc_init_array+0xc>
 80013be:	f855 3b04 	ldr.w	r3, [r5], #4
 80013c2:	4798      	blx	r3
 80013c4:	3601      	adds	r6, #1
 80013c6:	e7f2      	b.n	80013ae <__libc_init_array+0x1e>
 80013c8:	08002078 	.word	0x08002078
 80013cc:	08002078 	.word	0x08002078
 80013d0:	08002078 	.word	0x08002078
 80013d4:	0800207c 	.word	0x0800207c

080013d8 <__retarget_lock_init_recursive>:
 80013d8:	4770      	bx	lr

080013da <__retarget_lock_acquire_recursive>:
 80013da:	4770      	bx	lr

080013dc <__retarget_lock_release_recursive>:
 80013dc:	4770      	bx	lr
	...

080013e0 <_free_r>:
 80013e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80013e2:	2900      	cmp	r1, #0
 80013e4:	d044      	beq.n	8001470 <_free_r+0x90>
 80013e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80013ea:	9001      	str	r0, [sp, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f1a1 0404 	sub.w	r4, r1, #4
 80013f2:	bfb8      	it	lt
 80013f4:	18e4      	addlt	r4, r4, r3
 80013f6:	f000 f8e7 	bl	80015c8 <__malloc_lock>
 80013fa:	4a1e      	ldr	r2, [pc, #120]	; (8001474 <_free_r+0x94>)
 80013fc:	9801      	ldr	r0, [sp, #4]
 80013fe:	6813      	ldr	r3, [r2, #0]
 8001400:	b933      	cbnz	r3, 8001410 <_free_r+0x30>
 8001402:	6063      	str	r3, [r4, #4]
 8001404:	6014      	str	r4, [r2, #0]
 8001406:	b003      	add	sp, #12
 8001408:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800140c:	f000 b8e2 	b.w	80015d4 <__malloc_unlock>
 8001410:	42a3      	cmp	r3, r4
 8001412:	d908      	bls.n	8001426 <_free_r+0x46>
 8001414:	6825      	ldr	r5, [r4, #0]
 8001416:	1961      	adds	r1, r4, r5
 8001418:	428b      	cmp	r3, r1
 800141a:	bf01      	itttt	eq
 800141c:	6819      	ldreq	r1, [r3, #0]
 800141e:	685b      	ldreq	r3, [r3, #4]
 8001420:	1949      	addeq	r1, r1, r5
 8001422:	6021      	streq	r1, [r4, #0]
 8001424:	e7ed      	b.n	8001402 <_free_r+0x22>
 8001426:	461a      	mov	r2, r3
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	b10b      	cbz	r3, 8001430 <_free_r+0x50>
 800142c:	42a3      	cmp	r3, r4
 800142e:	d9fa      	bls.n	8001426 <_free_r+0x46>
 8001430:	6811      	ldr	r1, [r2, #0]
 8001432:	1855      	adds	r5, r2, r1
 8001434:	42a5      	cmp	r5, r4
 8001436:	d10b      	bne.n	8001450 <_free_r+0x70>
 8001438:	6824      	ldr	r4, [r4, #0]
 800143a:	4421      	add	r1, r4
 800143c:	1854      	adds	r4, r2, r1
 800143e:	42a3      	cmp	r3, r4
 8001440:	6011      	str	r1, [r2, #0]
 8001442:	d1e0      	bne.n	8001406 <_free_r+0x26>
 8001444:	681c      	ldr	r4, [r3, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	6053      	str	r3, [r2, #4]
 800144a:	440c      	add	r4, r1
 800144c:	6014      	str	r4, [r2, #0]
 800144e:	e7da      	b.n	8001406 <_free_r+0x26>
 8001450:	d902      	bls.n	8001458 <_free_r+0x78>
 8001452:	230c      	movs	r3, #12
 8001454:	6003      	str	r3, [r0, #0]
 8001456:	e7d6      	b.n	8001406 <_free_r+0x26>
 8001458:	6825      	ldr	r5, [r4, #0]
 800145a:	1961      	adds	r1, r4, r5
 800145c:	428b      	cmp	r3, r1
 800145e:	bf04      	itt	eq
 8001460:	6819      	ldreq	r1, [r3, #0]
 8001462:	685b      	ldreq	r3, [r3, #4]
 8001464:	6063      	str	r3, [r4, #4]
 8001466:	bf04      	itt	eq
 8001468:	1949      	addeq	r1, r1, r5
 800146a:	6021      	streq	r1, [r4, #0]
 800146c:	6054      	str	r4, [r2, #4]
 800146e:	e7ca      	b.n	8001406 <_free_r+0x26>
 8001470:	b003      	add	sp, #12
 8001472:	bd30      	pop	{r4, r5, pc}
 8001474:	200002f0 	.word	0x200002f0

08001478 <malloc>:
 8001478:	4b02      	ldr	r3, [pc, #8]	; (8001484 <malloc+0xc>)
 800147a:	4601      	mov	r1, r0
 800147c:	6818      	ldr	r0, [r3, #0]
 800147e:	f000 b823 	b.w	80014c8 <_malloc_r>
 8001482:	bf00      	nop
 8001484:	20000084 	.word	0x20000084

08001488 <sbrk_aligned>:
 8001488:	b570      	push	{r4, r5, r6, lr}
 800148a:	4e0e      	ldr	r6, [pc, #56]	; (80014c4 <sbrk_aligned+0x3c>)
 800148c:	460c      	mov	r4, r1
 800148e:	6831      	ldr	r1, [r6, #0]
 8001490:	4605      	mov	r5, r0
 8001492:	b911      	cbnz	r1, 800149a <sbrk_aligned+0x12>
 8001494:	f000 fd74 	bl	8001f80 <_sbrk_r>
 8001498:	6030      	str	r0, [r6, #0]
 800149a:	4621      	mov	r1, r4
 800149c:	4628      	mov	r0, r5
 800149e:	f000 fd6f 	bl	8001f80 <_sbrk_r>
 80014a2:	1c43      	adds	r3, r0, #1
 80014a4:	d00a      	beq.n	80014bc <sbrk_aligned+0x34>
 80014a6:	1cc4      	adds	r4, r0, #3
 80014a8:	f024 0403 	bic.w	r4, r4, #3
 80014ac:	42a0      	cmp	r0, r4
 80014ae:	d007      	beq.n	80014c0 <sbrk_aligned+0x38>
 80014b0:	1a21      	subs	r1, r4, r0
 80014b2:	4628      	mov	r0, r5
 80014b4:	f000 fd64 	bl	8001f80 <_sbrk_r>
 80014b8:	3001      	adds	r0, #1
 80014ba:	d101      	bne.n	80014c0 <sbrk_aligned+0x38>
 80014bc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80014c0:	4620      	mov	r0, r4
 80014c2:	bd70      	pop	{r4, r5, r6, pc}
 80014c4:	200002f4 	.word	0x200002f4

080014c8 <_malloc_r>:
 80014c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80014cc:	1ccd      	adds	r5, r1, #3
 80014ce:	f025 0503 	bic.w	r5, r5, #3
 80014d2:	3508      	adds	r5, #8
 80014d4:	2d0c      	cmp	r5, #12
 80014d6:	bf38      	it	cc
 80014d8:	250c      	movcc	r5, #12
 80014da:	2d00      	cmp	r5, #0
 80014dc:	4607      	mov	r7, r0
 80014de:	db01      	blt.n	80014e4 <_malloc_r+0x1c>
 80014e0:	42a9      	cmp	r1, r5
 80014e2:	d905      	bls.n	80014f0 <_malloc_r+0x28>
 80014e4:	230c      	movs	r3, #12
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	2600      	movs	r6, #0
 80014ea:	4630      	mov	r0, r6
 80014ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80014f0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80015c4 <_malloc_r+0xfc>
 80014f4:	f000 f868 	bl	80015c8 <__malloc_lock>
 80014f8:	f8d8 3000 	ldr.w	r3, [r8]
 80014fc:	461c      	mov	r4, r3
 80014fe:	bb5c      	cbnz	r4, 8001558 <_malloc_r+0x90>
 8001500:	4629      	mov	r1, r5
 8001502:	4638      	mov	r0, r7
 8001504:	f7ff ffc0 	bl	8001488 <sbrk_aligned>
 8001508:	1c43      	adds	r3, r0, #1
 800150a:	4604      	mov	r4, r0
 800150c:	d155      	bne.n	80015ba <_malloc_r+0xf2>
 800150e:	f8d8 4000 	ldr.w	r4, [r8]
 8001512:	4626      	mov	r6, r4
 8001514:	2e00      	cmp	r6, #0
 8001516:	d145      	bne.n	80015a4 <_malloc_r+0xdc>
 8001518:	2c00      	cmp	r4, #0
 800151a:	d048      	beq.n	80015ae <_malloc_r+0xe6>
 800151c:	6823      	ldr	r3, [r4, #0]
 800151e:	4631      	mov	r1, r6
 8001520:	4638      	mov	r0, r7
 8001522:	eb04 0903 	add.w	r9, r4, r3
 8001526:	f000 fd2b 	bl	8001f80 <_sbrk_r>
 800152a:	4581      	cmp	r9, r0
 800152c:	d13f      	bne.n	80015ae <_malloc_r+0xe6>
 800152e:	6821      	ldr	r1, [r4, #0]
 8001530:	1a6d      	subs	r5, r5, r1
 8001532:	4629      	mov	r1, r5
 8001534:	4638      	mov	r0, r7
 8001536:	f7ff ffa7 	bl	8001488 <sbrk_aligned>
 800153a:	3001      	adds	r0, #1
 800153c:	d037      	beq.n	80015ae <_malloc_r+0xe6>
 800153e:	6823      	ldr	r3, [r4, #0]
 8001540:	442b      	add	r3, r5
 8001542:	6023      	str	r3, [r4, #0]
 8001544:	f8d8 3000 	ldr.w	r3, [r8]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d038      	beq.n	80015be <_malloc_r+0xf6>
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	42a2      	cmp	r2, r4
 8001550:	d12b      	bne.n	80015aa <_malloc_r+0xe2>
 8001552:	2200      	movs	r2, #0
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	e00f      	b.n	8001578 <_malloc_r+0xb0>
 8001558:	6822      	ldr	r2, [r4, #0]
 800155a:	1b52      	subs	r2, r2, r5
 800155c:	d41f      	bmi.n	800159e <_malloc_r+0xd6>
 800155e:	2a0b      	cmp	r2, #11
 8001560:	d917      	bls.n	8001592 <_malloc_r+0xca>
 8001562:	1961      	adds	r1, r4, r5
 8001564:	42a3      	cmp	r3, r4
 8001566:	6025      	str	r5, [r4, #0]
 8001568:	bf18      	it	ne
 800156a:	6059      	strne	r1, [r3, #4]
 800156c:	6863      	ldr	r3, [r4, #4]
 800156e:	bf08      	it	eq
 8001570:	f8c8 1000 	streq.w	r1, [r8]
 8001574:	5162      	str	r2, [r4, r5]
 8001576:	604b      	str	r3, [r1, #4]
 8001578:	4638      	mov	r0, r7
 800157a:	f104 060b 	add.w	r6, r4, #11
 800157e:	f000 f829 	bl	80015d4 <__malloc_unlock>
 8001582:	f026 0607 	bic.w	r6, r6, #7
 8001586:	1d23      	adds	r3, r4, #4
 8001588:	1af2      	subs	r2, r6, r3
 800158a:	d0ae      	beq.n	80014ea <_malloc_r+0x22>
 800158c:	1b9b      	subs	r3, r3, r6
 800158e:	50a3      	str	r3, [r4, r2]
 8001590:	e7ab      	b.n	80014ea <_malloc_r+0x22>
 8001592:	42a3      	cmp	r3, r4
 8001594:	6862      	ldr	r2, [r4, #4]
 8001596:	d1dd      	bne.n	8001554 <_malloc_r+0x8c>
 8001598:	f8c8 2000 	str.w	r2, [r8]
 800159c:	e7ec      	b.n	8001578 <_malloc_r+0xb0>
 800159e:	4623      	mov	r3, r4
 80015a0:	6864      	ldr	r4, [r4, #4]
 80015a2:	e7ac      	b.n	80014fe <_malloc_r+0x36>
 80015a4:	4634      	mov	r4, r6
 80015a6:	6876      	ldr	r6, [r6, #4]
 80015a8:	e7b4      	b.n	8001514 <_malloc_r+0x4c>
 80015aa:	4613      	mov	r3, r2
 80015ac:	e7cc      	b.n	8001548 <_malloc_r+0x80>
 80015ae:	230c      	movs	r3, #12
 80015b0:	603b      	str	r3, [r7, #0]
 80015b2:	4638      	mov	r0, r7
 80015b4:	f000 f80e 	bl	80015d4 <__malloc_unlock>
 80015b8:	e797      	b.n	80014ea <_malloc_r+0x22>
 80015ba:	6025      	str	r5, [r4, #0]
 80015bc:	e7dc      	b.n	8001578 <_malloc_r+0xb0>
 80015be:	605b      	str	r3, [r3, #4]
 80015c0:	deff      	udf	#255	; 0xff
 80015c2:	bf00      	nop
 80015c4:	200002f0 	.word	0x200002f0

080015c8 <__malloc_lock>:
 80015c8:	4801      	ldr	r0, [pc, #4]	; (80015d0 <__malloc_lock+0x8>)
 80015ca:	f7ff bf06 	b.w	80013da <__retarget_lock_acquire_recursive>
 80015ce:	bf00      	nop
 80015d0:	200002ec 	.word	0x200002ec

080015d4 <__malloc_unlock>:
 80015d4:	4801      	ldr	r0, [pc, #4]	; (80015dc <__malloc_unlock+0x8>)
 80015d6:	f7ff bf01 	b.w	80013dc <__retarget_lock_release_recursive>
 80015da:	bf00      	nop
 80015dc:	200002ec 	.word	0x200002ec

080015e0 <__sfputc_r>:
 80015e0:	6893      	ldr	r3, [r2, #8]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	b410      	push	{r4}
 80015e8:	6093      	str	r3, [r2, #8]
 80015ea:	da08      	bge.n	80015fe <__sfputc_r+0x1e>
 80015ec:	6994      	ldr	r4, [r2, #24]
 80015ee:	42a3      	cmp	r3, r4
 80015f0:	db01      	blt.n	80015f6 <__sfputc_r+0x16>
 80015f2:	290a      	cmp	r1, #10
 80015f4:	d103      	bne.n	80015fe <__sfputc_r+0x1e>
 80015f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80015fa:	f000 bc09 	b.w	8001e10 <__swbuf_r>
 80015fe:	6813      	ldr	r3, [r2, #0]
 8001600:	1c58      	adds	r0, r3, #1
 8001602:	6010      	str	r0, [r2, #0]
 8001604:	7019      	strb	r1, [r3, #0]
 8001606:	4608      	mov	r0, r1
 8001608:	f85d 4b04 	ldr.w	r4, [sp], #4
 800160c:	4770      	bx	lr

0800160e <__sfputs_r>:
 800160e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001610:	4606      	mov	r6, r0
 8001612:	460f      	mov	r7, r1
 8001614:	4614      	mov	r4, r2
 8001616:	18d5      	adds	r5, r2, r3
 8001618:	42ac      	cmp	r4, r5
 800161a:	d101      	bne.n	8001620 <__sfputs_r+0x12>
 800161c:	2000      	movs	r0, #0
 800161e:	e007      	b.n	8001630 <__sfputs_r+0x22>
 8001620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001624:	463a      	mov	r2, r7
 8001626:	4630      	mov	r0, r6
 8001628:	f7ff ffda 	bl	80015e0 <__sfputc_r>
 800162c:	1c43      	adds	r3, r0, #1
 800162e:	d1f3      	bne.n	8001618 <__sfputs_r+0xa>
 8001630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001634 <_vfiprintf_r>:
 8001634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001638:	460d      	mov	r5, r1
 800163a:	b09d      	sub	sp, #116	; 0x74
 800163c:	4614      	mov	r4, r2
 800163e:	4698      	mov	r8, r3
 8001640:	4606      	mov	r6, r0
 8001642:	b118      	cbz	r0, 800164c <_vfiprintf_r+0x18>
 8001644:	6a03      	ldr	r3, [r0, #32]
 8001646:	b90b      	cbnz	r3, 800164c <_vfiprintf_r+0x18>
 8001648:	f7ff fd16 	bl	8001078 <__sinit>
 800164c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800164e:	07d9      	lsls	r1, r3, #31
 8001650:	d405      	bmi.n	800165e <_vfiprintf_r+0x2a>
 8001652:	89ab      	ldrh	r3, [r5, #12]
 8001654:	059a      	lsls	r2, r3, #22
 8001656:	d402      	bmi.n	800165e <_vfiprintf_r+0x2a>
 8001658:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800165a:	f7ff febe 	bl	80013da <__retarget_lock_acquire_recursive>
 800165e:	89ab      	ldrh	r3, [r5, #12]
 8001660:	071b      	lsls	r3, r3, #28
 8001662:	d501      	bpl.n	8001668 <_vfiprintf_r+0x34>
 8001664:	692b      	ldr	r3, [r5, #16]
 8001666:	b99b      	cbnz	r3, 8001690 <_vfiprintf_r+0x5c>
 8001668:	4629      	mov	r1, r5
 800166a:	4630      	mov	r0, r6
 800166c:	f000 fc0e 	bl	8001e8c <__swsetup_r>
 8001670:	b170      	cbz	r0, 8001690 <_vfiprintf_r+0x5c>
 8001672:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001674:	07dc      	lsls	r4, r3, #31
 8001676:	d504      	bpl.n	8001682 <_vfiprintf_r+0x4e>
 8001678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800167c:	b01d      	add	sp, #116	; 0x74
 800167e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001682:	89ab      	ldrh	r3, [r5, #12]
 8001684:	0598      	lsls	r0, r3, #22
 8001686:	d4f7      	bmi.n	8001678 <_vfiprintf_r+0x44>
 8001688:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800168a:	f7ff fea7 	bl	80013dc <__retarget_lock_release_recursive>
 800168e:	e7f3      	b.n	8001678 <_vfiprintf_r+0x44>
 8001690:	2300      	movs	r3, #0
 8001692:	9309      	str	r3, [sp, #36]	; 0x24
 8001694:	2320      	movs	r3, #32
 8001696:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800169a:	f8cd 800c 	str.w	r8, [sp, #12]
 800169e:	2330      	movs	r3, #48	; 0x30
 80016a0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8001854 <_vfiprintf_r+0x220>
 80016a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80016a8:	f04f 0901 	mov.w	r9, #1
 80016ac:	4623      	mov	r3, r4
 80016ae:	469a      	mov	sl, r3
 80016b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80016b4:	b10a      	cbz	r2, 80016ba <_vfiprintf_r+0x86>
 80016b6:	2a25      	cmp	r2, #37	; 0x25
 80016b8:	d1f9      	bne.n	80016ae <_vfiprintf_r+0x7a>
 80016ba:	ebba 0b04 	subs.w	fp, sl, r4
 80016be:	d00b      	beq.n	80016d8 <_vfiprintf_r+0xa4>
 80016c0:	465b      	mov	r3, fp
 80016c2:	4622      	mov	r2, r4
 80016c4:	4629      	mov	r1, r5
 80016c6:	4630      	mov	r0, r6
 80016c8:	f7ff ffa1 	bl	800160e <__sfputs_r>
 80016cc:	3001      	adds	r0, #1
 80016ce:	f000 80a9 	beq.w	8001824 <_vfiprintf_r+0x1f0>
 80016d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016d4:	445a      	add	r2, fp
 80016d6:	9209      	str	r2, [sp, #36]	; 0x24
 80016d8:	f89a 3000 	ldrb.w	r3, [sl]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	f000 80a1 	beq.w	8001824 <_vfiprintf_r+0x1f0>
 80016e2:	2300      	movs	r3, #0
 80016e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80016e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80016ec:	f10a 0a01 	add.w	sl, sl, #1
 80016f0:	9304      	str	r3, [sp, #16]
 80016f2:	9307      	str	r3, [sp, #28]
 80016f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80016f8:	931a      	str	r3, [sp, #104]	; 0x68
 80016fa:	4654      	mov	r4, sl
 80016fc:	2205      	movs	r2, #5
 80016fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001702:	4854      	ldr	r0, [pc, #336]	; (8001854 <_vfiprintf_r+0x220>)
 8001704:	f7fe fd64 	bl	80001d0 <memchr>
 8001708:	9a04      	ldr	r2, [sp, #16]
 800170a:	b9d8      	cbnz	r0, 8001744 <_vfiprintf_r+0x110>
 800170c:	06d1      	lsls	r1, r2, #27
 800170e:	bf44      	itt	mi
 8001710:	2320      	movmi	r3, #32
 8001712:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001716:	0713      	lsls	r3, r2, #28
 8001718:	bf44      	itt	mi
 800171a:	232b      	movmi	r3, #43	; 0x2b
 800171c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001720:	f89a 3000 	ldrb.w	r3, [sl]
 8001724:	2b2a      	cmp	r3, #42	; 0x2a
 8001726:	d015      	beq.n	8001754 <_vfiprintf_r+0x120>
 8001728:	9a07      	ldr	r2, [sp, #28]
 800172a:	4654      	mov	r4, sl
 800172c:	2000      	movs	r0, #0
 800172e:	f04f 0c0a 	mov.w	ip, #10
 8001732:	4621      	mov	r1, r4
 8001734:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001738:	3b30      	subs	r3, #48	; 0x30
 800173a:	2b09      	cmp	r3, #9
 800173c:	d94d      	bls.n	80017da <_vfiprintf_r+0x1a6>
 800173e:	b1b0      	cbz	r0, 800176e <_vfiprintf_r+0x13a>
 8001740:	9207      	str	r2, [sp, #28]
 8001742:	e014      	b.n	800176e <_vfiprintf_r+0x13a>
 8001744:	eba0 0308 	sub.w	r3, r0, r8
 8001748:	fa09 f303 	lsl.w	r3, r9, r3
 800174c:	4313      	orrs	r3, r2
 800174e:	9304      	str	r3, [sp, #16]
 8001750:	46a2      	mov	sl, r4
 8001752:	e7d2      	b.n	80016fa <_vfiprintf_r+0xc6>
 8001754:	9b03      	ldr	r3, [sp, #12]
 8001756:	1d19      	adds	r1, r3, #4
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	9103      	str	r1, [sp, #12]
 800175c:	2b00      	cmp	r3, #0
 800175e:	bfbb      	ittet	lt
 8001760:	425b      	neglt	r3, r3
 8001762:	f042 0202 	orrlt.w	r2, r2, #2
 8001766:	9307      	strge	r3, [sp, #28]
 8001768:	9307      	strlt	r3, [sp, #28]
 800176a:	bfb8      	it	lt
 800176c:	9204      	strlt	r2, [sp, #16]
 800176e:	7823      	ldrb	r3, [r4, #0]
 8001770:	2b2e      	cmp	r3, #46	; 0x2e
 8001772:	d10c      	bne.n	800178e <_vfiprintf_r+0x15a>
 8001774:	7863      	ldrb	r3, [r4, #1]
 8001776:	2b2a      	cmp	r3, #42	; 0x2a
 8001778:	d134      	bne.n	80017e4 <_vfiprintf_r+0x1b0>
 800177a:	9b03      	ldr	r3, [sp, #12]
 800177c:	1d1a      	adds	r2, r3, #4
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	9203      	str	r2, [sp, #12]
 8001782:	2b00      	cmp	r3, #0
 8001784:	bfb8      	it	lt
 8001786:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800178a:	3402      	adds	r4, #2
 800178c:	9305      	str	r3, [sp, #20]
 800178e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8001864 <_vfiprintf_r+0x230>
 8001792:	7821      	ldrb	r1, [r4, #0]
 8001794:	2203      	movs	r2, #3
 8001796:	4650      	mov	r0, sl
 8001798:	f7fe fd1a 	bl	80001d0 <memchr>
 800179c:	b138      	cbz	r0, 80017ae <_vfiprintf_r+0x17a>
 800179e:	9b04      	ldr	r3, [sp, #16]
 80017a0:	eba0 000a 	sub.w	r0, r0, sl
 80017a4:	2240      	movs	r2, #64	; 0x40
 80017a6:	4082      	lsls	r2, r0
 80017a8:	4313      	orrs	r3, r2
 80017aa:	3401      	adds	r4, #1
 80017ac:	9304      	str	r3, [sp, #16]
 80017ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017b2:	4829      	ldr	r0, [pc, #164]	; (8001858 <_vfiprintf_r+0x224>)
 80017b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80017b8:	2206      	movs	r2, #6
 80017ba:	f7fe fd09 	bl	80001d0 <memchr>
 80017be:	2800      	cmp	r0, #0
 80017c0:	d03f      	beq.n	8001842 <_vfiprintf_r+0x20e>
 80017c2:	4b26      	ldr	r3, [pc, #152]	; (800185c <_vfiprintf_r+0x228>)
 80017c4:	bb1b      	cbnz	r3, 800180e <_vfiprintf_r+0x1da>
 80017c6:	9b03      	ldr	r3, [sp, #12]
 80017c8:	3307      	adds	r3, #7
 80017ca:	f023 0307 	bic.w	r3, r3, #7
 80017ce:	3308      	adds	r3, #8
 80017d0:	9303      	str	r3, [sp, #12]
 80017d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80017d4:	443b      	add	r3, r7
 80017d6:	9309      	str	r3, [sp, #36]	; 0x24
 80017d8:	e768      	b.n	80016ac <_vfiprintf_r+0x78>
 80017da:	fb0c 3202 	mla	r2, ip, r2, r3
 80017de:	460c      	mov	r4, r1
 80017e0:	2001      	movs	r0, #1
 80017e2:	e7a6      	b.n	8001732 <_vfiprintf_r+0xfe>
 80017e4:	2300      	movs	r3, #0
 80017e6:	3401      	adds	r4, #1
 80017e8:	9305      	str	r3, [sp, #20]
 80017ea:	4619      	mov	r1, r3
 80017ec:	f04f 0c0a 	mov.w	ip, #10
 80017f0:	4620      	mov	r0, r4
 80017f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80017f6:	3a30      	subs	r2, #48	; 0x30
 80017f8:	2a09      	cmp	r2, #9
 80017fa:	d903      	bls.n	8001804 <_vfiprintf_r+0x1d0>
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0c6      	beq.n	800178e <_vfiprintf_r+0x15a>
 8001800:	9105      	str	r1, [sp, #20]
 8001802:	e7c4      	b.n	800178e <_vfiprintf_r+0x15a>
 8001804:	fb0c 2101 	mla	r1, ip, r1, r2
 8001808:	4604      	mov	r4, r0
 800180a:	2301      	movs	r3, #1
 800180c:	e7f0      	b.n	80017f0 <_vfiprintf_r+0x1bc>
 800180e:	ab03      	add	r3, sp, #12
 8001810:	9300      	str	r3, [sp, #0]
 8001812:	462a      	mov	r2, r5
 8001814:	4b12      	ldr	r3, [pc, #72]	; (8001860 <_vfiprintf_r+0x22c>)
 8001816:	a904      	add	r1, sp, #16
 8001818:	4630      	mov	r0, r6
 800181a:	f3af 8000 	nop.w
 800181e:	4607      	mov	r7, r0
 8001820:	1c78      	adds	r0, r7, #1
 8001822:	d1d6      	bne.n	80017d2 <_vfiprintf_r+0x19e>
 8001824:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001826:	07d9      	lsls	r1, r3, #31
 8001828:	d405      	bmi.n	8001836 <_vfiprintf_r+0x202>
 800182a:	89ab      	ldrh	r3, [r5, #12]
 800182c:	059a      	lsls	r2, r3, #22
 800182e:	d402      	bmi.n	8001836 <_vfiprintf_r+0x202>
 8001830:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001832:	f7ff fdd3 	bl	80013dc <__retarget_lock_release_recursive>
 8001836:	89ab      	ldrh	r3, [r5, #12]
 8001838:	065b      	lsls	r3, r3, #25
 800183a:	f53f af1d 	bmi.w	8001678 <_vfiprintf_r+0x44>
 800183e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001840:	e71c      	b.n	800167c <_vfiprintf_r+0x48>
 8001842:	ab03      	add	r3, sp, #12
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	462a      	mov	r2, r5
 8001848:	4b05      	ldr	r3, [pc, #20]	; (8001860 <_vfiprintf_r+0x22c>)
 800184a:	a904      	add	r1, sp, #16
 800184c:	4630      	mov	r0, r6
 800184e:	f000 f879 	bl	8001944 <_printf_i>
 8001852:	e7e4      	b.n	800181e <_vfiprintf_r+0x1ea>
 8001854:	08002044 	.word	0x08002044
 8001858:	0800204e 	.word	0x0800204e
 800185c:	00000000 	.word	0x00000000
 8001860:	0800160f 	.word	0x0800160f
 8001864:	0800204a 	.word	0x0800204a

08001868 <_printf_common>:
 8001868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800186c:	4616      	mov	r6, r2
 800186e:	4699      	mov	r9, r3
 8001870:	688a      	ldr	r2, [r1, #8]
 8001872:	690b      	ldr	r3, [r1, #16]
 8001874:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001878:	4293      	cmp	r3, r2
 800187a:	bfb8      	it	lt
 800187c:	4613      	movlt	r3, r2
 800187e:	6033      	str	r3, [r6, #0]
 8001880:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001884:	4607      	mov	r7, r0
 8001886:	460c      	mov	r4, r1
 8001888:	b10a      	cbz	r2, 800188e <_printf_common+0x26>
 800188a:	3301      	adds	r3, #1
 800188c:	6033      	str	r3, [r6, #0]
 800188e:	6823      	ldr	r3, [r4, #0]
 8001890:	0699      	lsls	r1, r3, #26
 8001892:	bf42      	ittt	mi
 8001894:	6833      	ldrmi	r3, [r6, #0]
 8001896:	3302      	addmi	r3, #2
 8001898:	6033      	strmi	r3, [r6, #0]
 800189a:	6825      	ldr	r5, [r4, #0]
 800189c:	f015 0506 	ands.w	r5, r5, #6
 80018a0:	d106      	bne.n	80018b0 <_printf_common+0x48>
 80018a2:	f104 0a19 	add.w	sl, r4, #25
 80018a6:	68e3      	ldr	r3, [r4, #12]
 80018a8:	6832      	ldr	r2, [r6, #0]
 80018aa:	1a9b      	subs	r3, r3, r2
 80018ac:	42ab      	cmp	r3, r5
 80018ae:	dc26      	bgt.n	80018fe <_printf_common+0x96>
 80018b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80018b4:	1e13      	subs	r3, r2, #0
 80018b6:	6822      	ldr	r2, [r4, #0]
 80018b8:	bf18      	it	ne
 80018ba:	2301      	movne	r3, #1
 80018bc:	0692      	lsls	r2, r2, #26
 80018be:	d42b      	bmi.n	8001918 <_printf_common+0xb0>
 80018c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80018c4:	4649      	mov	r1, r9
 80018c6:	4638      	mov	r0, r7
 80018c8:	47c0      	blx	r8
 80018ca:	3001      	adds	r0, #1
 80018cc:	d01e      	beq.n	800190c <_printf_common+0xa4>
 80018ce:	6823      	ldr	r3, [r4, #0]
 80018d0:	6922      	ldr	r2, [r4, #16]
 80018d2:	f003 0306 	and.w	r3, r3, #6
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	bf02      	ittt	eq
 80018da:	68e5      	ldreq	r5, [r4, #12]
 80018dc:	6833      	ldreq	r3, [r6, #0]
 80018de:	1aed      	subeq	r5, r5, r3
 80018e0:	68a3      	ldr	r3, [r4, #8]
 80018e2:	bf0c      	ite	eq
 80018e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80018e8:	2500      	movne	r5, #0
 80018ea:	4293      	cmp	r3, r2
 80018ec:	bfc4      	itt	gt
 80018ee:	1a9b      	subgt	r3, r3, r2
 80018f0:	18ed      	addgt	r5, r5, r3
 80018f2:	2600      	movs	r6, #0
 80018f4:	341a      	adds	r4, #26
 80018f6:	42b5      	cmp	r5, r6
 80018f8:	d11a      	bne.n	8001930 <_printf_common+0xc8>
 80018fa:	2000      	movs	r0, #0
 80018fc:	e008      	b.n	8001910 <_printf_common+0xa8>
 80018fe:	2301      	movs	r3, #1
 8001900:	4652      	mov	r2, sl
 8001902:	4649      	mov	r1, r9
 8001904:	4638      	mov	r0, r7
 8001906:	47c0      	blx	r8
 8001908:	3001      	adds	r0, #1
 800190a:	d103      	bne.n	8001914 <_printf_common+0xac>
 800190c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001914:	3501      	adds	r5, #1
 8001916:	e7c6      	b.n	80018a6 <_printf_common+0x3e>
 8001918:	18e1      	adds	r1, r4, r3
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	2030      	movs	r0, #48	; 0x30
 800191e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001922:	4422      	add	r2, r4
 8001924:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001928:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800192c:	3302      	adds	r3, #2
 800192e:	e7c7      	b.n	80018c0 <_printf_common+0x58>
 8001930:	2301      	movs	r3, #1
 8001932:	4622      	mov	r2, r4
 8001934:	4649      	mov	r1, r9
 8001936:	4638      	mov	r0, r7
 8001938:	47c0      	blx	r8
 800193a:	3001      	adds	r0, #1
 800193c:	d0e6      	beq.n	800190c <_printf_common+0xa4>
 800193e:	3601      	adds	r6, #1
 8001940:	e7d9      	b.n	80018f6 <_printf_common+0x8e>
	...

08001944 <_printf_i>:
 8001944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001948:	7e0f      	ldrb	r7, [r1, #24]
 800194a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800194c:	2f78      	cmp	r7, #120	; 0x78
 800194e:	4691      	mov	r9, r2
 8001950:	4680      	mov	r8, r0
 8001952:	460c      	mov	r4, r1
 8001954:	469a      	mov	sl, r3
 8001956:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800195a:	d807      	bhi.n	800196c <_printf_i+0x28>
 800195c:	2f62      	cmp	r7, #98	; 0x62
 800195e:	d80a      	bhi.n	8001976 <_printf_i+0x32>
 8001960:	2f00      	cmp	r7, #0
 8001962:	f000 80d4 	beq.w	8001b0e <_printf_i+0x1ca>
 8001966:	2f58      	cmp	r7, #88	; 0x58
 8001968:	f000 80c0 	beq.w	8001aec <_printf_i+0x1a8>
 800196c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001970:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001974:	e03a      	b.n	80019ec <_printf_i+0xa8>
 8001976:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800197a:	2b15      	cmp	r3, #21
 800197c:	d8f6      	bhi.n	800196c <_printf_i+0x28>
 800197e:	a101      	add	r1, pc, #4	; (adr r1, 8001984 <_printf_i+0x40>)
 8001980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001984:	080019dd 	.word	0x080019dd
 8001988:	080019f1 	.word	0x080019f1
 800198c:	0800196d 	.word	0x0800196d
 8001990:	0800196d 	.word	0x0800196d
 8001994:	0800196d 	.word	0x0800196d
 8001998:	0800196d 	.word	0x0800196d
 800199c:	080019f1 	.word	0x080019f1
 80019a0:	0800196d 	.word	0x0800196d
 80019a4:	0800196d 	.word	0x0800196d
 80019a8:	0800196d 	.word	0x0800196d
 80019ac:	0800196d 	.word	0x0800196d
 80019b0:	08001af5 	.word	0x08001af5
 80019b4:	08001a1d 	.word	0x08001a1d
 80019b8:	08001aaf 	.word	0x08001aaf
 80019bc:	0800196d 	.word	0x0800196d
 80019c0:	0800196d 	.word	0x0800196d
 80019c4:	08001b17 	.word	0x08001b17
 80019c8:	0800196d 	.word	0x0800196d
 80019cc:	08001a1d 	.word	0x08001a1d
 80019d0:	0800196d 	.word	0x0800196d
 80019d4:	0800196d 	.word	0x0800196d
 80019d8:	08001ab7 	.word	0x08001ab7
 80019dc:	682b      	ldr	r3, [r5, #0]
 80019de:	1d1a      	adds	r2, r3, #4
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	602a      	str	r2, [r5, #0]
 80019e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80019e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80019ec:	2301      	movs	r3, #1
 80019ee:	e09f      	b.n	8001b30 <_printf_i+0x1ec>
 80019f0:	6820      	ldr	r0, [r4, #0]
 80019f2:	682b      	ldr	r3, [r5, #0]
 80019f4:	0607      	lsls	r7, r0, #24
 80019f6:	f103 0104 	add.w	r1, r3, #4
 80019fa:	6029      	str	r1, [r5, #0]
 80019fc:	d501      	bpl.n	8001a02 <_printf_i+0xbe>
 80019fe:	681e      	ldr	r6, [r3, #0]
 8001a00:	e003      	b.n	8001a0a <_printf_i+0xc6>
 8001a02:	0646      	lsls	r6, r0, #25
 8001a04:	d5fb      	bpl.n	80019fe <_printf_i+0xba>
 8001a06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8001a0a:	2e00      	cmp	r6, #0
 8001a0c:	da03      	bge.n	8001a16 <_printf_i+0xd2>
 8001a0e:	232d      	movs	r3, #45	; 0x2d
 8001a10:	4276      	negs	r6, r6
 8001a12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001a16:	485a      	ldr	r0, [pc, #360]	; (8001b80 <_printf_i+0x23c>)
 8001a18:	230a      	movs	r3, #10
 8001a1a:	e012      	b.n	8001a42 <_printf_i+0xfe>
 8001a1c:	682b      	ldr	r3, [r5, #0]
 8001a1e:	6820      	ldr	r0, [r4, #0]
 8001a20:	1d19      	adds	r1, r3, #4
 8001a22:	6029      	str	r1, [r5, #0]
 8001a24:	0605      	lsls	r5, r0, #24
 8001a26:	d501      	bpl.n	8001a2c <_printf_i+0xe8>
 8001a28:	681e      	ldr	r6, [r3, #0]
 8001a2a:	e002      	b.n	8001a32 <_printf_i+0xee>
 8001a2c:	0641      	lsls	r1, r0, #25
 8001a2e:	d5fb      	bpl.n	8001a28 <_printf_i+0xe4>
 8001a30:	881e      	ldrh	r6, [r3, #0]
 8001a32:	4853      	ldr	r0, [pc, #332]	; (8001b80 <_printf_i+0x23c>)
 8001a34:	2f6f      	cmp	r7, #111	; 0x6f
 8001a36:	bf0c      	ite	eq
 8001a38:	2308      	moveq	r3, #8
 8001a3a:	230a      	movne	r3, #10
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001a42:	6865      	ldr	r5, [r4, #4]
 8001a44:	60a5      	str	r5, [r4, #8]
 8001a46:	2d00      	cmp	r5, #0
 8001a48:	bfa2      	ittt	ge
 8001a4a:	6821      	ldrge	r1, [r4, #0]
 8001a4c:	f021 0104 	bicge.w	r1, r1, #4
 8001a50:	6021      	strge	r1, [r4, #0]
 8001a52:	b90e      	cbnz	r6, 8001a58 <_printf_i+0x114>
 8001a54:	2d00      	cmp	r5, #0
 8001a56:	d04b      	beq.n	8001af0 <_printf_i+0x1ac>
 8001a58:	4615      	mov	r5, r2
 8001a5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8001a5e:	fb03 6711 	mls	r7, r3, r1, r6
 8001a62:	5dc7      	ldrb	r7, [r0, r7]
 8001a64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001a68:	4637      	mov	r7, r6
 8001a6a:	42bb      	cmp	r3, r7
 8001a6c:	460e      	mov	r6, r1
 8001a6e:	d9f4      	bls.n	8001a5a <_printf_i+0x116>
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d10b      	bne.n	8001a8c <_printf_i+0x148>
 8001a74:	6823      	ldr	r3, [r4, #0]
 8001a76:	07de      	lsls	r6, r3, #31
 8001a78:	d508      	bpl.n	8001a8c <_printf_i+0x148>
 8001a7a:	6923      	ldr	r3, [r4, #16]
 8001a7c:	6861      	ldr	r1, [r4, #4]
 8001a7e:	4299      	cmp	r1, r3
 8001a80:	bfde      	ittt	le
 8001a82:	2330      	movle	r3, #48	; 0x30
 8001a84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001a88:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8001a8c:	1b52      	subs	r2, r2, r5
 8001a8e:	6122      	str	r2, [r4, #16]
 8001a90:	f8cd a000 	str.w	sl, [sp]
 8001a94:	464b      	mov	r3, r9
 8001a96:	aa03      	add	r2, sp, #12
 8001a98:	4621      	mov	r1, r4
 8001a9a:	4640      	mov	r0, r8
 8001a9c:	f7ff fee4 	bl	8001868 <_printf_common>
 8001aa0:	3001      	adds	r0, #1
 8001aa2:	d14a      	bne.n	8001b3a <_printf_i+0x1f6>
 8001aa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001aa8:	b004      	add	sp, #16
 8001aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	f043 0320 	orr.w	r3, r3, #32
 8001ab4:	6023      	str	r3, [r4, #0]
 8001ab6:	4833      	ldr	r0, [pc, #204]	; (8001b84 <_printf_i+0x240>)
 8001ab8:	2778      	movs	r7, #120	; 0x78
 8001aba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001abe:	6823      	ldr	r3, [r4, #0]
 8001ac0:	6829      	ldr	r1, [r5, #0]
 8001ac2:	061f      	lsls	r7, r3, #24
 8001ac4:	f851 6b04 	ldr.w	r6, [r1], #4
 8001ac8:	d402      	bmi.n	8001ad0 <_printf_i+0x18c>
 8001aca:	065f      	lsls	r7, r3, #25
 8001acc:	bf48      	it	mi
 8001ace:	b2b6      	uxthmi	r6, r6
 8001ad0:	07df      	lsls	r7, r3, #31
 8001ad2:	bf48      	it	mi
 8001ad4:	f043 0320 	orrmi.w	r3, r3, #32
 8001ad8:	6029      	str	r1, [r5, #0]
 8001ada:	bf48      	it	mi
 8001adc:	6023      	strmi	r3, [r4, #0]
 8001ade:	b91e      	cbnz	r6, 8001ae8 <_printf_i+0x1a4>
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	f023 0320 	bic.w	r3, r3, #32
 8001ae6:	6023      	str	r3, [r4, #0]
 8001ae8:	2310      	movs	r3, #16
 8001aea:	e7a7      	b.n	8001a3c <_printf_i+0xf8>
 8001aec:	4824      	ldr	r0, [pc, #144]	; (8001b80 <_printf_i+0x23c>)
 8001aee:	e7e4      	b.n	8001aba <_printf_i+0x176>
 8001af0:	4615      	mov	r5, r2
 8001af2:	e7bd      	b.n	8001a70 <_printf_i+0x12c>
 8001af4:	682b      	ldr	r3, [r5, #0]
 8001af6:	6826      	ldr	r6, [r4, #0]
 8001af8:	6961      	ldr	r1, [r4, #20]
 8001afa:	1d18      	adds	r0, r3, #4
 8001afc:	6028      	str	r0, [r5, #0]
 8001afe:	0635      	lsls	r5, r6, #24
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	d501      	bpl.n	8001b08 <_printf_i+0x1c4>
 8001b04:	6019      	str	r1, [r3, #0]
 8001b06:	e002      	b.n	8001b0e <_printf_i+0x1ca>
 8001b08:	0670      	lsls	r0, r6, #25
 8001b0a:	d5fb      	bpl.n	8001b04 <_printf_i+0x1c0>
 8001b0c:	8019      	strh	r1, [r3, #0]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	6123      	str	r3, [r4, #16]
 8001b12:	4615      	mov	r5, r2
 8001b14:	e7bc      	b.n	8001a90 <_printf_i+0x14c>
 8001b16:	682b      	ldr	r3, [r5, #0]
 8001b18:	1d1a      	adds	r2, r3, #4
 8001b1a:	602a      	str	r2, [r5, #0]
 8001b1c:	681d      	ldr	r5, [r3, #0]
 8001b1e:	6862      	ldr	r2, [r4, #4]
 8001b20:	2100      	movs	r1, #0
 8001b22:	4628      	mov	r0, r5
 8001b24:	f7fe fb54 	bl	80001d0 <memchr>
 8001b28:	b108      	cbz	r0, 8001b2e <_printf_i+0x1ea>
 8001b2a:	1b40      	subs	r0, r0, r5
 8001b2c:	6060      	str	r0, [r4, #4]
 8001b2e:	6863      	ldr	r3, [r4, #4]
 8001b30:	6123      	str	r3, [r4, #16]
 8001b32:	2300      	movs	r3, #0
 8001b34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001b38:	e7aa      	b.n	8001a90 <_printf_i+0x14c>
 8001b3a:	6923      	ldr	r3, [r4, #16]
 8001b3c:	462a      	mov	r2, r5
 8001b3e:	4649      	mov	r1, r9
 8001b40:	4640      	mov	r0, r8
 8001b42:	47d0      	blx	sl
 8001b44:	3001      	adds	r0, #1
 8001b46:	d0ad      	beq.n	8001aa4 <_printf_i+0x160>
 8001b48:	6823      	ldr	r3, [r4, #0]
 8001b4a:	079b      	lsls	r3, r3, #30
 8001b4c:	d413      	bmi.n	8001b76 <_printf_i+0x232>
 8001b4e:	68e0      	ldr	r0, [r4, #12]
 8001b50:	9b03      	ldr	r3, [sp, #12]
 8001b52:	4298      	cmp	r0, r3
 8001b54:	bfb8      	it	lt
 8001b56:	4618      	movlt	r0, r3
 8001b58:	e7a6      	b.n	8001aa8 <_printf_i+0x164>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	4632      	mov	r2, r6
 8001b5e:	4649      	mov	r1, r9
 8001b60:	4640      	mov	r0, r8
 8001b62:	47d0      	blx	sl
 8001b64:	3001      	adds	r0, #1
 8001b66:	d09d      	beq.n	8001aa4 <_printf_i+0x160>
 8001b68:	3501      	adds	r5, #1
 8001b6a:	68e3      	ldr	r3, [r4, #12]
 8001b6c:	9903      	ldr	r1, [sp, #12]
 8001b6e:	1a5b      	subs	r3, r3, r1
 8001b70:	42ab      	cmp	r3, r5
 8001b72:	dcf2      	bgt.n	8001b5a <_printf_i+0x216>
 8001b74:	e7eb      	b.n	8001b4e <_printf_i+0x20a>
 8001b76:	2500      	movs	r5, #0
 8001b78:	f104 0619 	add.w	r6, r4, #25
 8001b7c:	e7f5      	b.n	8001b6a <_printf_i+0x226>
 8001b7e:	bf00      	nop
 8001b80:	08002055 	.word	0x08002055
 8001b84:	08002066 	.word	0x08002066

08001b88 <__sflush_r>:
 8001b88:	898a      	ldrh	r2, [r1, #12]
 8001b8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b8e:	4605      	mov	r5, r0
 8001b90:	0710      	lsls	r0, r2, #28
 8001b92:	460c      	mov	r4, r1
 8001b94:	d458      	bmi.n	8001c48 <__sflush_r+0xc0>
 8001b96:	684b      	ldr	r3, [r1, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	dc05      	bgt.n	8001ba8 <__sflush_r+0x20>
 8001b9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	dc02      	bgt.n	8001ba8 <__sflush_r+0x20>
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ba8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001baa:	2e00      	cmp	r6, #0
 8001bac:	d0f9      	beq.n	8001ba2 <__sflush_r+0x1a>
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001bb4:	682f      	ldr	r7, [r5, #0]
 8001bb6:	6a21      	ldr	r1, [r4, #32]
 8001bb8:	602b      	str	r3, [r5, #0]
 8001bba:	d032      	beq.n	8001c22 <__sflush_r+0x9a>
 8001bbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001bbe:	89a3      	ldrh	r3, [r4, #12]
 8001bc0:	075a      	lsls	r2, r3, #29
 8001bc2:	d505      	bpl.n	8001bd0 <__sflush_r+0x48>
 8001bc4:	6863      	ldr	r3, [r4, #4]
 8001bc6:	1ac0      	subs	r0, r0, r3
 8001bc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001bca:	b10b      	cbz	r3, 8001bd0 <__sflush_r+0x48>
 8001bcc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bce:	1ac0      	subs	r0, r0, r3
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001bd6:	6a21      	ldr	r1, [r4, #32]
 8001bd8:	4628      	mov	r0, r5
 8001bda:	47b0      	blx	r6
 8001bdc:	1c43      	adds	r3, r0, #1
 8001bde:	89a3      	ldrh	r3, [r4, #12]
 8001be0:	d106      	bne.n	8001bf0 <__sflush_r+0x68>
 8001be2:	6829      	ldr	r1, [r5, #0]
 8001be4:	291d      	cmp	r1, #29
 8001be6:	d82b      	bhi.n	8001c40 <__sflush_r+0xb8>
 8001be8:	4a29      	ldr	r2, [pc, #164]	; (8001c90 <__sflush_r+0x108>)
 8001bea:	410a      	asrs	r2, r1
 8001bec:	07d6      	lsls	r6, r2, #31
 8001bee:	d427      	bmi.n	8001c40 <__sflush_r+0xb8>
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	6062      	str	r2, [r4, #4]
 8001bf4:	04d9      	lsls	r1, r3, #19
 8001bf6:	6922      	ldr	r2, [r4, #16]
 8001bf8:	6022      	str	r2, [r4, #0]
 8001bfa:	d504      	bpl.n	8001c06 <__sflush_r+0x7e>
 8001bfc:	1c42      	adds	r2, r0, #1
 8001bfe:	d101      	bne.n	8001c04 <__sflush_r+0x7c>
 8001c00:	682b      	ldr	r3, [r5, #0]
 8001c02:	b903      	cbnz	r3, 8001c06 <__sflush_r+0x7e>
 8001c04:	6560      	str	r0, [r4, #84]	; 0x54
 8001c06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c08:	602f      	str	r7, [r5, #0]
 8001c0a:	2900      	cmp	r1, #0
 8001c0c:	d0c9      	beq.n	8001ba2 <__sflush_r+0x1a>
 8001c0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001c12:	4299      	cmp	r1, r3
 8001c14:	d002      	beq.n	8001c1c <__sflush_r+0x94>
 8001c16:	4628      	mov	r0, r5
 8001c18:	f7ff fbe2 	bl	80013e0 <_free_r>
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	6360      	str	r0, [r4, #52]	; 0x34
 8001c20:	e7c0      	b.n	8001ba4 <__sflush_r+0x1c>
 8001c22:	2301      	movs	r3, #1
 8001c24:	4628      	mov	r0, r5
 8001c26:	47b0      	blx	r6
 8001c28:	1c41      	adds	r1, r0, #1
 8001c2a:	d1c8      	bne.n	8001bbe <__sflush_r+0x36>
 8001c2c:	682b      	ldr	r3, [r5, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0c5      	beq.n	8001bbe <__sflush_r+0x36>
 8001c32:	2b1d      	cmp	r3, #29
 8001c34:	d001      	beq.n	8001c3a <__sflush_r+0xb2>
 8001c36:	2b16      	cmp	r3, #22
 8001c38:	d101      	bne.n	8001c3e <__sflush_r+0xb6>
 8001c3a:	602f      	str	r7, [r5, #0]
 8001c3c:	e7b1      	b.n	8001ba2 <__sflush_r+0x1a>
 8001c3e:	89a3      	ldrh	r3, [r4, #12]
 8001c40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c44:	81a3      	strh	r3, [r4, #12]
 8001c46:	e7ad      	b.n	8001ba4 <__sflush_r+0x1c>
 8001c48:	690f      	ldr	r7, [r1, #16]
 8001c4a:	2f00      	cmp	r7, #0
 8001c4c:	d0a9      	beq.n	8001ba2 <__sflush_r+0x1a>
 8001c4e:	0793      	lsls	r3, r2, #30
 8001c50:	680e      	ldr	r6, [r1, #0]
 8001c52:	bf08      	it	eq
 8001c54:	694b      	ldreq	r3, [r1, #20]
 8001c56:	600f      	str	r7, [r1, #0]
 8001c58:	bf18      	it	ne
 8001c5a:	2300      	movne	r3, #0
 8001c5c:	eba6 0807 	sub.w	r8, r6, r7
 8001c60:	608b      	str	r3, [r1, #8]
 8001c62:	f1b8 0f00 	cmp.w	r8, #0
 8001c66:	dd9c      	ble.n	8001ba2 <__sflush_r+0x1a>
 8001c68:	6a21      	ldr	r1, [r4, #32]
 8001c6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001c6c:	4643      	mov	r3, r8
 8001c6e:	463a      	mov	r2, r7
 8001c70:	4628      	mov	r0, r5
 8001c72:	47b0      	blx	r6
 8001c74:	2800      	cmp	r0, #0
 8001c76:	dc06      	bgt.n	8001c86 <__sflush_r+0xfe>
 8001c78:	89a3      	ldrh	r3, [r4, #12]
 8001c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c7e:	81a3      	strh	r3, [r4, #12]
 8001c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c84:	e78e      	b.n	8001ba4 <__sflush_r+0x1c>
 8001c86:	4407      	add	r7, r0
 8001c88:	eba8 0800 	sub.w	r8, r8, r0
 8001c8c:	e7e9      	b.n	8001c62 <__sflush_r+0xda>
 8001c8e:	bf00      	nop
 8001c90:	dfbffffe 	.word	0xdfbffffe

08001c94 <_fflush_r>:
 8001c94:	b538      	push	{r3, r4, r5, lr}
 8001c96:	690b      	ldr	r3, [r1, #16]
 8001c98:	4605      	mov	r5, r0
 8001c9a:	460c      	mov	r4, r1
 8001c9c:	b913      	cbnz	r3, 8001ca4 <_fflush_r+0x10>
 8001c9e:	2500      	movs	r5, #0
 8001ca0:	4628      	mov	r0, r5
 8001ca2:	bd38      	pop	{r3, r4, r5, pc}
 8001ca4:	b118      	cbz	r0, 8001cae <_fflush_r+0x1a>
 8001ca6:	6a03      	ldr	r3, [r0, #32]
 8001ca8:	b90b      	cbnz	r3, 8001cae <_fflush_r+0x1a>
 8001caa:	f7ff f9e5 	bl	8001078 <__sinit>
 8001cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0f3      	beq.n	8001c9e <_fflush_r+0xa>
 8001cb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001cb8:	07d0      	lsls	r0, r2, #31
 8001cba:	d404      	bmi.n	8001cc6 <_fflush_r+0x32>
 8001cbc:	0599      	lsls	r1, r3, #22
 8001cbe:	d402      	bmi.n	8001cc6 <_fflush_r+0x32>
 8001cc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001cc2:	f7ff fb8a 	bl	80013da <__retarget_lock_acquire_recursive>
 8001cc6:	4628      	mov	r0, r5
 8001cc8:	4621      	mov	r1, r4
 8001cca:	f7ff ff5d 	bl	8001b88 <__sflush_r>
 8001cce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001cd0:	07da      	lsls	r2, r3, #31
 8001cd2:	4605      	mov	r5, r0
 8001cd4:	d4e4      	bmi.n	8001ca0 <_fflush_r+0xc>
 8001cd6:	89a3      	ldrh	r3, [r4, #12]
 8001cd8:	059b      	lsls	r3, r3, #22
 8001cda:	d4e1      	bmi.n	8001ca0 <_fflush_r+0xc>
 8001cdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001cde:	f7ff fb7d 	bl	80013dc <__retarget_lock_release_recursive>
 8001ce2:	e7dd      	b.n	8001ca0 <_fflush_r+0xc>

08001ce4 <__swhatbuf_r>:
 8001ce4:	b570      	push	{r4, r5, r6, lr}
 8001ce6:	460c      	mov	r4, r1
 8001ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cec:	2900      	cmp	r1, #0
 8001cee:	b096      	sub	sp, #88	; 0x58
 8001cf0:	4615      	mov	r5, r2
 8001cf2:	461e      	mov	r6, r3
 8001cf4:	da0d      	bge.n	8001d12 <__swhatbuf_r+0x2e>
 8001cf6:	89a3      	ldrh	r3, [r4, #12]
 8001cf8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001cfc:	f04f 0100 	mov.w	r1, #0
 8001d00:	bf0c      	ite	eq
 8001d02:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8001d06:	2340      	movne	r3, #64	; 0x40
 8001d08:	2000      	movs	r0, #0
 8001d0a:	6031      	str	r1, [r6, #0]
 8001d0c:	602b      	str	r3, [r5, #0]
 8001d0e:	b016      	add	sp, #88	; 0x58
 8001d10:	bd70      	pop	{r4, r5, r6, pc}
 8001d12:	466a      	mov	r2, sp
 8001d14:	f000 f912 	bl	8001f3c <_fstat_r>
 8001d18:	2800      	cmp	r0, #0
 8001d1a:	dbec      	blt.n	8001cf6 <__swhatbuf_r+0x12>
 8001d1c:	9901      	ldr	r1, [sp, #4]
 8001d1e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8001d22:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8001d26:	4259      	negs	r1, r3
 8001d28:	4159      	adcs	r1, r3
 8001d2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d2e:	e7eb      	b.n	8001d08 <__swhatbuf_r+0x24>

08001d30 <__smakebuf_r>:
 8001d30:	898b      	ldrh	r3, [r1, #12]
 8001d32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001d34:	079d      	lsls	r5, r3, #30
 8001d36:	4606      	mov	r6, r0
 8001d38:	460c      	mov	r4, r1
 8001d3a:	d507      	bpl.n	8001d4c <__smakebuf_r+0x1c>
 8001d3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001d40:	6023      	str	r3, [r4, #0]
 8001d42:	6123      	str	r3, [r4, #16]
 8001d44:	2301      	movs	r3, #1
 8001d46:	6163      	str	r3, [r4, #20]
 8001d48:	b002      	add	sp, #8
 8001d4a:	bd70      	pop	{r4, r5, r6, pc}
 8001d4c:	ab01      	add	r3, sp, #4
 8001d4e:	466a      	mov	r2, sp
 8001d50:	f7ff ffc8 	bl	8001ce4 <__swhatbuf_r>
 8001d54:	9900      	ldr	r1, [sp, #0]
 8001d56:	4605      	mov	r5, r0
 8001d58:	4630      	mov	r0, r6
 8001d5a:	f7ff fbb5 	bl	80014c8 <_malloc_r>
 8001d5e:	b948      	cbnz	r0, 8001d74 <__smakebuf_r+0x44>
 8001d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001d64:	059a      	lsls	r2, r3, #22
 8001d66:	d4ef      	bmi.n	8001d48 <__smakebuf_r+0x18>
 8001d68:	f023 0303 	bic.w	r3, r3, #3
 8001d6c:	f043 0302 	orr.w	r3, r3, #2
 8001d70:	81a3      	strh	r3, [r4, #12]
 8001d72:	e7e3      	b.n	8001d3c <__smakebuf_r+0xc>
 8001d74:	89a3      	ldrh	r3, [r4, #12]
 8001d76:	6020      	str	r0, [r4, #0]
 8001d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d7c:	81a3      	strh	r3, [r4, #12]
 8001d7e:	9b00      	ldr	r3, [sp, #0]
 8001d80:	6163      	str	r3, [r4, #20]
 8001d82:	9b01      	ldr	r3, [sp, #4]
 8001d84:	6120      	str	r0, [r4, #16]
 8001d86:	b15b      	cbz	r3, 8001da0 <__smakebuf_r+0x70>
 8001d88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001d8c:	4630      	mov	r0, r6
 8001d8e:	f000 f8e7 	bl	8001f60 <_isatty_r>
 8001d92:	b128      	cbz	r0, 8001da0 <__smakebuf_r+0x70>
 8001d94:	89a3      	ldrh	r3, [r4, #12]
 8001d96:	f023 0303 	bic.w	r3, r3, #3
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	81a3      	strh	r3, [r4, #12]
 8001da0:	89a3      	ldrh	r3, [r4, #12]
 8001da2:	431d      	orrs	r5, r3
 8001da4:	81a5      	strh	r5, [r4, #12]
 8001da6:	e7cf      	b.n	8001d48 <__smakebuf_r+0x18>

08001da8 <_putc_r>:
 8001da8:	b570      	push	{r4, r5, r6, lr}
 8001daa:	460d      	mov	r5, r1
 8001dac:	4614      	mov	r4, r2
 8001dae:	4606      	mov	r6, r0
 8001db0:	b118      	cbz	r0, 8001dba <_putc_r+0x12>
 8001db2:	6a03      	ldr	r3, [r0, #32]
 8001db4:	b90b      	cbnz	r3, 8001dba <_putc_r+0x12>
 8001db6:	f7ff f95f 	bl	8001078 <__sinit>
 8001dba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001dbc:	07d8      	lsls	r0, r3, #31
 8001dbe:	d405      	bmi.n	8001dcc <_putc_r+0x24>
 8001dc0:	89a3      	ldrh	r3, [r4, #12]
 8001dc2:	0599      	lsls	r1, r3, #22
 8001dc4:	d402      	bmi.n	8001dcc <_putc_r+0x24>
 8001dc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001dc8:	f7ff fb07 	bl	80013da <__retarget_lock_acquire_recursive>
 8001dcc:	68a3      	ldr	r3, [r4, #8]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	60a3      	str	r3, [r4, #8]
 8001dd4:	da05      	bge.n	8001de2 <_putc_r+0x3a>
 8001dd6:	69a2      	ldr	r2, [r4, #24]
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	db12      	blt.n	8001e02 <_putc_r+0x5a>
 8001ddc:	b2eb      	uxtb	r3, r5
 8001dde:	2b0a      	cmp	r3, #10
 8001de0:	d00f      	beq.n	8001e02 <_putc_r+0x5a>
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	1c5a      	adds	r2, r3, #1
 8001de6:	6022      	str	r2, [r4, #0]
 8001de8:	701d      	strb	r5, [r3, #0]
 8001dea:	b2ed      	uxtb	r5, r5
 8001dec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001dee:	07da      	lsls	r2, r3, #31
 8001df0:	d405      	bmi.n	8001dfe <_putc_r+0x56>
 8001df2:	89a3      	ldrh	r3, [r4, #12]
 8001df4:	059b      	lsls	r3, r3, #22
 8001df6:	d402      	bmi.n	8001dfe <_putc_r+0x56>
 8001df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001dfa:	f7ff faef 	bl	80013dc <__retarget_lock_release_recursive>
 8001dfe:	4628      	mov	r0, r5
 8001e00:	bd70      	pop	{r4, r5, r6, pc}
 8001e02:	4629      	mov	r1, r5
 8001e04:	4622      	mov	r2, r4
 8001e06:	4630      	mov	r0, r6
 8001e08:	f000 f802 	bl	8001e10 <__swbuf_r>
 8001e0c:	4605      	mov	r5, r0
 8001e0e:	e7ed      	b.n	8001dec <_putc_r+0x44>

08001e10 <__swbuf_r>:
 8001e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e12:	460e      	mov	r6, r1
 8001e14:	4614      	mov	r4, r2
 8001e16:	4605      	mov	r5, r0
 8001e18:	b118      	cbz	r0, 8001e22 <__swbuf_r+0x12>
 8001e1a:	6a03      	ldr	r3, [r0, #32]
 8001e1c:	b90b      	cbnz	r3, 8001e22 <__swbuf_r+0x12>
 8001e1e:	f7ff f92b 	bl	8001078 <__sinit>
 8001e22:	69a3      	ldr	r3, [r4, #24]
 8001e24:	60a3      	str	r3, [r4, #8]
 8001e26:	89a3      	ldrh	r3, [r4, #12]
 8001e28:	071a      	lsls	r2, r3, #28
 8001e2a:	d525      	bpl.n	8001e78 <__swbuf_r+0x68>
 8001e2c:	6923      	ldr	r3, [r4, #16]
 8001e2e:	b31b      	cbz	r3, 8001e78 <__swbuf_r+0x68>
 8001e30:	6823      	ldr	r3, [r4, #0]
 8001e32:	6922      	ldr	r2, [r4, #16]
 8001e34:	1a98      	subs	r0, r3, r2
 8001e36:	6963      	ldr	r3, [r4, #20]
 8001e38:	b2f6      	uxtb	r6, r6
 8001e3a:	4283      	cmp	r3, r0
 8001e3c:	4637      	mov	r7, r6
 8001e3e:	dc04      	bgt.n	8001e4a <__swbuf_r+0x3a>
 8001e40:	4621      	mov	r1, r4
 8001e42:	4628      	mov	r0, r5
 8001e44:	f7ff ff26 	bl	8001c94 <_fflush_r>
 8001e48:	b9e0      	cbnz	r0, 8001e84 <__swbuf_r+0x74>
 8001e4a:	68a3      	ldr	r3, [r4, #8]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	60a3      	str	r3, [r4, #8]
 8001e50:	6823      	ldr	r3, [r4, #0]
 8001e52:	1c5a      	adds	r2, r3, #1
 8001e54:	6022      	str	r2, [r4, #0]
 8001e56:	701e      	strb	r6, [r3, #0]
 8001e58:	6962      	ldr	r2, [r4, #20]
 8001e5a:	1c43      	adds	r3, r0, #1
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d004      	beq.n	8001e6a <__swbuf_r+0x5a>
 8001e60:	89a3      	ldrh	r3, [r4, #12]
 8001e62:	07db      	lsls	r3, r3, #31
 8001e64:	d506      	bpl.n	8001e74 <__swbuf_r+0x64>
 8001e66:	2e0a      	cmp	r6, #10
 8001e68:	d104      	bne.n	8001e74 <__swbuf_r+0x64>
 8001e6a:	4621      	mov	r1, r4
 8001e6c:	4628      	mov	r0, r5
 8001e6e:	f7ff ff11 	bl	8001c94 <_fflush_r>
 8001e72:	b938      	cbnz	r0, 8001e84 <__swbuf_r+0x74>
 8001e74:	4638      	mov	r0, r7
 8001e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e78:	4621      	mov	r1, r4
 8001e7a:	4628      	mov	r0, r5
 8001e7c:	f000 f806 	bl	8001e8c <__swsetup_r>
 8001e80:	2800      	cmp	r0, #0
 8001e82:	d0d5      	beq.n	8001e30 <__swbuf_r+0x20>
 8001e84:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001e88:	e7f4      	b.n	8001e74 <__swbuf_r+0x64>
	...

08001e8c <__swsetup_r>:
 8001e8c:	b538      	push	{r3, r4, r5, lr}
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <__swsetup_r+0xac>)
 8001e90:	4605      	mov	r5, r0
 8001e92:	6818      	ldr	r0, [r3, #0]
 8001e94:	460c      	mov	r4, r1
 8001e96:	b118      	cbz	r0, 8001ea0 <__swsetup_r+0x14>
 8001e98:	6a03      	ldr	r3, [r0, #32]
 8001e9a:	b90b      	cbnz	r3, 8001ea0 <__swsetup_r+0x14>
 8001e9c:	f7ff f8ec 	bl	8001078 <__sinit>
 8001ea0:	89a3      	ldrh	r3, [r4, #12]
 8001ea2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001ea6:	0718      	lsls	r0, r3, #28
 8001ea8:	d422      	bmi.n	8001ef0 <__swsetup_r+0x64>
 8001eaa:	06d9      	lsls	r1, r3, #27
 8001eac:	d407      	bmi.n	8001ebe <__swsetup_r+0x32>
 8001eae:	2309      	movs	r3, #9
 8001eb0:	602b      	str	r3, [r5, #0]
 8001eb2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001eb6:	81a3      	strh	r3, [r4, #12]
 8001eb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ebc:	e034      	b.n	8001f28 <__swsetup_r+0x9c>
 8001ebe:	0758      	lsls	r0, r3, #29
 8001ec0:	d512      	bpl.n	8001ee8 <__swsetup_r+0x5c>
 8001ec2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001ec4:	b141      	cbz	r1, 8001ed8 <__swsetup_r+0x4c>
 8001ec6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001eca:	4299      	cmp	r1, r3
 8001ecc:	d002      	beq.n	8001ed4 <__swsetup_r+0x48>
 8001ece:	4628      	mov	r0, r5
 8001ed0:	f7ff fa86 	bl	80013e0 <_free_r>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	6363      	str	r3, [r4, #52]	; 0x34
 8001ed8:	89a3      	ldrh	r3, [r4, #12]
 8001eda:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001ede:	81a3      	strh	r3, [r4, #12]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	6063      	str	r3, [r4, #4]
 8001ee4:	6923      	ldr	r3, [r4, #16]
 8001ee6:	6023      	str	r3, [r4, #0]
 8001ee8:	89a3      	ldrh	r3, [r4, #12]
 8001eea:	f043 0308 	orr.w	r3, r3, #8
 8001eee:	81a3      	strh	r3, [r4, #12]
 8001ef0:	6923      	ldr	r3, [r4, #16]
 8001ef2:	b94b      	cbnz	r3, 8001f08 <__swsetup_r+0x7c>
 8001ef4:	89a3      	ldrh	r3, [r4, #12]
 8001ef6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001efa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001efe:	d003      	beq.n	8001f08 <__swsetup_r+0x7c>
 8001f00:	4621      	mov	r1, r4
 8001f02:	4628      	mov	r0, r5
 8001f04:	f7ff ff14 	bl	8001d30 <__smakebuf_r>
 8001f08:	89a0      	ldrh	r0, [r4, #12]
 8001f0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001f0e:	f010 0301 	ands.w	r3, r0, #1
 8001f12:	d00a      	beq.n	8001f2a <__swsetup_r+0x9e>
 8001f14:	2300      	movs	r3, #0
 8001f16:	60a3      	str	r3, [r4, #8]
 8001f18:	6963      	ldr	r3, [r4, #20]
 8001f1a:	425b      	negs	r3, r3
 8001f1c:	61a3      	str	r3, [r4, #24]
 8001f1e:	6923      	ldr	r3, [r4, #16]
 8001f20:	b943      	cbnz	r3, 8001f34 <__swsetup_r+0xa8>
 8001f22:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001f26:	d1c4      	bne.n	8001eb2 <__swsetup_r+0x26>
 8001f28:	bd38      	pop	{r3, r4, r5, pc}
 8001f2a:	0781      	lsls	r1, r0, #30
 8001f2c:	bf58      	it	pl
 8001f2e:	6963      	ldrpl	r3, [r4, #20]
 8001f30:	60a3      	str	r3, [r4, #8]
 8001f32:	e7f4      	b.n	8001f1e <__swsetup_r+0x92>
 8001f34:	2000      	movs	r0, #0
 8001f36:	e7f7      	b.n	8001f28 <__swsetup_r+0x9c>
 8001f38:	20000084 	.word	0x20000084

08001f3c <_fstat_r>:
 8001f3c:	b538      	push	{r3, r4, r5, lr}
 8001f3e:	4d07      	ldr	r5, [pc, #28]	; (8001f5c <_fstat_r+0x20>)
 8001f40:	2300      	movs	r3, #0
 8001f42:	4604      	mov	r4, r0
 8001f44:	4608      	mov	r0, r1
 8001f46:	4611      	mov	r1, r2
 8001f48:	602b      	str	r3, [r5, #0]
 8001f4a:	f7fe fef6 	bl	8000d3a <_fstat>
 8001f4e:	1c43      	adds	r3, r0, #1
 8001f50:	d102      	bne.n	8001f58 <_fstat_r+0x1c>
 8001f52:	682b      	ldr	r3, [r5, #0]
 8001f54:	b103      	cbz	r3, 8001f58 <_fstat_r+0x1c>
 8001f56:	6023      	str	r3, [r4, #0]
 8001f58:	bd38      	pop	{r3, r4, r5, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200002e8 	.word	0x200002e8

08001f60 <_isatty_r>:
 8001f60:	b538      	push	{r3, r4, r5, lr}
 8001f62:	4d06      	ldr	r5, [pc, #24]	; (8001f7c <_isatty_r+0x1c>)
 8001f64:	2300      	movs	r3, #0
 8001f66:	4604      	mov	r4, r0
 8001f68:	4608      	mov	r0, r1
 8001f6a:	602b      	str	r3, [r5, #0]
 8001f6c:	f7fe fef5 	bl	8000d5a <_isatty>
 8001f70:	1c43      	adds	r3, r0, #1
 8001f72:	d102      	bne.n	8001f7a <_isatty_r+0x1a>
 8001f74:	682b      	ldr	r3, [r5, #0]
 8001f76:	b103      	cbz	r3, 8001f7a <_isatty_r+0x1a>
 8001f78:	6023      	str	r3, [r4, #0]
 8001f7a:	bd38      	pop	{r3, r4, r5, pc}
 8001f7c:	200002e8 	.word	0x200002e8

08001f80 <_sbrk_r>:
 8001f80:	b538      	push	{r3, r4, r5, lr}
 8001f82:	4d06      	ldr	r5, [pc, #24]	; (8001f9c <_sbrk_r+0x1c>)
 8001f84:	2300      	movs	r3, #0
 8001f86:	4604      	mov	r4, r0
 8001f88:	4608      	mov	r0, r1
 8001f8a:	602b      	str	r3, [r5, #0]
 8001f8c:	f7fe fefe 	bl	8000d8c <_sbrk>
 8001f90:	1c43      	adds	r3, r0, #1
 8001f92:	d102      	bne.n	8001f9a <_sbrk_r+0x1a>
 8001f94:	682b      	ldr	r3, [r5, #0]
 8001f96:	b103      	cbz	r3, 8001f9a <_sbrk_r+0x1a>
 8001f98:	6023      	str	r3, [r4, #0]
 8001f9a:	bd38      	pop	{r3, r4, r5, pc}
 8001f9c:	200002e8 	.word	0x200002e8

08001fa0 <_init>:
 8001fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fa2:	bf00      	nop
 8001fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fa6:	bc08      	pop	{r3}
 8001fa8:	469e      	mov	lr, r3
 8001faa:	4770      	bx	lr

08001fac <_fini>:
 8001fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fae:	bf00      	nop
 8001fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fb2:	bc08      	pop	{r3}
 8001fb4:	469e      	mov	lr, r3
 8001fb6:	4770      	bx	lr
