@W: MT530 :"c:\users\yash umale\documents\8th sem\final year project\phase 2\source code\usb-superspeed-data-acquisition\phase 2\technology independent coding styles\libero soc projects\counter\hdl\bit8register.vhd":41:8:41:9|Found inferred clock bit8register|clk which controls 32 sequential elements including q[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
