hnlVerilogTermSyncUp nil
unlAnalogOnly ""
emh_maskLayoutView t
upgradeMsgSevError ""
amsTraverseConfigForTextViews t
vlogSupply0Sigs ""
preferMEOverImplicit t
vlogSupply1Sigs ""
ignorePrintNettype nil
emh_digNetlistFile "digital.v"
ossEscNameMapping t
amsExcludeParams ""
iterInstExpFormat "%b_%i"
netlistNoWarn ""
termMismatch "ignore"
globalSignals (("" "D" "gnd!" "CDBA" "wire" "" "YES" "F" "wire" "") ("" "D" "vdd!" "CDBA" "wire" "" "NO" "F" "wire" "") ("" "D" "vdde!" "CDBA" "wire" "" "NO" "F" "wire" "") ("" "D" "vdd3!" "CDBA" "wire" "" "NO" "F" "wire" ""))
amsVerbose nil
vlogGroundSigs "gnd!"
unlPortDrill ""
aliasInstFormat "ams_alias_inst_%i"
upgradeMsgSevWarn ""
amsExpScalingFactor "no"
useUselibForSpice nil
emh_printPhysicalInst nil
useFileUselib t
shortInstanceList ""
emh_printEmptySubckt t
amsPortConnectionByNameOrOrder "name"
templateScript ""
termDirectionMismatch "ignore"
useSpectreInfo "spectre veriloga spice"
emh_PrintPwrGndConnectivity nil
desVarsToBeNetlistedAsInt ""
runNProcForSch nil
emh_DigitalInstList nil
verboseShadowLog nil
useEffectiveCDF nil
amsScalarInstances t
amsVerilogHonorSmForLeaf nil
amsmaxErrors "50"
amsTempDirForShadows ""
headerText "none"
updateShadow nil
unquoteNumbers t
amsLSB_MSB nil
checkForMissingShadows nil
modifyParamScope "no"
initFile ""
emh_phyCell ""
dnaAssemblerWaitTime 3600
createSpectreCktForExtracted nil
ifdefLanguageExtensions nil
emh_macroLibList ""
enablePkgImport nil
print_control_vars t
netlistMaxWarn ""
instClashFormat "%b_instclash"
useDefparam nil
allowNameCollisions "yes"
allDspfFiles nil
netClashFormat "%b_netclash"
useRunDirNetlistsOnly t
dspfFile nil
allowIllegalIdentifiers "yes"
netlistMaxWarn2331 3
includeFiles "disciplines.vams userDisciplines.vams"
amsDefinitionViews "symbol schematic extracted"
allowSparseBuses "yes"
forceCleanTempDirForShadow nil
paramDefVals ""
paramGlobalDefVal "0"
includeInstCdfParams nil
allowDeviantBuses "yes"
templateFile ""
splitNetlistFormat nil
