$date
	Thu Oct 03 01:21:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sistema_calcu_tb $end
$var wire 7 ! seg [6:0] $end
$var wire 14 " resultado [13:0] $end
$var wire 4 # fila [3:0] $end
$var wire 4 $ an [3:0] $end
$var reg 1 % clk $end
$var reg 1 & col_0 $end
$var reg 1 ' col_1 $end
$var reg 1 ( col_2 $end
$var reg 1 ) col_3 $end
$var reg 1 * rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & col_0 $end
$var wire 1 ' col_1 $end
$var wire 1 ( col_2 $end
$var wire 1 ) col_3 $end
$var wire 4 + fila [3:0] $end
$var wire 1 * rst $end
$var wire 4 , tecla_pre [3:0] $end
$var wire 1 - suma $end
$var wire 7 . seg [6:0] $end
$var wire 14 / resultado [13:0] $end
$var wire 1 0 reset_datos $end
$var wire 12 1 numero2 [11:0] $end
$var wire 12 2 numero1 [11:0] $end
$var wire 1 3 igual $end
$var wire 4 4 fila_contador [3:0] $end
$var wire 1 5 cargar_numero2 $end
$var wire 1 6 cargar_numero1 $end
$var wire 4 7 an [3:0] $end
$scope module almacenamiento_inst $end
$var wire 1 % clk $end
$var wire 1 * rst $end
$var wire 4 8 tecla_pre [3:0] $end
$var wire 1 0 reset_datos $end
$var wire 1 5 cargar_numero2 $end
$var wire 1 6 cargar_numero1 $end
$var reg 2 9 indice_numero1 [1:0] $end
$var reg 2 : indice_numero2 [1:0] $end
$var reg 12 ; numero1 [11:0] $end
$var reg 12 < numero2 [11:0] $end
$upscope $end
$scope module capturador_inst $end
$var wire 1 % clk $end
$var wire 1 & col_0 $end
$var wire 1 ' col_1 $end
$var wire 1 ( col_2 $end
$var wire 1 ) col_3 $end
$var wire 1 * rst $end
$var wire 4 = tecla_pre [3:0] $end
$var wire 1 - suma $end
$var wire 1 3 igual $end
$var wire 4 > fila_ent [3:0] $end
$var wire 1 ? col_33 $end
$var wire 1 @ col_22 $end
$var wire 1 A col_11 $end
$var wire 1 B col_00 $end
$var wire 1 C clk_div $end
$scope module detector_col_inst $end
$var wire 1 % clk $end
$var wire 1 * rst $end
$var wire 4 D tecla_pre [3:0] $end
$var wire 4 E fila [3:0] $end
$var wire 1 ? col_3 $end
$var wire 1 @ col_2 $end
$var wire 1 A col_1 $end
$var wire 1 B col_0 $end
$var reg 5 F estado_act [4:0] $end
$var reg 5 G estado_sig [4:0] $end
$var reg 1 3 igual $end
$var reg 4 H salida [3:0] $end
$var reg 1 - suma $end
$upscope $end
$scope module divisor_inst $end
$var wire 1 % clk $end
$var parameter 32 I fre $end
$var parameter 32 J frecuencia $end
$var parameter 64 K max_cuenta $end
$var reg 1 C clk_div $end
$var reg 5 L cuenta [4:0] $end
$upscope $end
$scope module rebote_ins0 $end
$var wire 1 & boton $end
$var wire 1 B boton_sal $end
$var wire 1 % clk $end
$var wire 1 M q2_com $end
$var wire 1 N q2 $end
$var wire 1 O q1 $end
$var wire 1 P q0 $end
$var wire 1 Q clk_hab $end
$scope module clk_ha $end
$var wire 1 % clk $end
$var parameter 32 R fre $end
$var parameter 32 S frecuencia $end
$var parameter 64 T max_cuenta $end
$var reg 1 Q clk_div $end
$var reg 5 U cuenta [4:0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 & D $end
$var wire 1 % clk $end
$var wire 1 Q clk_hab $end
$var reg 1 P Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 P D $end
$var wire 1 % clk $end
$var wire 1 Q clk_hab $end
$var reg 1 O Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 O D $end
$var wire 1 % clk $end
$var wire 1 Q clk_hab $end
$var reg 1 N Q $end
$upscope $end
$upscope $end
$scope module rebote_ins1 $end
$var wire 1 ' boton $end
$var wire 1 A boton_sal $end
$var wire 1 % clk $end
$var wire 1 V q2_com $end
$var wire 1 W q2 $end
$var wire 1 X q1 $end
$var wire 1 Y q0 $end
$var wire 1 Z clk_hab $end
$scope module clk_ha $end
$var wire 1 % clk $end
$var parameter 32 [ fre $end
$var parameter 32 \ frecuencia $end
$var parameter 64 ] max_cuenta $end
$var reg 1 Z clk_div $end
$var reg 5 ^ cuenta [4:0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 ' D $end
$var wire 1 % clk $end
$var wire 1 Z clk_hab $end
$var reg 1 Y Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 Y D $end
$var wire 1 % clk $end
$var wire 1 Z clk_hab $end
$var reg 1 X Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 X D $end
$var wire 1 % clk $end
$var wire 1 Z clk_hab $end
$var reg 1 W Q $end
$upscope $end
$upscope $end
$scope module rebote_ins2 $end
$var wire 1 ( boton $end
$var wire 1 @ boton_sal $end
$var wire 1 % clk $end
$var wire 1 _ q2_com $end
$var wire 1 ` q2 $end
$var wire 1 a q1 $end
$var wire 1 b q0 $end
$var wire 1 c clk_hab $end
$scope module clk_ha $end
$var wire 1 % clk $end
$var parameter 32 d fre $end
$var parameter 32 e frecuencia $end
$var parameter 64 f max_cuenta $end
$var reg 1 c clk_div $end
$var reg 5 g cuenta [4:0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 ( D $end
$var wire 1 % clk $end
$var wire 1 c clk_hab $end
$var reg 1 b Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 b D $end
$var wire 1 % clk $end
$var wire 1 c clk_hab $end
$var reg 1 a Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 a D $end
$var wire 1 % clk $end
$var wire 1 c clk_hab $end
$var reg 1 ` Q $end
$upscope $end
$upscope $end
$scope module rebote_ins3 $end
$var wire 1 ) boton $end
$var wire 1 ? boton_sal $end
$var wire 1 % clk $end
$var wire 1 h q2_com $end
$var wire 1 i q2 $end
$var wire 1 j q1 $end
$var wire 1 k q0 $end
$var wire 1 l clk_hab $end
$scope module clk_ha $end
$var wire 1 % clk $end
$var parameter 32 m fre $end
$var parameter 32 n frecuencia $end
$var parameter 64 o max_cuenta $end
$var reg 1 l clk_div $end
$var reg 5 p cuenta [4:0] $end
$upscope $end
$scope module ff1 $end
$var wire 1 ) D $end
$var wire 1 % clk $end
$var wire 1 l clk_hab $end
$var reg 1 k Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 k D $end
$var wire 1 % clk $end
$var wire 1 l clk_hab $end
$var reg 1 j Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 j D $end
$var wire 1 % clk $end
$var wire 1 l clk_hab $end
$var reg 1 i Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module cont_ani_inst $end
$var wire 1 % clk $end
$var wire 1 * rst $end
$var wire 4 q fila [3:0] $end
$var reg 4 r fila_encendida [3:0] $end
$upscope $end
$scope module display_inst $end
$var wire 1 % clk $end
$var wire 12 s numero1 [11:0] $end
$var wire 12 t numero2 [11:0] $end
$var wire 1 * rst $end
$var wire 2 u display_select [1:0] $end
$var wire 1 5 b $end
$var wire 1 6 a $end
$var reg 4 v an [3:0] $end
$var reg 2 w contador [1:0] $end
$var reg 4 x numero_mostrar [3:0] $end
$var reg 19 y refresh_counter [18:0] $end
$var reg 7 z seg [6:0] $end
$upscope $end
$scope module maquina_inst $end
$var wire 1 - a $end
$var wire 1 3 b $end
$var wire 1 { c $end
$var wire 1 % clk $end
$var wire 1 * rst $end
$var wire 4 | tecla_pre [3:0] $end
$var reg 1 6 cargar_numero1 $end
$var reg 1 5 cargar_numero2 $end
$var reg 3 } estado_act [2:0] $end
$var reg 3 ~ estado_sig [2:0] $end
$var reg 1 0 rst_datos $end
$upscope $end
$scope module suma_inst $end
$var wire 1 % clk $end
$var wire 12 !" num1 [11:0] $end
$var wire 12 "" num2 [11:0] $end
$var wire 1 * rst $end
$var reg 14 #" sum [13:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1101 o
b1100110111111110011000000 n
b11110100001001000000 m
b1101 f
b1100110111111110011000000 e
b11110100001001000000 d
b1101 ]
b1100110111111110011000000 \
b11110100001001000000 [
b1101 T
b1100110111111110011000000 S
b11110100001001000000 R
b1101 K
b1100110111111110011000000 J
b11110100001001000000 I
$end
#0
$dumpvars
bx #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
0{
b0 z
b0 y
bx x
b0 w
b1110 v
b0 u
b0 t
b0 s
b1 r
b1 q
b0 p
0l
0k
0j
0i
1h
b0 g
0c
0b
0a
0`
1_
b0 ^
0Z
0Y
0X
0W
1V
b0 U
0Q
0P
0O
0N
1M
b0 L
b0 H
b1 G
b0 F
b1 E
b0 D
0C
0B
0A
0@
0?
b1 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b1110 7
06
05
b1 4
03
b0 2
b0 1
00
bx /
b0 .
0-
b0 ,
b1 +
1*
0)
0(
0'
0&
0%
b1110 $
b1 #
bx "
b0 !
$end
#20000
b1 U
b1 ^
b1 g
b1 p
b1 L
b0 "
b0 /
b0 #"
1%
#40000
0%
#60000
b10 L
b10 p
b10 g
b10 ^
b10 U
1%
#80000
0%
#100000
b11 U
b11 ^
b11 g
b11 p
b11 L
1%
#120000
0%
#140000
b100 L
b100 p
b100 g
b100 ^
b100 U
1%
#160000
0%
#180000
b101 U
b101 ^
b101 g
b101 p
b101 L
1%
#200000
0%
#220000
b110 L
b110 p
b110 g
b110 ^
b110 U
1%
#240000
0%
#260000
b111 U
b111 ^
b111 g
b111 p
b111 L
1%
#280000
0%
#300000
b1000 L
b1000 p
b1000 g
b1000 ^
b1000 U
1%
#320000
0%
#340000
b1001 U
b1001 ^
b1001 g
b1001 p
b1001 L
1%
#360000
0%
#380000
b1010 L
b1010 p
b1010 g
b1010 ^
b1010 U
1%
#400000
0%
0*
#420000
b111111 !
b111111 .
b111111 z
b10 G
b0 x
b1 y
b10 #
b10 +
b10 4
b10 >
b10 E
b10 q
b10 r
b1 F
b1011 U
b1011 ^
b1011 g
b1011 p
b1011 L
1%
#440000
0%
#460000
b11 G
b10 F
b100 #
b100 +
b100 4
b100 >
b100 E
b100 q
b100 r
b10 y
b1100 L
b1100 p
b1100 g
b1100 ^
b1100 U
1%
#480000
0%
#500000
b0 G
b11 y
b1000 #
b1000 +
b1000 4
b1000 >
b1000 E
b1000 q
b1000 r
b11 F
b1101 U
b1101 ^
b1101 g
b1101 p
b1101 L
1%
#520000
0%
#540000
b1 G
b0 F
b1 #
b1 +
b1 4
b1 >
b1 E
b1 q
b1 r
b100 y
b0 L
1C
b0 p
1l
b0 g
1c
b0 ^
1Z
b0 U
1Q
1%
#560000
0%
#580000
b10 G
b101 y
b10 #
b10 +
b10 4
b10 >
b10 E
b10 q
b10 r
b1 F
b1 U
b1 ^
b1 g
b1 p
b1 L
1%
#600000
0%
#620000
b11 G
b10 F
b100 #
b100 +
b100 4
b100 >
b100 E
b100 q
b100 r
b110 y
b10 L
b10 p
b10 g
b10 ^
b10 U
1%
#640000
0%
#660000
b0 G
b111 y
b1000 #
b1000 +
b1000 4
b1000 >
b1000 E
b1000 q
b1000 r
b11 F
b11 U
b11 ^
b11 g
b11 p
b11 L
1%
#680000
0%
#700000
b1 G
b0 F
b1 #
b1 +
b1 4
b1 >
b1 E
b1 q
b1 r
b1000 y
b100 L
b100 p
b100 g
b100 ^
b100 U
1%
#720000
0%
#740000
b10 G
b1001 y
b10 #
b10 +
b10 4
b10 >
b10 E
b10 q
b10 r
b1 F
b101 U
b101 ^
b101 g
b101 p
b101 L
1%
#760000
0%
#780000
b11 G
b10 F
b100 #
b100 +
b100 4
b100 >
b100 E
b100 q
b100 r
b1010 y
b110 L
b110 p
b110 g
b110 ^
b110 U
1%
#800000
0%
1&
#820000
b0 G
b1011 y
b1000 #
b1000 +
b1000 4
b1000 >
b1000 E
b1000 q
b1000 r
b11 F
b111 U
1P
b111 ^
b111 g
b111 p
b111 L
1%
#840000
0%
0&
#860000
b100 G
1B
b0 F
b1 #
b1 +
b1 4
b1 >
b1 E
b1 q
b1 r
b1100 y
b1000 L
b1000 p
b1000 g
b1000 ^
1O
0P
b1000 U
1%
#880000
0%
1'
#900000
b0 G
0B
0M
b1101 y
b10 #
b10 +
b10 4
b10 >
b10 E
b10 q
b10 r
b100 F
b1001 U
0O
1N
b1001 ^
1Y
b1001 g
b1001 p
b1001 L
1%
#920000
0%
0'
#940000
b1 G
1A
1M
b0 F
b100 #
b100 +
b100 4
b100 >
b100 E
b100 q
b100 r
b1110 y
b1010 L
b1010 p
b1010 g
1X
0Y
b1010 ^
0N
b1010 U
1%
#960000
0%
1&
#980000
b10 G
0A
0V
b1111 y
b1000 #
b1000 +
b1000 4
b1000 >
b1000 E
b1000 q
b1000 r
b1 F
b1011 U
1P
b1011 ^
0X
1W
b1011 g
b1011 p
b1011 L
1%
#1000000
0%
0&
#1020000
b11 G
1V
1B
b10 F
b1 #
b1 +
b1 4
b1 >
b1 E
b1 q
b1 r
b10000 y
b1100 L
b1100 p
b1100 g
0W
b1100 ^
1O
0P
b1100 U
1%
#1040000
0%
1'
#1060000
b0 G
0B
0M
b10001 y
b10 #
b10 +
b10 4
b10 >
b10 E
b10 q
b10 r
b11 F
b1101 U
0O
1N
b1101 ^
1Y
b1101 g
b1101 p
b1101 L
1%
#1080000
0%
0'
#1100000
b1 G
1A
1M
b0 F
b100 #
b100 +
b100 4
b100 >
b100 E
b100 q
b100 r
b10010 y
b0 L
0C
b0 p
0l
b0 g
0c
1X
0Y
b0 ^
0Z
0N
b0 U
0Q
1%
#1120000
0%
