// Seed: 3777059867
module module_0 (
    output wor id_0,
    output wire id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    input wor id_11,
    input tri id_12
    , id_14
);
  id_15(
      id_0, 1 == id_0, id_12, id_12, id_5, id_9, id_14[1], 1, id_3, 1, {1{id_9}}
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1
    , id_46,
    input uwire id_2,
    output supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    output wor id_8,
    input wand id_9,
    output uwire id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wand id_13,
    output wire id_14,
    input supply0 id_15,
    output tri1 id_16,
    input wand id_17,
    input tri0 id_18,
    input tri0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input tri1 id_23,
    input tri0 id_24,
    output uwire id_25,
    output tri1 id_26,
    input wire id_27,
    input tri id_28,
    input tri1 id_29,
    input tri id_30,
    input supply1 id_31,
    input tri id_32,
    output uwire id_33,
    input uwire id_34,
    input wor id_35,
    output uwire id_36,
    output uwire id_37,
    input wor id_38,
    input tri id_39,
    input uwire id_40,
    output tri0 id_41,
    input wor id_42,
    input tri0 id_43,
    input uwire id_44
);
  assign id_16 = id_29;
  module_0 modCall_1 (
      id_14,
      id_33,
      id_20,
      id_12,
      id_10,
      id_18,
      id_30,
      id_33,
      id_8,
      id_40,
      id_4,
      id_39,
      id_30
  );
  assign id_14 = 1'b0;
endmodule
