INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP-5-Integrador/TP-5-Integrador.srcs/sources_1/new/LatchRS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LatchRS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP-5-Integrador/TP-5-Integrador.srcs/sim_1/new/LatchRS_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LatchRS_TB
