GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\nguye\Documents\GitHub\gowin_riscv\src\crc32.v'
Analyzing Verilog file 'C:\Users\nguye\Documents\GitHub\gowin_riscv\src\rmii_rx.sv'
Analyzing Verilog file 'C:\Users\nguye\Documents\GitHub\gowin_riscv\src\rmii_tx.sv'
Analyzing Verilog file 'C:\Users\nguye\Documents\GitHub\gowin_riscv\src\top.sv'
Undeclared symbol 'tx_fifo_wren', assumed default net type 'wire'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\top.sv":39)
Analyzing Verilog file 'C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v'
Analyzing Verilog file 'C:\Users\nguye\Documents\GitHub\gowin_riscv\src\fifo_sc_hs\fifo_sc_2048x8.v'
Compiling module 'top'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\top.sv":2)
Compiling module 'uart(CLK_MHZ=50,BAUD_RATE=921600)'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":206)
Compiling module 'UART_TX(CLK_MHZ=50,BAUD_RATE=921600)'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":108)
Compiling module '**'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\fifo_sc_hs\fifo_sc_2048x8.v":0)
Compiling module '**'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\fifo_sc_hs\fifo_sc_2048x8.v":0)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":180)
Compiling module 'UART_RX(CLK_MHZ=50,BAUD_RATE=921600)'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":3)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":83)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":85)
Compiling module 'rmii_rx'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\rmii_rx.sv":1)
Compiling module 'crc32'("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\crc32.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input osc is unused("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\top.sv":5)
WARN  (CV0016) : Input uart_rx is unused("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\top.sv":14)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "crc32" instantiated to "fcs0" is swept in optimizing("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\rmii_rx.sv":39)
WARN  (NL0002) : The module "UART_RX" instantiated to "rx" is swept in optimizing("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":231)
WARN  (NL0002) : The module "FIFO_SC_2048x8" instantiated to "rx_fifo" is swept in optimizing("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\uart.v":104)
WARN  (NL0002) : The module "~fifo_sc_hs.FIFO_SC_2048x8" instantiated to "fifo_sc_hs_inst" is swept in optimizing("C:\Users\nguye\Documents\GitHub\gowin_riscv\src\fifo_sc_hs\fifo_sc_2048x8.v":0)
[95%] Generate netlist file "C:\Users\nguye\Documents\GitHub\gowin_riscv\impl\gwsynthesis\rmii.vg" completed
[100%] Generate report file "C:\Users\nguye\Documents\GitHub\gowin_riscv\impl\gwsynthesis\rmii_syn.rpt.html" completed
GowinSynthesis finish
