Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Oct 25 15:43:32 2019
| Host         : smithpc running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file os_pfb_wrapper_utilization_placed.rpt -pb os_pfb_wrapper_utilization_placed.pb
| Design       : os_pfb_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10040 |     0 |    425280 |  2.36 |
|   LUT as Logic             |  8373 |     0 |    425280 |  1.97 |
|   LUT as Memory            |  1667 |     0 |    213600 |  0.78 |
|     LUT as Distributed RAM |   854 |     0 |           |       |
|     LUT as Shift Register  |   813 |     0 |           |       |
| CLB Registers              | 14655 |     0 |    850560 |  1.72 |
|   Register as Flip Flop    | 14655 |     0 |    850560 |  1.72 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |   212 |     0 |     53160 |  0.40 |
| F7 Muxes                   |     7 |     0 |    212640 | <0.01 |
| F8 Muxes                   |     2 |     0 |    106320 | <0.01 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 352   |          Yes |         Set |            - |
| 14099 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  1895 |     0 |     53160 |  3.56 |
|   CLBL                                     |   865 |     0 |           |       |
|   CLBM                                     |  1030 |     0 |           |       |
| LUT as Logic                               |  8373 |     0 |    425280 |  1.97 |
|   using O5 output only                     |   281 |       |           |       |
|   using O6 output only                     |  5949 |       |           |       |
|   using O5 and O6                          |  2143 |       |           |       |
| LUT as Memory                              |  1667 |     0 |    213600 |  0.78 |
|   LUT as Distributed RAM                   |   854 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   150 |       |           |       |
|     using O5 and O6                        |   704 |       |           |       |
|   LUT as Shift Register                    |   813 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   260 |       |           |       |
|     using O5 and O6                        |   553 |       |           |       |
| CLB Registers                              | 14655 |     0 |    850560 |  1.72 |
|   Register driven from within the CLB      |  8516 |       |           |       |
|   Register driven from outside the CLB     |  6139 |       |           |       |
|     LUT in front of the register is unused |  3968 |       |           |       |
|     LUT in front of the register is used   |  2171 |       |           |       |
| Unique Control Sets                        |   509 |       |    106320 |  0.48 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  6.5 |     0 |      1080 |  0.60 |
|   RAMB36/FIFO*    |    2 |     0 |      1080 |  0.19 |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |    9 |     0 |      2160 |  0.42 |
|     RAMB18E2 only |    9 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   26 |     0 |      4272 |  0.61 |
|   DSP48E2 only |   26 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       347 |  0.00 |
| HPIOB_M          |    0 |     0 |       138 |  0.00 |
| HPIOB_S          |    0 |     0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       696 |  0.29 |
|   BUFGCE             |    1 |     0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    0 |     0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14099 |            Register |
| LUT3     |  3241 |                 CLB |
| LUT6     |  2388 |                 CLB |
| LUT5     |  1729 |                 CLB |
| LUT2     |  1485 |                 CLB |
| LUT4     |  1407 |                 CLB |
| SRL16E   |  1282 |                 CLB |
| RAMD32   |  1234 |                 CLB |
| FDSE     |   352 |            Register |
| LUT1     |   266 |                 CLB |
| CARRY8   |   212 |                 CLB |
| RAMS32   |   176 |                 CLB |
| RAMD64E  |   148 |                 CLB |
| FDCE     |   138 |            Register |
| SRLC32E  |    84 |                 CLB |
| FDPE     |    66 |            Register |
| DSP48E2  |    26 |          Arithmetic |
| RAMB18E2 |     9 |           Block Ram |
| MUXF7    |     7 |                 CLB |
| RAMB36E2 |     2 |           Block Ram |
| MUXF8    |     2 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| os_pfb_zynq_ultra_ps_e_0_0 |    1 |
| os_pfb_xbar_0              |    1 |
| os_pfb_rst_ps8_0_99M_0     |    1 |
| os_pfb_os_pfb_0            |    1 |
| os_pfb_axi_smc_0           |    1 |
| os_pfb_axi_dma_0_0         |    1 |
| os_pfb_auto_pc_1           |    1 |
| os_pfb_auto_pc_0           |    1 |
| os_pfb_auto_ds_1           |    1 |
| os_pfb_auto_ds_0           |    1 |
+----------------------------+------+


