<html> 
 			<head> 			<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
			<title>Project Status Summary Page</title>
			<link rel="stylesheet" type="text/css" href="projectstatuspage.css" />
			<script type = "text/javascript" src="projectstatuspage.js"></script>
			</head>

 			<body style="background-color:#f0f0ff;">
 			
<table style="border:none;" width="100%" ><tr> <td class="outline">
<table width="100%" border="0" cellspacing="0" cellpadding="0"> 	     <thead class="tablehead"><tr><th colspan="4">Project Settings</th><tr> 
 <tr> <td class="optionTitle" align="left"> Project Name</td> <td> PCIe_EP_Demo_syn</td> <td class="optionTitle" align="left"> Device Name</td> <td> synthesis: Microchip PolarFire : MPF300T</td> </tr>
<tr> <td class="optionTitle" align="left"> Implementation Name</td> <td> synthesis</td> <td class="optionTitle" align="left"> Top Module</td> <td> PCIe_EP_Demo</td> </tr>
 		 </thead> 
		 <tbody> <tr> <td class="optionTitle" align="left"> Retiming</td> <td> 0</td> <td class="optionTitle" align="left"> Resource Sharing</td> <td> 1</td> </tr>
<tr> <td class="optionTitle" align="left"> Fanout Guide</td> <td> 10000</td> <td class="optionTitle" align="left"> Disable I/O Insertion</td> <td> 0</td> </tr>
<tr> <td class="optionTitle" align="left"> Disable Sequential Optimizations</td> <td> 0</td> <td class="optionTitle" align="left"> FSM Compiler</td> <td> 1</td> </tr>
 
</tbody> 
  </table><br>	 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="9">Run Status</th></tr></thead>
         <tbody>
 		<tr>
 			<th align="left" width="17%">Job Name</th>
			<th align="left">Status</th>
 			<td class="lnote" align="center" title="Notes"></td>
 			<td class="lwarn" align="center" title="Warnings"></td>
 			<td class="lerror" align="center" title="Errors"></td>
 			<th align="left">CPU Time</th>
 			<th align="left">Real Time</th>
 			<th align="left">Memory</th>
 			<th align="left">Date/Time</th>
         </tr>
  <tr>
  <td class="optionTitle"> (compiler)</td><td>Complete</td>
 <td>336</td>
 <td>1085</td>
<td>0</td>
<td>-</td>
<td>02m:43s</td>
<td>-</td>
<td><font size="-1">5/17/22</font><br/><font size="-2">9:05 AM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (premap)</td><td>Complete</td>
 <td>505</td>
 <td>606</td>
<td>0</td>
<td>0m:52s</td>
<td>0m:53s</td>
<td>1017MB</td>
<td><font size="-1">5/17/22</font><br/><font size="-2">9:08 AM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (fpga_mapper)</td><td>Complete</td>
 <td>637</td>
 <td>1987</td>
<td>0</td>
<td>04m:31s</td>
<td>02m:03s</td>
<td>779MB</td>
<td><font size="-1">5/17/22</font><br/><font size="-2">9:10 AM</font></td>
</tr> 

<tr>
  <td class="optionTitle">Multi-srs Generator</td>
  <td>Complete</td><td class="empty"></td><td class="empty"></td><td class="empty"></td><td>00m:08s</td><td class="empty"></td><td class="empty"></td><td><font size="-1">5/17/22</font><br/><font size="-2">9:05 AM</font></td> 		</tbody>
     </table>
 <br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Area Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="2"></td><td class="optionTitle" colspan="2"></td></tr> 
 </tfoot> 
 <tbody> <tr> 
<td title ="Total Carry Cells used" class="optionTitle" align="left">Carry Cells</td> <td>7526</td>
<td title ="Total Sequential Cells used" class="optionTitle" align="left">Sequential Cells</td> <td>29769</td>
</tr>
<tr> 
<td title ="Total DSP Blocks used" class="optionTitle" align="left">DSP Blocks
(dsp_used)</td> <td>0</td>
<td title ="Total I/O Cells used" class="optionTitle" align="left">I/O Cells</td> <td>112</td>
</tr>
<tr> 
<td title ="Total Global Clock Buffers used" class="optionTitle" align="left">Global Clock Buffers</td> <td>26</td>
<td title ="Total RAM1K20 used" class="optionTitle" align="left">RAM1K20
(v_ram)</td> <td>45</td>
</tr>
<tr> 
<td title ="Total RAM64x12 used" class="optionTitle" align="left">RAM64x12
(v_ram)</td> <td>215</td>
<td title ="Total LUTs used" class="optionTitle" align="left">LUTs
(total_luts)</td> <td>37996</td>
</tr>
 
</tbody>
    </table><br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Timing Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="4"></td></tr> 
 </tfoot> 
<tbody> 
   <tr><th class="optionTitle" align= "left ">Clock Name</th><th class="optionTitle" align= "left ">Req Freq</th><th class="optionTitle" align= "left ">Est Freq</th><th class="optionTitle" align= "left ">Slack</th></tr> 
<tr> <td  align="left">CCC_111MHz_CCC_111MHz_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">COREDDR_TIP_INT_Z129|VCO_PHSEL_ROTATE_inferred_clock[0]</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">COREDDR_TIP_INT_Z187|VCO_PHSEL_ROTATE_inferred_clock[0]</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV</td><td  align="left">80.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK</td><td  align="left">160.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK</td><td  align="left">125.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT0</td><td  align="left">600.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT2</td><td  align="left">600.0 MHz</td><td  align="left">274.8 MHz</td><td  align="left">-1.972</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_0/CCC_0/pll_inst_0/OUT3</td><td  align="left">600.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">133.7 MHz</td><td  align="left">2.520</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">291.6 MHz</td><td  align="left">6.571</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0</td><td  align="left">800.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1</td><td  align="left">200.0 MHz</td><td  align="left">133.6 MHz</td><td  align="left">-1.879</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2</td><td  align="left">800.0 MHz</td><td  align="left">274.8 MHz</td><td  align="left">-2.389</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3</td><td  align="left">800.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|N_3_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">291.6 MHz</td><td  align="left">6.571</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|N_3_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|N_3_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">REF_CLK_0</td><td  align="left">50.0 MHz</td><td  align="left">123.0 MHz</td><td  align="left">11.867</td></tr> 
<tr> <td  align="left">REF_CLK_PAD_P</td><td  align="left">100.0 MHz</td><td  align="left">NA</td><td  align="left">NA</td></tr> 
<tr> <td  align="left">System</td><td  align="left">100.0 MHz</td><td  align="left">113.3 MHz</td><td  align="left">1.175</td></tr> 
</tbody> 
 </table>
<br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Optimizations Summary</th></tr></thead>
 <tbody> <tr> 
<td title ="Non-gated/non-generated clock trees / Gated/generated clock trees" class="optionTitle" align="left">Combined Clock Conversion</td> <td>2 / 24</td>
<td class="optionTitle"></td><td></td></tr> 
</tbody>
    </table><br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="5">Compile Points Summary</th></tr></thead>
<tbody> 
   <tr><th class="optionTitle" align= "left ">Name</th><th class="optionTitle" align= "left ">Status</th><th class="optionTitle" align= "left ">Reason</th><th class="optionTitle" align= "left ">Real Time</th><th class="optionTitle" align= "left ">CPU Time</th></tr> 
<tr> <td  align="left">CoreDMA_IO_CTRL</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:10s</td><td  align="left">0h:00m:10s</td></tr> 
<tr> <td  align="left">PF_DDR3_SS</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:25s</td><td  align="left">0h:00m:24s</td></tr> 
<tr> <td  align="left">PF_DDR4_SS</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:29s</td><td  align="left">0h:00m:28s</td></tr> 
<tr> <td  align="left">CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z69</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:20s</td><td  align="left">0h:00m:20s</td></tr> 
<tr> <td  align="left">C1_axi_if_Z76</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:12s</td><td  align="left">0h:00m:12s</td></tr> 
<tr> <td  align="left">PCIe_EP_Demo</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:47s</td><td  align="left">0h:00m:46s</td></tr> 
<tr> <td  align="left">C0_fastinit_Z173</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:16s</td><td  align="left">0h:00m:16s</td></tr> 
<tr> <td  align="left">C0_axi_if_Z137</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:14s</td><td  align="left">0h:00m:14s</td></tr> 
<tr> <td  align="left">RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:03s</td><td  align="left">0h:00m:03s</td></tr> 
<tr> <td  align="left">AXItoAPB</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:06s</td><td  align="left">0h:00m:06s</td></tr> 
<tr> <td  align="left">C1_fastinit_Z112</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:09s</td><td  align="left">0h:00m:09s</td></tr> 
<tr> <td  align="left">RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:03s</td><td  align="left">0h:00m:03s</td></tr> 
<tr> <td  align="left">RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_genblk1_0__RDLVL_TRAIN_0</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:03s</td><td  align="left">0h:00m:03s</td></tr> 
<tr> <td  align="left">RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_genblk1_1__RDLVL_TRAIN_0</td><td  align="left">Mapped</td><td  align="left">No database</td><td  align="left">0h:00m:03s</td><td  align="left">0h:00m:03s</td></tr> 
</tbody> 
 </table>
<br>
<br> 
</td></tr></table></body> 
 </html>