
---------- Begin Simulation Statistics ----------
final_tick                                49684612500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195504                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491036                       # Number of bytes of host memory used
host_op_rate                                   352015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.79                       # Real time elapsed on the host
host_tick_rate                              524181744                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18530857                       # Number of instructions simulated
sim_ops                                      33365756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049685                       # Number of seconds simulated
sim_ticks                                 49684612500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              283                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    283                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              9.936922                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5688390                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2460131                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35079                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493516                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          537                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       58711162                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.100635                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5345967                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          614                       # TLB misses on write requests
system.cpu0.numCycles                        99369225                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40658063                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    8530857                       # Number of instructions committed
system.cpu1.committedOps                     12388214                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.648211                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1644531                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1599333                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       311225                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    6207010                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        24210                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       82308710                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.085850                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1976694                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          268                       # TLB misses on write requests
system.cpu1.numCycles                        99369225                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4273019     34.49%     34.51% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.51% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.52% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               927389      7.49%     42.01% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.01% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.01% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.01% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.02% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.02% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.03% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.03% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.04% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.06% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.34%     42.40% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               332832      2.69%     45.09% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           929471      7.50%     52.59% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         5873402     47.41%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                12388214                       # Class of committed instruction
system.cpu1.tickCycles                       17060515                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1045870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2092782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2314456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4628977                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1341                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             246826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       807142                       # Transaction distribution
system.membus.trans_dist::CleanEvict           238728                       # Transaction distribution
system.membus.trans_dist::ReadExReq            800086                       # Transaction distribution
system.membus.trans_dist::ReadExResp           800086                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        246826                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3139694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3139694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3139694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    118659456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    118659456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               118659456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1046912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1046912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1046912                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5663136000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5514893000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4212847                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4212847                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4212847                       # number of overall hits
system.cpu0.icache.overall_hits::total        4212847                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1132962                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1132962                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1132962                       # number of overall misses
system.cpu0.icache.overall_misses::total      1132962                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  29522429000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  29522429000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  29522429000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  29522429000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5345809                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5345809                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5345809                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5345809                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.211935                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.211935                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.211935                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.211935                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26057.739801                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26057.739801                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26057.739801                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26057.739801                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1132945                       # number of writebacks
system.cpu0.icache.writebacks::total          1132945                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1132962                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1132962                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1132962                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1132962                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  28389468000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  28389468000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  28389468000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  28389468000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.211935                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.211935                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.211935                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.211935                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25057.740683                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25057.740683                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25057.740683                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25057.740683                       # average overall mshr miss latency
system.cpu0.icache.replacements               1132945                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4212847                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4212847                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1132962                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1132962                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  29522429000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  29522429000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5345809                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5345809                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.211935                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.211935                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26057.739801                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26057.739801                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1132962                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1132962                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  28389468000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  28389468000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.211935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.211935                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25057.740683                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25057.740683                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999725                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5345808                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1132961                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.718440                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999725                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43899433                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43899433                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3324865                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3324865                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3325846                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3325846                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       463242                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        463242                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       464315                       # number of overall misses
system.cpu0.dcache.overall_misses::total       464315                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14853796500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14853796500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14853796500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14853796500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3788107                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3788107                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3790161                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3790161                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122289                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122289                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122505                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122505                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32064.874299                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32064.874299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31990.774582                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31990.774582                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       172753                       # number of writebacks
system.cpu0.dcache.writebacks::total           172753                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        77576                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        77576                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        77576                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        77576                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385666                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386704                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386704                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11793928000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11793928000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11873869000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11873869000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101810                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101810                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102028                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102028                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 30580.678618                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30580.678618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 30705.317245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30705.317245                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386688                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2073430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297576                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297576                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   9103413000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9103413000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2371006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2371006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30591.892491                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30591.892491                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12905                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12905                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284671                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   8444439000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8444439000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120063                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 29663.854063                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29663.854063                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1251435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1251435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       165666                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       165666                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   5750383500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5750383500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116905                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34710.704067                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34710.704067                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        64671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        64671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       100995                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       100995                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3349489000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3349489000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071269                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071269                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33164.899252                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33164.899252                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          981                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          981                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1073                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1073                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.522395                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.522395                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     79941000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     79941000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 77014.450867                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 77014.450867                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999743                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3712550                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386704                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.600495                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999743                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30707992                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30707992                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1965520                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1965520                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1965520                       # number of overall hits
system.cpu1.icache.overall_hits::total        1965520                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11107                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11107                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11107                       # number of overall misses
system.cpu1.icache.overall_misses::total        11107                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    279785000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    279785000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    279785000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    279785000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1976627                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1976627                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1976627                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1976627                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005619                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005619                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005619                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005619                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25189.970289                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25189.970289                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25189.970289                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25189.970289                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11091                       # number of writebacks
system.cpu1.icache.writebacks::total            11091                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11107                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11107                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11107                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11107                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    268678000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    268678000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    268678000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    268678000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005619                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005619                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005619                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005619                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24189.970289                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24189.970289                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24189.970289                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24189.970289                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11091                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1965520                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1965520                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11107                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11107                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    279785000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    279785000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1976627                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1976627                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005619                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005619                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25189.970289                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25189.970289                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11107                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11107                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    268678000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    268678000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24189.970289                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24189.970289                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999712                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1976627                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11107                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           177.962276                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999712                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999982                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15824123                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15824123                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      6233412                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6233412                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      6233412                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6233412                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1248414                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1248414                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1248414                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1248414                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  85341151000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  85341151000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  85341151000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  85341151000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      7481826                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7481826                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      7481826                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7481826                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166860                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166860                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166860                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166860                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68359.655531                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68359.655531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68359.655531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68359.655531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       776601                       # number of writebacks
system.cpu1.dcache.writebacks::total           776601                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       464665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       464665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       464665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       464665                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       783749                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       783749                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       783749                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       783749                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67489016000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67489016000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67489016000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67489016000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104754                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104754                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104754                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104754                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86110.497111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86110.497111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86110.497111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86110.497111                       # average overall mshr miss latency
system.cpu1.dcache.replacements                783732                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1278297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1278297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    333584500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333584500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1287674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1287674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.007282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35574.757385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35574.757385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    310209500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    310209500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.007024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34300.033171                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34300.033171                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4955115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4955115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1239037                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1239037                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85007566500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85007566500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6194152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6194152                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200033                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200033                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68607.770793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68607.770793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       464332                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       464332                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       774705                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       774705                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  67178806500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  67178806500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86715.338742                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86715.338742                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999730                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7017160                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           783748                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.953337                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999730                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         60638356                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        60638356                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              948684                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              302033                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9248                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7644                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1267609                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             948684                       # number of overall hits
system.l2.overall_hits::.cpu0.data             302033                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9248                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7644                       # number of overall hits
system.l2.overall_hits::total                 1267609                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            184278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             84671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            776104                       # number of demand (read+write) misses
system.l2.demand_misses::total                1046912                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           184278                       # number of overall misses
system.l2.overall_misses::.cpu0.data            84671                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1859                       # number of overall misses
system.l2.overall_misses::.cpu1.data           776104                       # number of overall misses
system.l2.overall_misses::total               1046912                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16492794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   8059700500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    149558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  66206924000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      90908976500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16492794000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   8059700500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    149558000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  66206924000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     90908976500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1132962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          783748                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2314521                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1132962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         783748                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2314521                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.162652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.218956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.167372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.990247                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.452323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.162652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.218956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.167372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.990247                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.452323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89499.527887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95188.441143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80450.779989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85306.768165                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86835.356267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89499.527887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95188.441143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80450.779989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85306.768165                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86835.356267                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              807142                       # number of writebacks
system.l2.writebacks::total                    807142                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       184278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        84671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       776104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1046912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       184278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        84671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       776104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1046912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14650014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   7212990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    130968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  58445884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  80439856500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14650014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   7212990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    130968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  58445884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  80439856500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.162652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.218956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.167372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.990247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.452323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.162652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.218956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.167372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.990247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.452323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79499.527887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85188.441143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70450.779989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75306.768165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76835.356267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79499.527887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85188.441143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70450.779989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75306.768165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76835.356267                       # average overall mshr miss latency
system.l2.replacements                        1046358                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       949354                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           949354                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       949354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       949354                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1144036                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1144036                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1144036                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1144036                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            74239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 75644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         773299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              800086                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2390809500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65977454000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   68368263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       774704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            875730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.265150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89252.603875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85319.461166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85451.143377                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        26787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       773299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         800086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2122939500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58244464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  60367403500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.913622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79252.603875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75319.461166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75451.143377                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        948684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             957932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       184278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           186137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16492794000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    149558000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16642352000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1132962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1144069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.162652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.167372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.162697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89499.527887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80450.779989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89409.155622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       184278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       186137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14650014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    130968000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14780982000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.162652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.167372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.162697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79499.527887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70450.779989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79409.155622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       227794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            234033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        57884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   5668891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    229470000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5898361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.202620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.310150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97935.370741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81807.486631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97189.952051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        57884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5090051000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    201420000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5291471000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.202620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.310150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87935.370741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71807.486631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87189.952051                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.516906                       # Cycle average of tags in use
system.l2.tags.total_refs                     4628124                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1047382                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.418755                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.932967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      229.419786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      154.713109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.665884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      628.785160                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.224043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.151087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.614048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999528                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          574                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38079198                       # Number of tag accesses
system.l2.tags.data_accesses                 38079198                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      11793792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       5418944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        118976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49670656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67002368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11793792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       118976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11912768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     51657088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51657088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         184278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          84671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         776104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1046912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       807142                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             807142                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        237373130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        109066846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2394625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        999719098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1348553700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    237373130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2394625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        239767755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1039699927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1039699927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1039699927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       237373130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       109066846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2394625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       999719098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2388253627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    807073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    184278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     83486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    776082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216612500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        50309                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        50309                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2761145                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             758179                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1046912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     807142                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1046912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   807142                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    69                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             63062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             55185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             51642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             97220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             86947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            56875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            64387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            63065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             50034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             50048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             50711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            51504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            51739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            55810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17659282250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5228525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37266251000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16887.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35637.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   861804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  731601                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1046912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               807142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  557917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  394419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   88267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  51040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  50834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  55480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  51651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       259345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.212377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.236693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.406289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        86642     33.41%     33.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41237     15.90%     49.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18311      7.06%     56.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11000      4.24%     60.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7525      2.90%     63.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6168      2.38%     65.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5069      1.95%     67.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5268      2.03%     69.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78125     30.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       259345                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.785466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.377795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.562340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50171     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            77      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            23      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50309                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.351031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            49444     98.28%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              263      0.52%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              165      0.33%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              256      0.51%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              164      0.33%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50309                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66925120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51651008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67002368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51657088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1347.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1039.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1348.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1039.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49684582000                       # Total gap between requests
system.mem_ctrls.avgGap                      26797.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11793792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      5343104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       118976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49669248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51651008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 237373130.363047510386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107540418.072094246745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2394624.693913029972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 999690759.387526631355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1039577555.324598670006                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       184278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        84671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       776104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       807142                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7042568750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3713163000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54715750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26455803500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1245673473000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38217.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43854.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29432.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34087.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1543313.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            979879320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            520814415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3848909820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2133085140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3922017840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22011291000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        543067200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33959064735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        683.492595                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1190208000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1659060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46835344500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            871858260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            463399860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3617423880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2079700200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3922017840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21815644770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        707821920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33477866730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        673.807544                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1609852750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1659060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46415699750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1438790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1756496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1144036                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          460282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           875730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          875730                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1144069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3398868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2351228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6943497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    145017984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35805248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1420672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     99862336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              282106240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1046358                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51657088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3360879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000399                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019971                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3359538     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1341      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3360879                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4407878500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1181042637                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16675470                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580117876                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1699460961                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  49684612500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
