Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jun 22 15:35:20 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
| ML Models    : v2020.1.0
--------------------------------------------------------------------------------------------------------

Report QoR Suggestions

Table of Contents
-----------------
1. QoR Suggestions Report Summary
2. ML Strategies
3. QoR Suggestions - Utilization
4. QoR Suggestions - Netlist

1. QoR Suggestions Report Summary
---------------------------------

+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
|       Name       |       Id       |   Status  | Generated At | Applicable For | Automatic |    Scope    | Incremental Friendly |                                        Description                                       |    Source   |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
| RQS_UTIL-12-1    | RQS_UTIL-12    | Generated | route_design | opt_design     | Yes       | GLOBALSCOPE | No                   | Remapping small SRL to Registers in the design.                                          | Current Run |
| RQS_UTIL-15-1    | RQS_UTIL-15    | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Forward retime across Datapath Operators to reduce FF utilization.                       | Current Run |
| RQS_NETLIST-10-1 | RQS_NETLIST-10 | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Rebalance timing paths by forward and backward retiming.                                 | Current Run |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
* No QoR suggestions are provided when the fully routed design is assessed to easily meet timing.


2. ML Strategies
----------------

+---+----+---------+---------+
| # | Id | Command | Options |
+---+----+---------+---------+
* The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.


3. QoR Suggestions - Utilization
--------------------------------

+---------------+------------------------------------------------------------+-----------+--------+
|      Name     |                         Description                        | Hierarchy | Module |
+---------------+------------------------------------------------------------+-----------+--------+
| RQS_UTIL-12-1 | Remapping small SRL to Registers.                          | GLOBAL    | GLOBAL |
| RQS_UTIL-15-1 | Retime across Datapath operators to reduce FF utilization. | GLOBAL    | GLOBAL |
+---------------+------------------------------------------------------------+-----------+--------+


4. QoR Suggestions - Netlist
----------------------------

+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
|       Name       | No of Paths | Logic Levels | Routes | Slack |  Req.  |  Skew  | Fanout | Datapath Delay | Cell% | Route% | Source Clock | Destination Clock |    Startpoint    |         Endpoint         |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
| RQS_NETLIST-10-1 | 1           | 15           | 16     | 1.081 | 10.000 | -0.046 | -      | 8.777          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 14           | 15     | 1.211 | 10.000 | -0.042 | -      | 8.631          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 13           | 14     | 1.318 | 10.000 | -0.046 | -      | 8.556          | 32.40 | 67.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][24]/D  |
|                  | 1           | 13           | 14     | 1.109 | 10.000 | -0.046 | -      | 8.782          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 14           | 15     | 1.228 | 10.000 | -0.041 | -      | 8.629          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 15           | 16     | 0.577 | 10.000 | -0.046 | -      | 9.275          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][31]/D  |
|                  | 1           | 13           | 14     | 1.003 | 10.000 | -0.045 | -      | 8.849          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][25]/D  |
|                  | 1           | 14           | 15     | 1.223 | 10.000 | -0.042 | -      | 8.641          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 15           | 16     | 0.833 | 10.000 | -0.042 | -      | 9.023          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 15           | 16     | 0.617 | 10.000 | -0.048 | -      | 9.232          | 33.80 | 66.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][31]/D  |
|                  | 1           | 13           | 14     | 0.987 | 10.000 | -0.041 | -      | 8.870          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][25]/D |
|                  | 1           | 15           | 16     | 0.439 | 10.000 | -0.042 | -      | 9.426          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][31]/D |
|                  | 1           | 14           | 15     | 0.572 | 10.000 | -0.048 | -      | 9.421          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_zero_flag_reg/D        |
|                  | 1           | 13           | 14     | 1.827 | 10.000 | -0.048 | -      | 8.120          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 14           | 15     | 1.397 | 10.000 | -0.048 | -      | 8.549          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][31]/D |
|                  | 1           | 13           | 14     | 1.170 | 10.000 | -0.047 | -      | 8.716          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][25]/D  |
|                  | 1           | 13           | 14     | 1.137 | 10.000 | -0.045 | -      | 8.752          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][24]/D |
|                  | 1           | 14           | 15     | 1.074 | 10.000 | -0.041 | -      | 8.818          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][28]/D  |
|                  | 1           | 15           | 16     | 0.352 | 10.000 | -0.045 | -      | 9.523          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 15           | 16     | 0.868 | 10.000 | -0.041 | -      | 8.989          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 15           | 16     | 0.915 | 10.000 | -0.045 | -      | 8.924          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 13           | 14     | 1.142 | 10.000 | -0.043 | -      | 8.712          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][24]/D  |
|                  | 1           | 15           | 16     | 0.927 | 10.000 | -0.044 | -      | 8.933          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 15           | 16     | 1.285 | 10.000 | -0.049 | -      | 8.563          | 36.60 | 63.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 15           | 16     | 0.611 | 10.000 | -0.045 | -      | 9.248          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 13           | 14     | 1.208 | 10.000 | -0.045 | -      | 8.644          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][24]/D  |
|                  | 1           | 13           | 14     | 1.063 | 10.000 | -0.044 | -      | 8.790          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][24]/D  |
|                  | 1           | 15           | 16     | 0.484 | 10.000 | -0.048 | -      | 9.366          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 13           | 14     | 1.109 | 10.000 | -0.046 | -      | 8.782          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 13           | 14     | 1.260 | 10.000 | -0.044 | -      | 8.594          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][25]/D  |
|                  | 1           | 15           | 16     | 0.314 | 10.000 | -0.045 | -      | 9.525          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 15           | 16     | 0.897 | 10.000 | -0.043 | -      | 8.967          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][29]/D  |
|                  | 1           | 13           | 14     | 1.107 | 10.000 | -0.044 | -      | 8.732          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][24]/D  |
|                  | 1           | 13           | 14     | 1.317 | 10.000 | -0.043 | -      | 8.511          | 33.90 | 66.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][25]/D  |
|                  | 1           | 13           | 14     | 1.274 | 10.000 | -0.046 | -      | 8.577          | 32.30 | 67.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][24]/D |
|                  | 1           | 15           | 16     | 0.474 | 10.000 | -0.045 | -      | 9.385          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][31]/D |
|                  | 1           | 15           | 16     | 0.895 | 10.000 | -0.041 | -      | 8.948          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 13           | 14     | 1.156 | 10.000 | -0.043 | -      | 8.698          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][25]/D  |
|                  | 1           | 13           | 14     | 1.279 | 10.000 | -0.047 | -      | 8.572          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][25]/D  |
|                  | 1           | 13           | 14     | 1.085 | 10.000 | -0.042 | -      | 8.745          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][25]/D |
|                  | 1           | 15           | 16     | 1.285 | 10.000 | -0.049 | -      | 8.563          | 36.60 | 63.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 15           | 16     | 0.625 | 10.000 | -0.045 | -      | 9.237          | 33.80 | 66.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 13           | 14     | 1.223 | 10.000 | -0.043 | -      | 8.667          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 15           | 16     | 0.833 | 10.000 | -0.042 | -      | 9.023          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 13           | 14     | 1.063 | 10.000 | -0.044 | -      | 8.790          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][24]/D  |
|                  | 1           | 14           | 15     | 1.223 | 10.000 | -0.042 | -      | 8.641          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 15           | 16     | 0.899 | 10.000 | -0.042 | -      | 8.943          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
|                  | 1           | 13           | 14     | 1.178 | 10.000 | -0.043 | -      | 8.682          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][30]/D  |
|                  | 1           | 13           | 14     | 1.344 | 10.000 | -0.046 | -      | 8.508          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][30]/D |
|                  | 1           | 15           | 16     | 0.451 | 10.000 | -0.045 | -      | 9.388          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 14           | 15     | 1.228 | 10.000 | -0.041 | -      | 8.628          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][28]/D  |
|                  | 1           | 13           | 14     | 1.207 | 10.000 | -0.044 | -      | 8.647          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][24]/D  |
|                  | 1           | 13           | 14     | 0.983 | 10.000 | -0.042 | -      | 8.858          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 13           | 14     | 1.186 | 10.000 | -0.046 | -      | 8.652          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][30]/D  |
|                  | 1           | 13           | 14     | 1.177 | 10.000 | -0.042 | -      | 8.678          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][30]/D  |
|                  | 1           | 13           | 14     | 0.991 | 10.000 | -0.044 | -      | 8.849          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][25]/D |
|                  | 1           | 15           | 16     | 0.352 | 10.000 | -0.045 | -      | 9.523          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 14           | 15     | 1.217 | 10.000 | -0.038 | -      | 8.643          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][28]/D  |
|                  | 1           | 14           | 15     | 1.235 | 10.000 | -0.038 | -      | 8.625          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 13           | 14     | 1.337 | 10.000 | -0.048 | -      | 8.549          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][25]/D  |
|                  | 1           | 13           | 14     | 1.181 | 10.000 | -0.045 | -      | 8.672          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 14           | 15     | 1.228 | 10.000 | -0.041 | -      | 8.628          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][28]/D  |
|                  | 1           | 13           | 14     | 0.955 | 10.000 | -0.046 | -      | 8.883          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][25]/D  |
|                  | 1           | 13           | 14     | 1.209 | 10.000 | -0.045 | -      | 8.666          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 13           | 14     | 1.038 | 10.000 | -0.042 | -      | 8.823          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 15           | 16     | 0.897 | 10.000 | -0.043 | -      | 8.967          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][29]/D  |
|                  | 1           | 13           | 14     | 1.142 | 10.000 | -0.043 | -      | 8.712          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][24]/D  |
|                  | 1           | 13           | 14     | 0.987 | 10.000 | -0.041 | -      | 8.870          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][25]/D |
|                  | 1           | 13           | 14     | 1.827 | 10.000 | -0.048 | -      | 8.120          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 13           | 14     | 0.991 | 10.000 | -0.044 | -      | 8.849          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][25]/D |
|                  | 1           | 15           | 16     | 0.577 | 10.000 | -0.046 | -      | 9.275          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][31]/D  |
|                  | 1           | 13           | 14     | 1.066 | 10.000 | -0.042 | -      | 8.790          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][24]/D  |
|                  | 1           | 13           | 14     | 1.208 | 10.000 | -0.045 | -      | 8.644          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][24]/D  |
|                  | 1           | 13           | 14     | 1.115 | 10.000 | -0.045 | -      | 8.737          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][25]/D  |
|                  | 1           | 15           | 16     | 1.018 | 10.000 | -0.042 | -      | 8.844          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 15           | 16     | 0.895 | 10.000 | -0.041 | -      | 8.948          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 13           | 14     | 1.027 | 10.000 | -0.043 | -      | 8.814          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 13           | 14     | 1.423 | 10.000 | -0.048 | -      | 8.426          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][24]/D |
|                  | 1           | 15           | 16     | 0.927 | 10.000 | -0.044 | -      | 8.933          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 13           | 14     | 1.057 | 10.000 | -0.042 | -      | 8.804          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 15           | 16     | 1.090 | 10.000 | -0.045 | -      | 8.801          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][29]/D  |
|                  | 1           | 14           | 14     | 1.952 | 10.000 | -0.043 | -      | 8.046          | 40.50 | 59.50  | sys_clk_pin  | sys_clk_pin       | r_PC_reg[1]/C    | r_PC_reg[30]/D           |
|                  | 1           | 14           | 15     | 1.428 | 10.000 | -0.041 | -      | 8.464          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 14           | 15     | 1.397 | 10.000 | -0.048 | -      | 8.549          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][31]/D |
|                  | 1           | 13           | 14     | 1.077 | 10.000 | -0.044 | -      | 8.813          | 31.40 | 68.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][24]/D  |
|                  | 1           | 13           | 14     | 1.170 | 10.000 | -0.047 | -      | 8.716          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][25]/D  |
|                  | 1           | 13           | 14     | 0.954 | 10.000 | -0.042 | -      | 8.873          | 31.20 | 68.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][24]/D |
|                  | 1           | 14           | 15     | 1.228 | 10.000 | -0.041 | -      | 8.629          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 15           | 16     | 0.622 | 10.000 | -0.046 | -      | 9.238          | 33.80 | 66.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][31]/D  |
|                  | 1           | 13           | 14     | 1.318 | 10.000 | -0.046 | -      | 8.556          | 32.40 | 67.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][24]/D  |
|                  | 1           | 13           | 14     | 0.974 | 10.000 | -0.046 | -      | 8.877          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][25]/D  |
|                  | 1           | 14           | 15     | 0.572 | 10.000 | -0.048 | -      | 9.421          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_zero_flag_reg/D        |
|                  | 1           | 14           | 15     | 1.035 | 10.000 | -0.040 | -      | 8.823          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 15           | 16     | 0.451 | 10.000 | -0.045 | -      | 9.388          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 15           | 16     | 0.617 | 10.000 | -0.048 | -      | 9.232          | 33.80 | 66.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][31]/D  |
|                  | 1           | 13           | 14     | 1.048 | 10.000 | -0.045 | -      | 8.791          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][24]/D |
|                  | 1           | 13           | 14     | 1.256 | 10.000 | -0.047 | -      | 8.581          | 32.30 | 67.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][24]/D  |
|                  | 1           | 15           | 16     | 0.464 | 10.000 | -0.048 | -      | 9.408          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 14           | 14     | 1.952 | 10.000 | -0.043 | -      | 8.046          | 40.50 | 59.50  | sys_clk_pin  | sys_clk_pin       | r_PC_reg[1]/C    | r_PC_reg[30]/D           |
|                  | 1           | 15           | 16     | 0.314 | 10.000 | -0.045 | -      | 9.525          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 13           | 14     | 0.974 | 10.000 | -0.046 | -      | 8.877          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][25]/D  |
|                  | 1           | 13           | 14     | 1.186 | 10.000 | -0.046 | -      | 8.652          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][30]/D  |
|                  | 1           | 15           | 16     | 1.090 | 10.000 | -0.045 | -      | 8.801          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][29]/D  |
|                  | 1           | 13           | 14     | 1.279 | 10.000 | -0.047 | -      | 8.572          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][25]/D  |
|                  | 1           | 15           | 16     | 0.474 | 10.000 | -0.045 | -      | 9.385          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][31]/D |
|                  | 1           | 13           | 14     | 0.983 | 10.000 | -0.042 | -      | 8.858          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 15           | 16     | 0.427 | 10.000 | -0.046 | -      | 9.434          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][31]/D  |
|                  | 1           | 13           | 14     | 1.060 | 10.000 | -0.043 | -      | 8.804          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 13           | 14     | 1.318 | 10.000 | -0.046 | -      | 8.520          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 15           | 16     | 0.622 | 10.000 | -0.046 | -      | 9.238          | 33.80 | 66.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][31]/D  |
|                  | 1           | 15           | 16     | 1.044 | 10.000 | -0.042 | -      | 8.834          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 13           | 14     | 1.260 | 10.000 | -0.044 | -      | 8.594          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][25]/D  |
|                  | 1           | 14           | 15     | 1.224 | 10.000 | -0.040 | -      | 8.643          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][28]/D  |
|                  | 1           | 13           | 14     | 1.070 | 10.000 | -0.042 | -      | 8.785          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][24]/D  |
|                  | 1           | 13           | 14     | 0.954 | 10.000 | -0.042 | -      | 8.873          | 31.20 | 68.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][24]/D |
|                  | 1           | 15           | 16     | 0.868 | 10.000 | -0.042 | -      | 9.008          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 13           | 14     | 1.181 | 10.000 | -0.045 | -      | 8.672          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 13           | 14     | 1.048 | 10.000 | -0.045 | -      | 8.791          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][24]/D |
|                  | 1           | 14           | 15     | 1.087 | 10.000 | -0.042 | -      | 8.805          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][28]/D  |
|                  | 1           | 15           | 16     | 0.611 | 10.000 | -0.045 | -      | 9.248          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 15           | 16     | 0.936 | 10.000 | -0.043 | -      | 8.924          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 13           | 14     | 1.261 | 10.000 | -0.042 | -      | 8.595          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][25]/D |
|                  | 1           | 13           | 14     | 1.317 | 10.000 | -0.043 | -      | 8.511          | 33.90 | 66.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][25]/D  |
|                  | 1           | 14           | 15     | 1.193 | 10.000 | -0.041 | -      | 8.664          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][28]/D  |
|                  | 1           | 13           | 14     | 1.254 | 10.000 | -0.044 | -      | 8.600          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][25]/D |
|                  | 1           | 14           | 15     | 1.235 | 10.000 | -0.038 | -      | 8.625          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 15           | 16     | 1.081 | 10.000 | -0.046 | -      | 8.777          | 35.60 | 64.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 15           | 16     | 0.893 | 10.000 | -0.046 | -      | 8.965          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][29]/D  |
|                  | 1           | 13           | 14     | 1.038 | 10.000 | -0.042 | -      | 8.823          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 15           | 16     | 0.427 | 10.000 | -0.046 | -      | 9.434          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][31]/D  |
|                  | 1           | 13           | 14     | 1.178 | 10.000 | -0.043 | -      | 8.682          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][30]/D  |
|                  | 1           | 13           | 14     | 1.077 | 10.000 | -0.044 | -      | 8.813          | 31.40 | 68.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][24]/D  |
|                  | 1           | 14           | 15     | 1.428 | 10.000 | -0.041 | -      | 8.464          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 13           | 14     | 1.085 | 10.000 | -0.042 | -      | 8.745          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][25]/D |
|                  | 1           | 15           | 16     | 0.370 | 10.000 | -0.043 | -      | 9.509          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][31]/D  |
|                  | 1           | 15           | 16     | 0.893 | 10.000 | -0.046 | -      | 8.965          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][29]/D  |
|                  | 1           | 14           | 15     | 1.211 | 10.000 | -0.042 | -      | 8.631          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 14           | 15     | 1.035 | 10.000 | -0.040 | -      | 8.823          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 14           | 15     | 1.224 | 10.000 | -0.040 | -      | 8.643          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][28]/D  |
|                  | 1           | 15           | 16     | 0.936 | 10.000 | -0.043 | -      | 8.924          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 13           | 14     | 1.060 | 10.000 | -0.045 | -      | 8.798          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 14           | 15     | 1.273 | 10.000 | -0.040 | -      | 8.621          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][28]/D  |
|                  | 1           | 15           | 16     | 1.018 | 10.000 | -0.042 | -      | 8.844          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 14           | 15     | 1.063 | 10.000 | -0.038 | -      | 8.832          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][28]/D |
|                  | 1           | 15           | 16     | 0.868 | 10.000 | -0.041 | -      | 8.989          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 15           | 16     | 0.899 | 10.000 | -0.042 | -      | 8.943          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
|                  | 1           | 14           | 15     | 1.211 | 10.000 | -0.044 | -      | 8.682          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 15           | 16     | 0.783 | 10.000 | -0.044 | -      | 9.093          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
|                  | 1           | 13           | 14     | 1.137 | 10.000 | -0.045 | -      | 8.752          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][24]/D |
|                  | 1           | 13           | 14     | 1.060 | 10.000 | -0.045 | -      | 8.798          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 14           | 15     | 1.074 | 10.000 | -0.041 | -      | 8.818          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][28]/D  |
|                  | 1           | 13           | 14     | 1.003 | 10.000 | -0.045 | -      | 8.849          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][25]/D  |
|                  | 1           | 13           | 14     | 1.344 | 10.000 | -0.046 | -      | 8.508          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][30]/D |
|                  | 1           | 13           | 14     | 1.392 | 10.000 | -0.048 | -      | 8.458          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][24]/D |
|                  | 1           | 13           | 14     | 1.027 | 10.000 | -0.043 | -      | 8.814          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 13           | 14     | 1.423 | 10.000 | -0.048 | -      | 8.426          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][24]/D |
|                  | 1           | 13           | 14     | 1.223 | 10.000 | -0.043 | -      | 8.667          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 14           | 15     | 1.217 | 10.000 | -0.038 | -      | 8.643          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][28]/D  |
|                  | 1           | 13           | 14     | 1.256 | 10.000 | -0.047 | -      | 8.581          | 32.30 | 67.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][24]/D  |
|                  | 1           | 15           | 16     | 0.323 | 10.000 | -0.045 | -      | 9.535          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][31]/D  |
|                  | 1           | 13           | 14     | 1.163 | 10.000 | -0.044 | -      | 8.727          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][25]/D |
|                  | 1           | 14           | 15     | 1.165 | 10.000 | -0.041 | -      | 8.691          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][28]/D  |
|                  | 1           | 14           | 15     | 1.063 | 10.000 | -0.038 | -      | 8.832          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][28]/D |
|                  | 1           | 13           | 14     | 0.955 | 10.000 | -0.046 | -      | 8.883          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][25]/D  |
|                  | 1           | 13           | 14     | 1.207 | 10.000 | -0.044 | -      | 8.647          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][24]/D  |
|                  | 1           | 14           | 15     | 1.087 | 10.000 | -0.042 | -      | 8.805          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][28]/D  |
|                  | 1           | 15           | 16     | 0.625 | 10.000 | -0.045 | -      | 9.237          | 33.80 | 66.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 15           | 16     | 0.484 | 10.000 | -0.048 | -      | 9.366          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 13           | 14     | 1.261 | 10.000 | -0.042 | -      | 8.595          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][25]/D |
|                  | 1           | 14           | 15     | 1.165 | 10.000 | -0.041 | -      | 8.691          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][28]/D  |
|                  | 1           | 13           | 14     | 1.392 | 10.000 | -0.048 | -      | 8.458          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][24]/D |
|                  | 1           | 14           | 15     | 1.193 | 10.000 | -0.041 | -      | 8.664          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][28]/D  |
|                  | 1           | 14           | 15     | 1.211 | 10.000 | -0.044 | -      | 8.682          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 13           | 14     | 1.337 | 10.000 | -0.048 | -      | 8.549          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][25]/D  |
|                  | 1           | 13           | 14     | 1.107 | 10.000 | -0.044 | -      | 8.732          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][24]/D  |
|                  | 1           | 15           | 16     | 0.783 | 10.000 | -0.044 | -      | 9.093          | 34.40 | 65.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
|                  | 1           | 13           | 14     | 1.115 | 10.000 | -0.045 | -      | 8.737          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][25]/D  |
|                  | 1           | 13           | 14     | 1.057 | 10.000 | -0.042 | -      | 8.804          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 15           | 16     | 0.915 | 10.000 | -0.045 | -      | 8.924          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 15           | 16     | 1.044 | 10.000 | -0.042 | -      | 8.834          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 13           | 14     | 1.163 | 10.000 | -0.044 | -      | 8.727          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][25]/D |
|                  | 1           | 13           | 14     | 1.318 | 10.000 | -0.046 | -      | 8.520          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 13           | 14     | 1.209 | 10.000 | -0.045 | -      | 8.666          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 14           | 15     | 1.273 | 10.000 | -0.040 | -      | 8.621          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][28]/D  |
|                  | 1           | 13           | 14     | 1.274 | 10.000 | -0.046 | -      | 8.577          | 32.30 | 67.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][24]/D |
|                  | 1           | 15           | 16     | 0.464 | 10.000 | -0.048 | -      | 9.408          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 15           | 16     | 0.868 | 10.000 | -0.042 | -      | 9.008          | 34.70 | 65.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 13           | 14     | 1.060 | 10.000 | -0.043 | -      | 8.804          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 13           | 14     | 1.066 | 10.000 | -0.042 | -      | 8.790          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][24]/D  |
|                  | 1           | 13           | 14     | 1.254 | 10.000 | -0.044 | -      | 8.600          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][25]/D |
|                  | 1           | 13           | 14     | 1.177 | 10.000 | -0.042 | -      | 8.678          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][30]/D  |
|                  | 1           | 15           | 16     | 1.107 | 10.000 | -0.046 | -      | 8.766          | 35.70 | 64.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 13           | 14     | 1.156 | 10.000 | -0.043 | -      | 8.698          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][25]/D  |
|                  | 1           | 15           | 16     | 0.439 | 10.000 | -0.042 | -      | 9.426          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][31]/D |
|                  | 1           | 15           | 16     | 1.107 | 10.000 | -0.046 | -      | 8.766          | 35.70 | 64.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 13           | 14     | 1.070 | 10.000 | -0.042 | -      | 8.785          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][24]/D  |
|                  | 1           | 15           | 16     | 0.323 | 10.000 | -0.045 | -      | 9.535          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][31]/D  |
|                  | 1           | 15           | 16     | 0.370 | 10.000 | -0.043 | -      | 9.509          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][31]/D  |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+


