# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module hello_top /home/yjx/Mystudy/yjx_learn/Learn_Chisel/hello-world/verilog/vsrc/Hello.v /home/yjx/Mystudy/yjx_learn/Learn_Chisel/hello-world/verilog/vsrc/hello_top.v /home/yjx/Mystudy/yjx_learn/Learn_Chisel/hello-world/verilog/csrc/hello_top.cpp /home/yjx/Mystudy/yjx_learn/Learn_Chisel/hello-world/verilog/build/auto_bind.cpp /home/yjx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/yjx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vhello_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/yjx/Mystudy/yjx_learn/Learn_Chisel/hello-world/verilog/build/hello_top"
T      3212 18255134  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top.cpp"
T      2753 18255133  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top.h"
T      2592 18255142  1735547717   616721436  1735547717   616721436 "./build/obj_dir/Vhello_top.mk"
T       786 18255131  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top__Syms.cpp"
T       975 18255132  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top__Syms.h"
T      1176 18255135  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top___024root.h"
T      1006 18255139  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top___024root__DepSet_h87a9962d__0.cpp"
T       893 18255137  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top___024root__DepSet_h87a9962d__0__Slow.cpp"
T      4943 18255140  1735547717   616721436  1735547717   616721436 "./build/obj_dir/Vhello_top___024root__DepSet_h9cc0487f__0.cpp"
T      5910 18255138  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top___024root__DepSet_h9cc0487f__0__Slow.cpp"
T       686 18255136  1735547717   615721463  1735547717   615721463 "./build/obj_dir/Vhello_top___024root__Slow.cpp"
T       846 18255143  1735547717   616721436  1735547717   616721436 "./build/obj_dir/Vhello_top__ver.d"
T         0        0  1735547717   616721436  1735547717   616721436 "./build/obj_dir/Vhello_top__verFiles.dat"
T      1669 18255141  1735547717   616721436  1735547717   616721436 "./build/obj_dir/Vhello_top_classes.mk"
S      1858 18249041  1734061563   904165706  1734061315   890684201 "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/hello-world/verilog/vsrc/Hello.v"
S       265 18248807  1734061561    59226261  1734058491   798521584 "/home/yjx/Mystudy/yjx_learn/Learn_Chisel/hello-world/verilog/vsrc/hello_top.v"
S  20938328 10752723  1728439386   106631712  1728439386   106631712 "/usr/local/bin/verilator_bin"
S      3275 11437735  1728439386   333627225  1728439386   333627225 "/usr/local/share/verilator/include/verilated_std.sv"
