Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Dec  7 15:38:54 2020
| Host             : ASTZLSA90E running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 25.550 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 25.064                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.882 |      804 |       --- |             --- |
|   LUT as Logic           |     0.793 |      430 |     20800 |            2.07 |
|   CARRY4                 |     0.058 |       41 |      8150 |            0.50 |
|   Register               |     0.026 |       87 |     41600 |            0.21 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       80 |      9600 |            0.83 |
|   Others                 |     0.000 |       12 |       --- |             --- |
| Signals                  |     0.836 |      677 |       --- |             --- |
| I/O                      |    23.346 |       30 |       210 |           14.29 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    25.550 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.087 |       1.746 |      0.341 |
| Vccaux    |       1.800 |     0.908 |       0.854 |      0.053 |
| Vcco33    |       3.300 |     6.601 |       6.600 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| TOP                        |    25.064 |
|   TOP_ALU                  |    <0.001 |
|   TOP_IOMapping            |     0.054 |
|     IOMapping_RAM          |    <0.001 |
|       data_reg_0_63_0_0    |    <0.001 |
|       data_reg_0_63_10_10  |    <0.001 |
|       data_reg_0_63_11_11  |    <0.001 |
|       data_reg_0_63_12_12  |    <0.001 |
|       data_reg_0_63_13_13  |    <0.001 |
|       data_reg_0_63_14_14  |    <0.001 |
|       data_reg_0_63_15_15  |    <0.001 |
|       data_reg_0_63_16_16  |     0.000 |
|       data_reg_0_63_17_17  |    <0.001 |
|       data_reg_0_63_18_18  |     0.000 |
|       data_reg_0_63_19_19  |    <0.001 |
|       data_reg_0_63_1_1    |    <0.001 |
|       data_reg_0_63_20_20  |    <0.001 |
|       data_reg_0_63_21_21  |    <0.001 |
|       data_reg_0_63_22_22  |     0.000 |
|       data_reg_0_63_23_23  |    <0.001 |
|       data_reg_0_63_24_24  |    <0.001 |
|       data_reg_0_63_25_25  |    <0.001 |
|       data_reg_0_63_26_26  |     0.000 |
|       data_reg_0_63_27_27  |     0.000 |
|       data_reg_0_63_28_28  |     0.000 |
|       data_reg_0_63_29_29  |     0.000 |
|       data_reg_0_63_2_2    |    <0.001 |
|       data_reg_0_63_30_30  |    <0.001 |
|       data_reg_0_63_31_31  |    <0.001 |
|       data_reg_0_63_3_3    |    <0.001 |
|       data_reg_0_63_4_4    |    <0.001 |
|       data_reg_0_63_5_5    |    <0.001 |
|       data_reg_0_63_6_6    |    <0.001 |
|       data_reg_0_63_7_7    |    <0.001 |
|       data_reg_0_63_8_8    |    <0.001 |
|       data_reg_0_63_9_9    |    <0.001 |
|   TOP_PC                   |     1.132 |
|   TOP_RegStack             |    <0.001 |
|     regs_reg_r1_0_31_0_5   |    <0.001 |
|     regs_reg_r1_0_31_12_17 |    <0.001 |
|     regs_reg_r1_0_31_18_23 |    <0.001 |
|     regs_reg_r1_0_31_24_29 |    <0.001 |
|     regs_reg_r1_0_31_30_31 |    <0.001 |
|     regs_reg_r1_0_31_6_11  |    <0.001 |
|     regs_reg_r2_0_31_0_5   |    <0.001 |
|     regs_reg_r2_0_31_12_17 |    <0.001 |
|     regs_reg_r2_0_31_18_23 |    <0.001 |
|     regs_reg_r2_0_31_24_29 |    <0.001 |
|     regs_reg_r2_0_31_30_31 |    <0.001 |
|     regs_reg_r2_0_31_6_11  |    <0.001 |
|   TOP_Screen               |     0.463 |
|     Screen_divclk          |     0.061 |
|     Screen_left_digits     |     0.195 |
|     Screen_right_digits    |     0.207 |
+----------------------------+-----------+


