###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Sat Feb 14 12:59:16 2026
#  Design:            counter_16bit
#  Command:           report_timing -early -max_paths 1   -nworst 1 -path_type full_clock -net > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.worst.rpt]
###############################################################
Path 1: MET (0.078 ns) Hold Check with Pin count_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) enable
              Clock:
           Endpoint: (F) count_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.015        0.000
        Net Latency:+    0.003 (P)    0.000 (I)
            Arrival:=   -0.012        0.000

               Hold:+   -0.003
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.235
       Launch Clock:=    0.000
          Data Path:+    0.312
              Slack:=    0.078
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  enable                           -      enable  F     (arrival)       5  0.003   0.079    0.079  
  enable                           -      -       F     (net)           5      -       -        -  
  g2931/Y                          -      B->Y    R     NAND2X4         2  0.129   0.087    0.166  
  n_527                            -      -       R     (net)           2      -       -        -  
  cts_prects_FE_DBTC0_n_527_dup/Y  -      A->Y    F     INVX4           4  0.048   0.045    0.211  
  FE_RN_1                          -      -       F     (net)           4      -       -        -  
  inc_ADD_UNS_OP_g2626__1617/Y     -      A->Y    R     NAND2X4         3  0.029   0.050    0.261  
  inc_ADD_UNS_OP_n_48              -      -       R     (net)           3      -       -        -  
  prects_FE_RC_38_0/Y              -      A1->Y   F     OAI21X1         1  0.034   0.051    0.312  
  n_30                             -      -       F     (net)           1      -       -        -  
  count_reg[2]/D                   -      D       F     DFFRX4          1  0.028   0.000    0.312  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk              -      clk  R     (arrival)      16  0.003   0.003   -0.012  
  clk              -      -    R     (net)          16      -       -        -  
  count_reg[2]/CK  -      CK   R     DFFRX4         16  0.005   0.000   -0.012  
#-----------------------------------------------------------------------------

