<stg><name>fir2dim_hwa</name>


<trans_list>

<trans id="545" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="2" to="57">
<condition id="120">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="2" to="3">
<condition id="175">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="3" to="4">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="4" to="5">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="5" to="6">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="6" to="7">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="7" to="8">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="8" to="9">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="9" to="10">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="10" to="11">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="11" to="12">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="12" to="13">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="13" to="14">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="14" to="15">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="15" to="16">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="16" to="17">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="17" to="18">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="18" to="19">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="19" to="20">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="20" to="21">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="21" to="22">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="22" to="23">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="23" to="24">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="24" to="25">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="25" to="26">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="26" to="27">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="27" to="28">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="28" to="29">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="29" to="30">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="30" to="31">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="31" to="32">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="32" to="33">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="33" to="34">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="34" to="35">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="35" to="36">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="36" to="37">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="37" to="38">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="38" to="39">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="39" to="40">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="40" to="41">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="41" to="42">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="42" to="43">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="43" to="44">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="44" to="45">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="45" to="46">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="46" to="47">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="47" to="48">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="48" to="49">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="49" to="50">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="50" to="51">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="51" to="52">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="52" to="53">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="53" to="54">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="54" to="55">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="55" to="56">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="56" to="2">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([61 x float]* %fir2dim_input) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %fir2dim_output) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @fir2dim_hwa_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([61 x float]* %fir2dim_input, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface([61 x float]* %fir2dim_input, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([16 x float]* %fir2dim_output, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface([16 x float]* %fir2dim_output, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fir2dim_input_addr_1 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %fir2dim_input_addr_3 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %fir2dim_input_addr_5 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %fir2dim_input_addr_7 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_7"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %fir2dim_input_addr_9 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_9"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %fir2dim_input_addr_11 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %fir2dim_input_addr_13 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_13"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %fir2dim_input_addr_15 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_15"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %fir2dim_input_addr_17 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_17"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %k = phi i3 [ 0, %0 ], [ %k_1, %.preheader21.preheader.0 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %poutput_0_idx = phi i5 [ 0, %0 ], [ %tmp_2, %.preheader21.preheader.0 ]

]]></Node>
<StgValue><ssdm name="poutput_0_idx"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond1 = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %k_1 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %2, label %.preheader21.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:16  %fir2dim_input_load = load float* %fir2dim_input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="3">
<![CDATA[
.preheader21.preheader.0:5  %tmp_11 = trunc i3 %k to i2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader21.preheader.0:6  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_11, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="5">
<![CDATA[
.preheader21.preheader.0:7  %p_shl_cast = zext i5 %p_shl to i6

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader21.preheader.0:8  %tmp_12 = shl i3 %k, 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="3">
<![CDATA[
.preheader21.preheader.0:9  %p_shl1_cast = zext i3 %tmp_12 to i6

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:10  %tmp = sub i6 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:13  %tmp_3 = add i6 25, %tmp

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:14  %tmp_4 = zext i6 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:15  %fir2dim_input_addr = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:16  %fir2dim_input_load = load float* %fir2dim_input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:17  %fir2dim_input_load_1 = load float* %fir2dim_input_addr, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:17  %fir2dim_input_load_1 = load float* %fir2dim_input_addr, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:20  %sum_0_1 = add i6 26, %tmp

]]></Node>
<StgValue><ssdm name="sum_0_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:21  %sum_0_1_cast = zext i6 %sum_0_1 to i64

]]></Node>
<StgValue><ssdm name="sum_0_1_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:22  %fir2dim_input_addr_2 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_0_1_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:24  %fir2dim_input_load_3 = load float* %fir2dim_input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:24  %fir2dim_input_load_3 = load float* %fir2dim_input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:27  %sum_0_2 = add i6 27, %tmp

]]></Node>
<StgValue><ssdm name="sum_0_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:28  %sum_0_2_cast = zext i6 %sum_0_2 to i64

]]></Node>
<StgValue><ssdm name="sum_0_2_cast"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:29  %fir2dim_input_addr_4 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_0_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_4"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:31  %fir2dim_input_load_5 = load float* %fir2dim_input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="106" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:31  %fir2dim_input_load_5 = load float* %fir2dim_input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_5"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:85  %sum_1_2 = add i6 28, %tmp

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:86  %sum_1_2_cast = zext i6 %sum_1_2 to i64

]]></Node>
<StgValue><ssdm name="sum_1_2_cast"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:87  %fir2dim_input_addr_18 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_1_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_18"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:88  %fir2dim_input_load_18 = load float* %fir2dim_input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_18"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:18  %tmp_6 = fmul float %fir2dim_input_load, %fir2dim_input_load_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:23  %fir2dim_input_load_2 = load float* %fir2dim_input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:88  %fir2dim_input_load_18 = load float* %fir2dim_input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_18"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:23  %fir2dim_input_load_2 = load float* %fir2dim_input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:81  %tmp_6_1 = fmul float %fir2dim_input_load, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_1_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:120  %sum_2_2 = add i6 29, %tmp

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:121  %sum_2_2_cast = zext i6 %sum_2_2 to i64

]]></Node>
<StgValue><ssdm name="sum_2_2_cast"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:122  %fir2dim_input_addr_21 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_2_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_21"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:123  %fir2dim_input_load_21 = load float* %fir2dim_input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_21"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:30  %fir2dim_input_load_4 = load float* %fir2dim_input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_4"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_1_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:116  %tmp_6_2 = fmul float %fir2dim_input_load, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_2_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:123  %fir2dim_input_load_21 = load float* %fir2dim_input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_21"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_3_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:30  %fir2dim_input_load_4 = load float* %fir2dim_input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_4"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_1_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_1_2"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_2_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:151  %tmp_6_3 = fmul float %fir2dim_input_load, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_3_1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:155  %sum_3_2 = add i6 30, %tmp

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:156  %sum_3_2_cast = zext i6 %sum_3_2 to i64

]]></Node>
<StgValue><ssdm name="sum_3_2_cast"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:157  %fir2dim_input_addr_24 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum_3_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_24"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:158  %fir2dim_input_load_24 = load float* %fir2dim_input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:25  %tmp_6_0_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:37  %fir2dim_input_load_6 = load float* %fir2dim_input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_6"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:83  %tmp_6_1_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_1_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_1_2"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_2_1"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_2_2"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_3_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:158  %fir2dim_input_load_24 = load float* %fir2dim_input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_24"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24

]]></Node>
<StgValue><ssdm name="tmp_6_3_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:19  %tmp_7 = fadd float %tmp_6, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:34  %sum4 = add i6 31, %tmp

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:35  %sum4_cast = zext i6 %sum4 to i64

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:36  %fir2dim_input_addr_6 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:37  %fir2dim_input_load_6 = load float* %fir2dim_input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_6"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:38  %fir2dim_input_load_7 = load float* %fir2dim_input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_7"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_1_2"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:118  %tmp_6_2_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_2_1"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_2_2"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:153  %tmp_6_3_1 = fmul float %fir2dim_input_load_2, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_3_1"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24

]]></Node>
<StgValue><ssdm name="tmp_6_3_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="185" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:32  %tmp_6_0_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_5

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:38  %fir2dim_input_load_7 = load float* %fir2dim_input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_7"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:41  %sum4_0_1 = xor i6 %tmp, -32

]]></Node>
<StgValue><ssdm name="sum4_0_1"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:42  %sum4_0_1_cast = zext i6 %sum4_0_1 to i64

]]></Node>
<StgValue><ssdm name="sum4_0_1_cast"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:43  %fir2dim_input_addr_8 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_0_1_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_8"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:45  %fir2dim_input_load_9 = load float* %fir2dim_input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_9"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:82  %tmp_7_1 = fadd float %tmp_6_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:89  %tmp_6_1_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_18

]]></Node>
<StgValue><ssdm name="tmp_6_1_2"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_2_2"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24

]]></Node>
<StgValue><ssdm name="tmp_6_3_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:45  %fir2dim_input_load_9 = load float* %fir2dim_input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_9"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:48  %sum4_0_2 = add i6 -31, %tmp

]]></Node>
<StgValue><ssdm name="sum4_0_2"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:49  %sum4_0_2_cast = zext i6 %sum4_0_2 to i64

]]></Node>
<StgValue><ssdm name="sum4_0_2_cast"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:50  %fir2dim_input_addr_10 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_0_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_10"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:52  %fir2dim_input_load_11 = load float* %fir2dim_input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_11"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:117  %tmp_7_2 = fadd float %tmp_6_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:124  %tmp_6_2_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_21

]]></Node>
<StgValue><ssdm name="tmp_6_2_2"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:159  %tmp_6_3_2 = fmul float %fir2dim_input_load_4, %fir2dim_input_load_24

]]></Node>
<StgValue><ssdm name="tmp_6_3_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:52  %fir2dim_input_load_11 = load float* %fir2dim_input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_11"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:95  %sum4_1_2 = add i6 -30, %tmp

]]></Node>
<StgValue><ssdm name="sum4_1_2"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:96  %sum4_1_2_cast = zext i6 %sum4_1_2 to i64

]]></Node>
<StgValue><ssdm name="sum4_1_2_cast"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:97  %fir2dim_input_addr_19 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_1_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_19"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:98  %fir2dim_input_load_19 = load float* %fir2dim_input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_19"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:152  %tmp_7_3 = fadd float %tmp_6_3, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="224" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:39  %tmp_9 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:44  %fir2dim_input_load_8 = load float* %fir2dim_input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_8"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:98  %fir2dim_input_load_19 = load float* %fir2dim_input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_19"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="234" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:26  %tmp_7_0_1 = fadd float %tmp_7, %tmp_6_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:44  %fir2dim_input_load_8 = load float* %fir2dim_input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_8"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_0_1"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:91  %tmp_9_1 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_1_1"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:130  %sum4_2_2 = add i6 -29, %tmp

]]></Node>
<StgValue><ssdm name="sum4_2_2"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:131  %sum4_2_2_cast = zext i6 %sum4_2_2 to i64

]]></Node>
<StgValue><ssdm name="sum4_2_2_cast"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:132  %fir2dim_input_addr_22 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_2_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_22"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:133  %fir2dim_input_load_22 = load float* %fir2dim_input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_22"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="248" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_0_1"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:51  %fir2dim_input_load_10 = load float* %fir2dim_input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_10"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:84  %tmp_7_1_1 = fadd float %tmp_7_1, %tmp_6_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_1_1"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:126  %tmp_9_2 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_2_1"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:133  %fir2dim_input_load_22 = load float* %fir2dim_input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_22"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_3_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="260" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_0_1"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:51  %fir2dim_input_load_10 = load float* %fir2dim_input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_10"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_1_1"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_1_2"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:119  %tmp_7_2_1 = fadd float %tmp_7_2, %tmp_6_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_2_1"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:161  %tmp_9_3 = fmul float %fir2dim_input_load_6, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_3_1"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:165  %sum4_3_2 = add i6 -28, %tmp

]]></Node>
<StgValue><ssdm name="sum4_3_2"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:166  %sum4_3_2_cast = zext i6 %sum4_3_2 to i64

]]></Node>
<StgValue><ssdm name="sum4_3_2_cast"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:167  %fir2dim_input_addr_25 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum4_3_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_25"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:168  %fir2dim_input_load_25 = load float* %fir2dim_input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_25"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="276" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:46  %tmp_9_0_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_9

]]></Node>
<StgValue><ssdm name="tmp_9_0_1"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:58  %fir2dim_input_load_12 = load float* %fir2dim_input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_12"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:93  %tmp_9_1_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_1_1"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_1_2"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_2_1"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_2_2"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:154  %tmp_7_3_1 = fadd float %tmp_7_3, %tmp_6_3_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_3_1"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:168  %fir2dim_input_load_25 = load float* %fir2dim_input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_25"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25

]]></Node>
<StgValue><ssdm name="tmp_9_3_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="290" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:55  %sum8 = add i6 -27, %tmp

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:56  %sum8_cast = zext i6 %sum8 to i64

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:57  %fir2dim_input_addr_12 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_12"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:58  %fir2dim_input_load_12 = load float* %fir2dim_input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_12"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:59  %fir2dim_input_load_13 = load float* %fir2dim_input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_13"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_1_2"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:128  %tmp_9_2_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_2_1"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_2_2"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:163  %tmp_9_3_1 = fmul float %fir2dim_input_load_8, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_3_1"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25

]]></Node>
<StgValue><ssdm name="tmp_9_3_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="305" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:33  %tmp_7_0_2 = fadd float %tmp_7_0_1, %tmp_6_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:53  %tmp_9_0_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_11

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:59  %fir2dim_input_load_13 = load float* %fir2dim_input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_13"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:62  %sum8_0_1 = add i6 -26, %tmp

]]></Node>
<StgValue><ssdm name="sum8_0_1"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:63  %sum8_0_1_cast = zext i6 %sum8_0_1 to i64

]]></Node>
<StgValue><ssdm name="sum8_0_1_cast"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:64  %fir2dim_input_addr_14 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_0_1_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_14"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:66  %fir2dim_input_load_15 = load float* %fir2dim_input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_15"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:99  %tmp_9_1_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_19

]]></Node>
<StgValue><ssdm name="tmp_9_1_2"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_2_2"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25

]]></Node>
<StgValue><ssdm name="tmp_9_3_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="319" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:66  %fir2dim_input_load_15 = load float* %fir2dim_input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_15"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader21.preheader.0:69  %sum8_0_2 = add i6 -25, %tmp

]]></Node>
<StgValue><ssdm name="sum8_0_2"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:70  %sum8_0_2_cast = zext i6 %sum8_0_2 to i64

]]></Node>
<StgValue><ssdm name="sum8_0_2_cast"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:71  %fir2dim_input_addr_16 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_0_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_16"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:73  %fir2dim_input_load_17 = load float* %fir2dim_input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_17"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:90  %tmp_7_1_2 = fadd float %tmp_7_1_1, %tmp_6_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:134  %tmp_9_2_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_22

]]></Node>
<StgValue><ssdm name="tmp_9_2_2"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:169  %tmp_9_3_2 = fmul float %fir2dim_input_load_10, %fir2dim_input_load_25

]]></Node>
<StgValue><ssdm name="tmp_9_3_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="332" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:73  %fir2dim_input_load_17 = load float* %fir2dim_input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_17"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:80  %tmp_4_1_cast3 = zext i6 %sum_0_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_4_1_cast3"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader21.preheader.0:105  %sum8_1_2 = add i7 14, %tmp_4_1_cast3

]]></Node>
<StgValue><ssdm name="sum8_1_2"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="7">
<![CDATA[
.preheader21.preheader.0:106  %sum8_1_2_cast = sext i7 %sum8_1_2 to i64

]]></Node>
<StgValue><ssdm name="sum8_1_2_cast"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:107  %fir2dim_input_addr_20 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_1_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_20"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:108  %fir2dim_input_load_20 = load float* %fir2dim_input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_20"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:125  %tmp_7_2_2 = fadd float %tmp_7_2_1, %tmp_6_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="345" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:60  %tmp_5 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:65  %fir2dim_input_load_14 = load float* %fir2dim_input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_14"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:108  %fir2dim_input_load_20 = load float* %fir2dim_input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_20"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:160  %tmp_7_3_2 = fadd float %tmp_7_3_1, %tmp_6_3_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="355" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:65  %fir2dim_input_load_14 = load float* %fir2dim_input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_14"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:101  %tmp_10_1 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:115  %tmp_4_2_cast2 = zext i6 %sum_0_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_4_2_cast2"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader21.preheader.0:140  %sum8_2_2 = add i7 14, %tmp_4_2_cast2

]]></Node>
<StgValue><ssdm name="sum8_2_2"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="7">
<![CDATA[
.preheader21.preheader.0:141  %sum8_2_2_cast = sext i7 %sum8_2_2 to i64

]]></Node>
<StgValue><ssdm name="sum8_2_2_cast"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:142  %fir2dim_input_addr_23 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_2_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_23"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:143  %fir2dim_input_load_23 = load float* %fir2dim_input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_23"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="370" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:40  %tmp_s = fadd float %tmp_7_0_2, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:72  %fir2dim_input_load_16 = load float* %fir2dim_input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_16"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:136  %tmp_10_2 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:143  %fir2dim_input_load_23 = load float* %fir2dim_input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_23"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="382" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:72  %fir2dim_input_load_16 = load float* %fir2dim_input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_16"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:92  %tmp_1_2 = fadd float %tmp_7_1_2, %tmp_9_1

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:150  %tmp_4_3_cast1 = zext i6 %sum_1_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_4_3_cast1"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:171  %tmp_10_3 = fmul float %fir2dim_input_load_12, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader21.preheader.0:175  %sum8_3_2 = add i7 14, %tmp_4_3_cast1

]]></Node>
<StgValue><ssdm name="sum8_3_2"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="7">
<![CDATA[
.preheader21.preheader.0:176  %sum8_3_2_cast = sext i7 %sum8_3_2 to i64

]]></Node>
<StgValue><ssdm name="sum8_3_2_cast"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:177  %fir2dim_input_addr_26 = getelementptr [61 x float]* %fir2dim_input, i64 0, i64 %sum8_3_2_cast

]]></Node>
<StgValue><ssdm name="fir2dim_input_addr_26"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:178  %fir2dim_input_load_26 = load float* %fir2dim_input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_26"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="399" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:67  %tmp_10_0_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:103  %tmp_10_1_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:127  %tmp_2_4 = fadd float %tmp_7_2_2, %tmp_9_2

]]></Node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6">
<![CDATA[
.preheader21.preheader.0:178  %fir2dim_input_load_26 = load float* %fir2dim_input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="fir2dim_input_load_26"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="412" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="414" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:138  %tmp_10_2_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:162  %tmp_3_5 = fadd float %tmp_7_3_2, %tmp_9_3

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="420" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:173  %tmp_10_3_1 = fmul float %fir2dim_input_load_14, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>

<operation id="421" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="422" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:74  %tmp_10_0_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_17

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:109  %tmp_10_1_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_20

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="430" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:47  %tmp_0_1 = fadd float %tmp_s, %tmp_9_0_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="433" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:144  %tmp_10_2_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_23

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>

<operation id="434" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="435" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:179  %tmp_10_3_2 = fmul float %fir2dim_input_load_16, %fir2dim_input_load_26

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="436" st_id="33" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:94  %tmp_1_1 = fadd float %tmp_1_2, %tmp_9_1_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="438" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="439" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="440" st_id="34" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:129  %tmp_2_1 = fadd float %tmp_2_4, %tmp_9_2_1

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="443" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="444" st_id="35" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:164  %tmp_3_1 = fadd float %tmp_3_5, %tmp_9_3_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="448" st_id="36" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="449" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="450" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="451" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="452" st_id="37" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:54  %tmp_0_2 = fadd float %tmp_0_1, %tmp_9_0_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="456" st_id="38" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="457" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:100  %tmp_1_2_3 = fadd float %tmp_1_1, %tmp_9_1_2

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="458" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="460" st_id="39" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="461" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="462" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:135  %tmp_2_2 = fadd float %tmp_2_1, %tmp_9_2_2

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="463" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="464" st_id="40" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="465" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="466" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="467" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:170  %tmp_3_2 = fadd float %tmp_3_1, %tmp_9_3_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="468" st_id="41" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="471" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="472" st_id="42" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:61  %tmp_8 = fadd float %tmp_0_2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="476" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="477" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:102  %tmp_11_1 = fadd float %tmp_1_2_3, %tmp_10_1

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="478" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="479" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="480" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="482" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:137  %tmp_11_2 = fadd float %tmp_2_2, %tmp_10_2

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="484" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="485" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="487" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:172  %tmp_11_3 = fadd float %tmp_3_2, %tmp_10_3

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="488" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="489" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="490" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="492" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:68  %tmp_11_0_1 = fadd float %tmp_8, %tmp_10_0_1

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="493" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="494" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="495" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="496" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:104  %tmp_11_1_1 = fadd float %tmp_11_1, %tmp_10_1_1

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="498" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="499" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="500" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:139  %tmp_11_2_1 = fadd float %tmp_11_2, %tmp_10_2_1

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="503" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="504" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="505" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="506" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="507" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:174  %tmp_11_3_1 = fadd float %tmp_11_3, %tmp_10_3_1

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="508" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="509" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="510" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="511" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="512" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:75  %tmp_11_0_2 = fadd float %tmp_11_0_1, %tmp_10_0_2

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="514" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="515" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="516" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="5">
<![CDATA[
.preheader21.preheader.0:0  %tmp_10 = trunc i5 %poutput_0_idx to i4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="517" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
.preheader21.preheader.0:1  %poutput_0_idx_cast = zext i5 %poutput_0_idx to i64

]]></Node>
<StgValue><ssdm name="poutput_0_idx_cast"/></StgValue>
</operation>

<operation id="518" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader21.preheader.0:11  %tmp_2 = add i5 4, %poutput_0_idx

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="519" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:12  %fir2dim_output_addr = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx_cast

]]></Node>
<StgValue><ssdm name="fir2dim_output_addr"/></StgValue>
</operation>

<operation id="520" st_id="53" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader21.preheader.0:76  store float %tmp_11_0_2, float* %fir2dim_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:110  %tmp_11_1_2 = fadd float %tmp_11_1_1, %tmp_10_1_2

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="522" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="523" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="524" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader21.preheader.0:77  %poutput_0_idx1_s = or i4 %tmp_10, 1

]]></Node>
<StgValue><ssdm name="poutput_0_idx1_s"/></StgValue>
</operation>

<operation id="525" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
.preheader21.preheader.0:78  %poutput_0_idx1_cast = zext i4 %poutput_0_idx1_s to i64

]]></Node>
<StgValue><ssdm name="poutput_0_idx1_cast"/></StgValue>
</operation>

<operation id="526" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:79  %fir2dim_output_addr_1 = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx1_cast

]]></Node>
<StgValue><ssdm name="fir2dim_output_addr_1"/></StgValue>
</operation>

<operation id="527" st_id="54" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader21.preheader.0:111  store float %tmp_11_1_2, float* %fir2dim_output_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:145  %tmp_11_2_2 = fadd float %tmp_11_2_1, %tmp_10_2_2

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="529" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="530" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader21.preheader.0:112  %poutput_0_idx1_1 = or i4 %tmp_10, 2

]]></Node>
<StgValue><ssdm name="poutput_0_idx1_1"/></StgValue>
</operation>

<operation id="531" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4">
<![CDATA[
.preheader21.preheader.0:113  %poutput_0_idx1_1_cas = zext i4 %poutput_0_idx1_1 to i64

]]></Node>
<StgValue><ssdm name="poutput_0_idx1_1_cas"/></StgValue>
</operation>

<operation id="532" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:114  %fir2dim_output_addr_2 = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx1_1_cas

]]></Node>
<StgValue><ssdm name="fir2dim_output_addr_2"/></StgValue>
</operation>

<operation id="533" st_id="55" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader21.preheader.0:146  store float %tmp_11_2_2, float* %fir2dim_output_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader.0:180  %tmp_11_3_2 = fadd float %tmp_11_3_1, %tmp_10_3_2

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="535" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21.preheader.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="536" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader21.preheader.0:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="537" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader21.preheader.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader21.preheader.0:147  %poutput_0_idx1_2 = or i4 %tmp_10, 3

]]></Node>
<StgValue><ssdm name="poutput_0_idx1_2"/></StgValue>
</operation>

<operation id="539" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="4">
<![CDATA[
.preheader21.preheader.0:148  %poutput_0_idx1_2_cas = zext i4 %poutput_0_idx1_2 to i64

]]></Node>
<StgValue><ssdm name="poutput_0_idx1_2_cas"/></StgValue>
</operation>

<operation id="540" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader21.preheader.0:149  %fir2dim_output_addr_3 = getelementptr [16 x float]* %fir2dim_output, i64 0, i64 %poutput_0_idx1_2_cas

]]></Node>
<StgValue><ssdm name="fir2dim_output_addr_3"/></StgValue>
</operation>

<operation id="541" st_id="56" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader21.preheader.0:181  store float %tmp_11_3_2, float* %fir2dim_output_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader21.preheader.0:182  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="543" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader.0:183  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="544" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
