#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 29 15:32:34 2025
# Process ID: 21672
# Current directory: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41856 C:\Users\alien\Downloads\cpu_project.xpr_1st_Update\cpu_project.xpr\cpu_project\cpu_project.xpr
# Log file: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/vivado.log
# Journal file: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project\vivado.jou
# Running On: Vishnu_Kp, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------start_gui
oopen_project C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.xprWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
IWARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/alien/Downloads/cpu_project.xpr/cpu_project' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availableIINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.gen/sources_1'.SScanning sources...FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1279.508 ; gain = 341.703
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Register_File'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ZeroExtend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Mem [instruction_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroExtend [zeroextend_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation Complete!
Time: 270 ns  Iteration: 0  Process: /Top_tb/stim_proc  File: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.879 ; gain = 92.480
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Top
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2142.637 ; gain = 400.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ZeroExtend' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ZeroExtend' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Top' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
WARNING: [Synth 8-7129] Port instruction[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.020 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.020 ; gain = 489.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.020 ; gain = 489.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2232.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Finished Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.176 ; gain = 672.758
20 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2415.176 ; gain = 989.297
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.469 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ZeroExtend' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ZeroExtend' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Top' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
WARNING: [Synth 8-7129] Port instruction[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.469 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2444.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Finished Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2444.469 ; gain = 0.000
19 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2444.469 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Mem [instruction_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroExtend [zeroextend_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation Complete!
Time: 270 ns  Iteration: 0  Process: /Top_tb/stim_proc  File: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2462.402 ; gain = 17.934
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Mem [instruction_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroExtend [zeroextend_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation Complete!
Time: 270 ns  Iteration: 0  Process: /Top_tb/stim_proc  File: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2464.055 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2464.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ZeroExtend' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ZeroExtend' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Top' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
WARNING: [Synth 8-7129] Port instruction[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.055 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2464.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Finished Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.102 ; gain = 8.047
19 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2472.102 ; gain = 8.047
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Mem [instruction_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroExtend [zeroextend_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation Complete!
Time: 270 ns  Iteration: 0  Process: /Top_tb/stim_proc  File: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2473.664 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2473.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ZeroExtend' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ZeroExtend' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Top' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
WARNING: [Synth 8-7129] Port instruction[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2473.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2473.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2473.664 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2473.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Finished Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.488 ; gain = 35.824
19 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.488 ; gain = 35.824
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Mem [instruction_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroExtend [zeroextend_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_File [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation Complete!
Time: 270 ns  Iteration: 0  Process: /Top_tb/stim_proc  File: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.559 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2523.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ZeroExtend' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ZeroExtend' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Top' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
WARNING: [Synth 8-7129] Port instruction[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2523.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2523.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Finished Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2529.883 ; gain = 6.324
19 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2529.883 ; gain = 6.324
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Note: Simulation Complete!
Time: 270 ns  Iteration: 0  Process: /Top_tb/stim_proc  File: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3893.016 ; gain = 0.000
open_wave_config {C:/Users/alien/Downloads/Top_tb_behav.wcfg}
WARNING: Simulation object /Top_tb/uut/Datapath_inst/instr_addr was not found in the design.
WARNING: Simulation object /Top_tb/uut/Datapath_inst/rs_data was not found in the design.
WARNING: Simulation object /Top_tb/uut/Datapath_inst/rt_data was not found in the design.
WARNING: Simulation object /Top_tb/uut/Datapath_inst/immediate_extended was not found in the design.
WARNING: Simulation object /Top_tb/uut/Datapath_inst/alu_operand_2 was not found in the design.
WARNING: Simulation object /Top_tb/uut/Datapath_inst/alu_result was not found in the design.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation Complete!
Time: 270 ns  Iteration: 0  Process: /Top_tb/stim_proc  File: C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sim_1/imports/src/Top_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3915.613 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Top
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3915.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PC' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/PC.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Instruction_Mem.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Control_Unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ZeroExtend' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ZeroExtend' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ZeroExtend.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Mux2to1' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Mux2to1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/ALU.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Register_File.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Top' (0#1) [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/sources_1/imports/src/Top.vhd:24]
WARNING: [Synth 8-7129] Port instruction[11] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Control_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Control_Unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3915.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3915.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3915.613 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3915.613 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Finished Parsing XDC File [C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.srcs/constrs_1/imports/cpu_project/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3915.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3915.613 ; gain = 0.000
19 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3915.613 ; gain = 0.000
save_wave_config {C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/Top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/Top_tb_behav.wcfg
set_property xsim.view C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/Top_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
archive_project C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project.xpr.zip -temp_dir C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/.Xil/Vivado-17340-Vishnu_Kp -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/.Xil/Vivado-17340-Vishnu_Kp' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/cpu_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/alien/Downloads/cpu_project.xpr_1st_Update/cpu_project.xpr/cpu_project/.Xil/Vivado-17340-Vishnu_Kp/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
