// Seed: 1829805132
`resetall
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1ps
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
`resetall `timescale 1ps / 1ps
`define pp_9 0
`define pp_10 0
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3,
    output id_4
);
  assign id_4 = id_3[1];
  logic id_5;
  assign id_2 = 1;
  logic id_6;
  logic id_7;
endmodule
