{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676550308203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676550308203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 13:25:08 2023 " "Processing started: Thu Feb 16 13:25:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676550308203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550308203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550308203 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1676550308380 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1676550308380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StudentDesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file StudentDesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Found entity 1: StudentDesign" {  } { { "StudentDesign.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/StudentDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550313868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550313868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550313868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550313868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Krets_12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Krets_12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Krets_12 " "Found entity 1: Krets_12" {  } { { "Krets_12.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Krets_12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550313868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550313868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexTo7segAll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexTo7segAll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550314105 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550314105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550314105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexTo7segOne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexTo7segOne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550314105 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550314105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550314105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ABSLT.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ABSLT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ABSLT " "Found entity 1: ABSLT" {  } { { "ABSLT.bdf" "" { Schematic "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/ABSLT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676550314106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676550314106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Krets_12 " "Elaborating entity \"Krets_12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676550314141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676550314476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676550314784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676550314784 ""}
