
ADC_EXAMPLE1_GFX4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000036e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000003e  00802000  000036e0  00003774  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000025a  0080203e  0080203e  000037b2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000037b2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00003810  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000005a0  00000000  00000000  00003858  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00012e7f  00000000  00000000  00003df8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005784  00000000  00000000  00016c77  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000a486  00000000  00000000  0001c3fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001b98  00000000  00000000  00026884  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00033ca9  00000000  00000000  0002841c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008d74  00000000  00000000  0005c0c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000628  00000000  00000000  00064e40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000cb0c  00000000  00000000  00065468  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4d c2       	rjmp	.+1178   	; 0x49c <__ctors_end>
       2:	00 00       	nop
       4:	6b c2       	rjmp	.+1238   	; 0x4dc <__bad_interrupt>
       6:	00 00       	nop
       8:	69 c2       	rjmp	.+1234   	; 0x4dc <__bad_interrupt>
       a:	00 00       	nop
       c:	67 c2       	rjmp	.+1230   	; 0x4dc <__bad_interrupt>
       e:	00 00       	nop
      10:	65 c2       	rjmp	.+1226   	; 0x4dc <__bad_interrupt>
      12:	00 00       	nop
      14:	63 c2       	rjmp	.+1222   	; 0x4dc <__bad_interrupt>
      16:	00 00       	nop
      18:	61 c2       	rjmp	.+1218   	; 0x4dc <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5f c2       	rjmp	.+1214   	; 0x4dc <__bad_interrupt>
      1e:	00 00       	nop
      20:	5d c2       	rjmp	.+1210   	; 0x4dc <__bad_interrupt>
      22:	00 00       	nop
      24:	5b c2       	rjmp	.+1206   	; 0x4dc <__bad_interrupt>
      26:	00 00       	nop
      28:	59 c2       	rjmp	.+1202   	; 0x4dc <__bad_interrupt>
      2a:	00 00       	nop
      2c:	57 c2       	rjmp	.+1198   	; 0x4dc <__bad_interrupt>
      2e:	00 00       	nop
      30:	55 c2       	rjmp	.+1194   	; 0x4dc <__bad_interrupt>
      32:	00 00       	nop
      34:	53 c2       	rjmp	.+1190   	; 0x4dc <__bad_interrupt>
      36:	00 00       	nop
      38:	96 c3       	rjmp	.+1836   	; 0x766 <__vector_14>
      3a:	00 00       	nop
      3c:	c1 c3       	rjmp	.+1922   	; 0x7c0 <__vector_15>
      3e:	00 00       	nop
      40:	ec c3       	rjmp	.+2008   	; 0x81a <__vector_16>
      42:	00 00       	nop
      44:	17 c4       	rjmp	.+2094   	; 0x874 <__vector_17>
      46:	00 00       	nop
      48:	42 c4       	rjmp	.+2180   	; 0x8ce <__vector_18>
      4a:	00 00       	nop
      4c:	6d c4       	rjmp	.+2266   	; 0x928 <__vector_19>
      4e:	00 00       	nop
      50:	98 c4       	rjmp	.+2352   	; 0x982 <__vector_20>
      52:	00 00       	nop
      54:	c3 c4       	rjmp	.+2438   	; 0x9dc <__vector_21>
      56:	00 00       	nop
      58:	ee c4       	rjmp	.+2524   	; 0xa36 <__vector_22>
      5a:	00 00       	nop
      5c:	19 c5       	rjmp	.+2610   	; 0xa90 <__vector_23>
      5e:	00 00       	nop
      60:	3d c2       	rjmp	.+1146   	; 0x4dc <__bad_interrupt>
      62:	00 00       	nop
      64:	3b c2       	rjmp	.+1142   	; 0x4dc <__bad_interrupt>
      66:	00 00       	nop
      68:	39 c2       	rjmp	.+1138   	; 0x4dc <__bad_interrupt>
      6a:	00 00       	nop
      6c:	37 c2       	rjmp	.+1134   	; 0x4dc <__bad_interrupt>
      6e:	00 00       	nop
      70:	35 c2       	rjmp	.+1130   	; 0x4dc <__bad_interrupt>
      72:	00 00       	nop
      74:	33 c2       	rjmp	.+1126   	; 0x4dc <__bad_interrupt>
      76:	00 00       	nop
      78:	31 c2       	rjmp	.+1122   	; 0x4dc <__bad_interrupt>
      7a:	00 00       	nop
      7c:	2f c2       	rjmp	.+1118   	; 0x4dc <__bad_interrupt>
      7e:	00 00       	nop
      80:	2d c2       	rjmp	.+1114   	; 0x4dc <__bad_interrupt>
      82:	00 00       	nop
      84:	2b c2       	rjmp	.+1110   	; 0x4dc <__bad_interrupt>
      86:	00 00       	nop
      88:	29 c2       	rjmp	.+1106   	; 0x4dc <__bad_interrupt>
      8a:	00 00       	nop
      8c:	27 c2       	rjmp	.+1102   	; 0x4dc <__bad_interrupt>
      8e:	00 00       	nop
      90:	25 c2       	rjmp	.+1098   	; 0x4dc <__bad_interrupt>
      92:	00 00       	nop
      94:	23 c2       	rjmp	.+1094   	; 0x4dc <__bad_interrupt>
      96:	00 00       	nop
      98:	21 c2       	rjmp	.+1090   	; 0x4dc <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 af 12 	jmp	0x255e	; 0x255e <__vector_39>
      a0:	0c 94 e1 12 	jmp	0x25c2	; 0x25c2 <__vector_40>
      a4:	0c 94 13 13 	jmp	0x2626	; 0x2626 <__vector_41>
      a8:	0c 94 45 13 	jmp	0x268a	; 0x268a <__vector_42>
      ac:	17 c2       	rjmp	.+1070   	; 0x4dc <__bad_interrupt>
      ae:	00 00       	nop
      b0:	15 c2       	rjmp	.+1066   	; 0x4dc <__bad_interrupt>
      b2:	00 00       	nop
      b4:	13 c2       	rjmp	.+1062   	; 0x4dc <__bad_interrupt>
      b6:	00 00       	nop
      b8:	11 c2       	rjmp	.+1058   	; 0x4dc <__bad_interrupt>
      ba:	00 00       	nop
      bc:	d8 c6       	rjmp	.+3504   	; 0xe6e <__vector_47>
      be:	00 00       	nop
      c0:	03 c7       	rjmp	.+3590   	; 0xec8 <__vector_48>
      c2:	00 00       	nop
      c4:	2e c7       	rjmp	.+3676   	; 0xf22 <__vector_49>
      c6:	00 00       	nop
      c8:	59 c7       	rjmp	.+3762   	; 0xf7c <__vector_50>
      ca:	00 00       	nop
      cc:	84 c7       	rjmp	.+3848   	; 0xfd6 <__vector_51>
      ce:	00 00       	nop
      d0:	af c7       	rjmp	.+3934   	; 0x1030 <__vector_52>
      d2:	00 00       	nop
      d4:	da c7       	rjmp	.+4020   	; 0x108a <__vector_53>
      d6:	00 00       	nop
      d8:	0c 94 72 08 	jmp	0x10e4	; 0x10e4 <__vector_54>
      dc:	0c 94 9f 08 	jmp	0x113e	; 0x113e <__vector_55>
      e0:	0c 94 cc 08 	jmp	0x1198	; 0x1198 <__vector_56>
      e4:	fb c1       	rjmp	.+1014   	; 0x4dc <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f9 c1       	rjmp	.+1010   	; 0x4dc <__bad_interrupt>
      ea:	00 00       	nop
      ec:	f7 c1       	rjmp	.+1006   	; 0x4dc <__bad_interrupt>
      ee:	00 00       	nop
      f0:	f5 c1       	rjmp	.+1002   	; 0x4dc <__bad_interrupt>
      f2:	00 00       	nop
      f4:	f3 c1       	rjmp	.+998    	; 0x4dc <__bad_interrupt>
      f6:	00 00       	nop
      f8:	f1 c1       	rjmp	.+994    	; 0x4dc <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ef c1       	rjmp	.+990    	; 0x4dc <__bad_interrupt>
      fe:	00 00       	nop
     100:	ed c1       	rjmp	.+986    	; 0x4dc <__bad_interrupt>
     102:	00 00       	nop
     104:	eb c1       	rjmp	.+982    	; 0x4dc <__bad_interrupt>
     106:	00 00       	nop
     108:	e9 c1       	rjmp	.+978    	; 0x4dc <__bad_interrupt>
     10a:	00 00       	nop
     10c:	e7 c1       	rjmp	.+974    	; 0x4dc <__bad_interrupt>
     10e:	00 00       	nop
     110:	e5 c1       	rjmp	.+970    	; 0x4dc <__bad_interrupt>
     112:	00 00       	nop
     114:	e3 c1       	rjmp	.+966    	; 0x4dc <__bad_interrupt>
     116:	00 00       	nop
     118:	e1 c1       	rjmp	.+962    	; 0x4dc <__bad_interrupt>
     11a:	00 00       	nop
     11c:	0c 94 e7 11 	jmp	0x23ce	; 0x23ce <__vector_71>
     120:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__vector_72>
     124:	0c 94 4b 12 	jmp	0x2496	; 0x2496 <__vector_73>
     128:	0c 94 7d 12 	jmp	0x24fa	; 0x24fa <__vector_74>
     12c:	d7 c1       	rjmp	.+942    	; 0x4dc <__bad_interrupt>
     12e:	00 00       	nop
     130:	d5 c1       	rjmp	.+938    	; 0x4dc <__bad_interrupt>
     132:	00 00       	nop
     134:	da c4       	rjmp	.+2484   	; 0xaea <__vector_77>
     136:	00 00       	nop
     138:	05 c5       	rjmp	.+2570   	; 0xb44 <__vector_78>
     13a:	00 00       	nop
     13c:	30 c5       	rjmp	.+2656   	; 0xb9e <__vector_79>
     13e:	00 00       	nop
     140:	5b c5       	rjmp	.+2742   	; 0xbf8 <__vector_80>
     142:	00 00       	nop
     144:	86 c5       	rjmp	.+2828   	; 0xc52 <__vector_81>
     146:	00 00       	nop
     148:	b1 c5       	rjmp	.+2914   	; 0xcac <__vector_82>
     14a:	00 00       	nop
     14c:	dc c5       	rjmp	.+3000   	; 0xd06 <__vector_83>
     14e:	00 00       	nop
     150:	07 c6       	rjmp	.+3086   	; 0xd60 <__vector_84>
     152:	00 00       	nop
     154:	32 c6       	rjmp	.+3172   	; 0xdba <__vector_85>
     156:	00 00       	nop
     158:	5d c6       	rjmp	.+3258   	; 0xe14 <__vector_86>
     15a:	00 00       	nop
     15c:	bf c1       	rjmp	.+894    	; 0x4dc <__bad_interrupt>
     15e:	00 00       	nop
     160:	bd c1       	rjmp	.+890    	; 0x4dc <__bad_interrupt>
     162:	00 00       	nop
     164:	bb c1       	rjmp	.+886    	; 0x4dc <__bad_interrupt>
     166:	00 00       	nop
     168:	b9 c1       	rjmp	.+882    	; 0x4dc <__bad_interrupt>
     16a:	00 00       	nop
     16c:	b7 c1       	rjmp	.+878    	; 0x4dc <__bad_interrupt>
     16e:	00 00       	nop
     170:	b5 c1       	rjmp	.+874    	; 0x4dc <__bad_interrupt>
     172:	00 00       	nop
     174:	b3 c1       	rjmp	.+870    	; 0x4dc <__bad_interrupt>
     176:	00 00       	nop
     178:	b1 c1       	rjmp	.+866    	; 0x4dc <__bad_interrupt>
     17a:	00 00       	nop
     17c:	af c1       	rjmp	.+862    	; 0x4dc <__bad_interrupt>
     17e:	00 00       	nop
     180:	ad c1       	rjmp	.+858    	; 0x4dc <__bad_interrupt>
     182:	00 00       	nop
     184:	ab c1       	rjmp	.+854    	; 0x4dc <__bad_interrupt>
     186:	00 00       	nop
     188:	a9 c1       	rjmp	.+850    	; 0x4dc <__bad_interrupt>
     18a:	00 00       	nop
     18c:	a7 c1       	rjmp	.+846    	; 0x4dc <__bad_interrupt>
     18e:	00 00       	nop
     190:	a5 c1       	rjmp	.+842    	; 0x4dc <__bad_interrupt>
     192:	00 00       	nop
     194:	a3 c1       	rjmp	.+838    	; 0x4dc <__bad_interrupt>
     196:	00 00       	nop
     198:	a1 c1       	rjmp	.+834    	; 0x4dc <__bad_interrupt>
     19a:	00 00       	nop
     19c:	9f c1       	rjmp	.+830    	; 0x4dc <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	9d c1       	rjmp	.+826    	; 0x4dc <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	9b c1       	rjmp	.+822    	; 0x4dc <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	99 c1       	rjmp	.+818    	; 0x4dc <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	97 c1       	rjmp	.+814    	; 0x4dc <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	0c 94 f9 08 	jmp	0x11f2	; 0x11f2 <__vector_108>
     1b4:	0c 94 26 09 	jmp	0x124c	; 0x124c <__vector_109>
     1b8:	0c 94 53 09 	jmp	0x12a6	; 0x12a6 <__vector_110>
     1bc:	0c 94 80 09 	jmp	0x1300	; 0x1300 <__vector_111>
     1c0:	0c 94 ad 09 	jmp	0x135a	; 0x135a <__vector_112>
     1c4:	0c 94 da 09 	jmp	0x13b4	; 0x13b4 <__vector_113>
     1c8:	89 c1       	rjmp	.+786    	; 0x4dc <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	87 c1       	rjmp	.+782    	; 0x4dc <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	85 c1       	rjmp	.+778    	; 0x4dc <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	83 c1       	rjmp	.+774    	; 0x4dc <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	81 c1       	rjmp	.+770    	; 0x4dc <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	7f c1       	rjmp	.+766    	; 0x4dc <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	7d c1       	rjmp	.+762    	; 0x4dc <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	7b c1       	rjmp	.+758    	; 0x4dc <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	79 c1       	rjmp	.+754    	; 0x4dc <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	77 c1       	rjmp	.+750    	; 0x4dc <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	75 c1       	rjmp	.+746    	; 0x4dc <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	73 c1       	rjmp	.+742    	; 0x4dc <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	71 c1       	rjmp	.+738    	; 0x4dc <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	f7 0a       	sbc	r15, r23
     1fe:	0a 0b       	sbc	r16, r26
     200:	1d 0b       	sbc	r17, r29
     202:	30 0b       	sbc	r19, r16
     204:	43 0b       	sbc	r20, r19
     206:	56 0b       	sbc	r21, r22
     208:	69 0b       	sbc	r22, r25

0000020a <__trampolines_end>:
     20a:	00 00       	nop
     20c:	00 00       	nop
     20e:	00 00       	nop
     210:	00 20       	and	r0, r0
     212:	20 20       	and	r2, r0
     214:	20 20       	and	r2, r0
     216:	00 20       	and	r0, r0
     218:	50 50       	subi	r21, 0x00	; 0
     21a:	50 00       	.word	0x0050	; ????
     21c:	00 00       	nop
     21e:	00 50       	subi	r16, 0x00	; 0
     220:	50 f8       	bld	r5, 0
     222:	50 f8       	bld	r5, 0
     224:	50 50       	subi	r21, 0x00	; 0
     226:	20 78       	andi	r18, 0x80	; 128
     228:	a0 70       	andi	r26, 0x00	; 0
     22a:	28 f0       	brcs	.+10     	; 0x236 <__trampolines_end+0x2c>
     22c:	20 c0       	rjmp	.+64     	; 0x26e <__trampolines_end+0x64>
     22e:	c8 10       	cpse	r12, r8
     230:	20 40       	sbci	r18, 0x00	; 0
     232:	98 18       	sub	r9, r8
     234:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x1e08>
     238:	a8 90       	.word	0x90a8	; ????
     23a:	68 60       	ori	r22, 0x08	; 8
     23c:	20 40       	sbci	r18, 0x00	; 0
     23e:	00 00       	nop
     240:	00 00       	nop
     242:	10 20       	and	r1, r0
     244:	40 40       	sbci	r20, 0x00	; 0
     246:	40 20       	and	r4, r0
     248:	10 40       	sbci	r17, 0x00	; 0
     24a:	20 10       	cpse	r2, r0
     24c:	10 10       	cpse	r1, r0
     24e:	20 40       	sbci	r18, 0x00	; 0
     250:	00 50       	subi	r16, 0x00	; 0
     252:	20 f8       	bld	r2, 0
     254:	20 50       	subi	r18, 0x00	; 0
     256:	00 00       	nop
     258:	20 20       	and	r2, r0
     25a:	f8 20       	and	r15, r8
     25c:	20 00       	.word	0x0020	; ????
     25e:	00 00       	nop
     260:	00 00       	nop
     262:	60 20       	and	r6, r0
     264:	40 00       	.word	0x0040	; ????
     266:	00 00       	nop
     268:	f8 00       	.word	0x00f8	; ????
     26a:	00 00       	nop
     26c:	00 00       	nop
     26e:	00 00       	nop
     270:	00 60       	ori	r16, 0x00	; 0
     272:	60 00       	.word	0x0060	; ????
     274:	08 10       	cpse	r0, r8
     276:	20 40       	sbci	r18, 0x00	; 0
     278:	80 00       	.word	0x0080	; ????
     27a:	70 88       	ldd	r7, Z+16	; 0x10
     27c:	98 a8       	ldd	r9, Y+48	; 0x30
     27e:	c8 88       	ldd	r12, Y+16	; 0x10
     280:	70 20       	and	r7, r0
     282:	60 20       	and	r6, r0
     284:	20 20       	and	r2, r0
     286:	20 70       	andi	r18, 0x00	; 0
     288:	70 88       	ldd	r7, Z+16	; 0x10
     28a:	08 10       	cpse	r0, r8
     28c:	20 40       	sbci	r18, 0x00	; 0
     28e:	f8 f8       	.word	0xf8f8	; ????
     290:	10 20       	and	r1, r0
     292:	10 08       	sbc	r1, r0
     294:	88 70       	andi	r24, 0x08	; 8
     296:	10 30       	cpi	r17, 0x00	; 0
     298:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__TEXT_REGION_LENGTH__+0x7010f8>
     29c:	10 f8       	bld	r1, 0
     29e:	80 f0       	brcs	.+32     	; 0x2c0 <__trampolines_end+0xb6>
     2a0:	08 08       	sbc	r0, r8
     2a2:	88 70       	andi	r24, 0x08	; 8
     2a4:	30 40       	sbci	r19, 0x00	; 0
     2a6:	80 f0       	brcs	.+32     	; 0x2c8 <__trampolines_end+0xbe>
     2a8:	88 88       	ldd	r8, Y+16	; 0x10
     2aa:	70 f8       	bld	r7, 0
     2ac:	08 10       	cpse	r0, r8
     2ae:	20 40       	sbci	r18, 0x00	; 0
     2b0:	40 40       	sbci	r20, 0x00	; 0
     2b2:	70 88       	ldd	r7, Z+16	; 0x10
     2b4:	88 70       	andi	r24, 0x08	; 8
     2b6:	88 88       	ldd	r8, Y+16	; 0x10
     2b8:	70 70       	andi	r23, 0x00	; 0
     2ba:	88 88       	ldd	r8, Y+16	; 0x10
     2bc:	78 08       	sbc	r7, r8
     2be:	10 60       	ori	r17, 0x00	; 0
     2c0:	00 60       	ori	r16, 0x00	; 0
     2c2:	60 00       	.word	0x0060	; ????
     2c4:	60 60       	ori	r22, 0x00	; 0
     2c6:	00 00       	nop
     2c8:	60 60       	ori	r22, 0x00	; 0
     2ca:	00 60       	ori	r16, 0x00	; 0
     2cc:	20 40       	sbci	r18, 0x00	; 0
     2ce:	08 10       	cpse	r0, r8
     2d0:	20 40       	sbci	r18, 0x00	; 0
     2d2:	20 10       	cpse	r2, r0
     2d4:	08 00       	.word	0x0008	; ????
     2d6:	00 f8       	bld	r0, 0
     2d8:	00 f8       	bld	r0, 0
     2da:	00 00       	nop
     2dc:	80 40       	sbci	r24, 0x00	; 0
     2de:	20 10       	cpse	r2, r0
     2e0:	20 40       	sbci	r18, 0x00	; 0
     2e2:	80 70       	andi	r24, 0x00	; 0
     2e4:	88 08       	sbc	r8, r8
     2e6:	10 20       	and	r1, r0
     2e8:	00 20       	and	r0, r0
     2ea:	70 88       	ldd	r7, Z+16	; 0x10
     2ec:	08 68       	ori	r16, 0x88	; 136
     2ee:	a8 a8       	ldd	r10, Y+48	; 0x30
     2f0:	70 70       	andi	r23, 0x00	; 0
     2f2:	88 88       	ldd	r8, Y+16	; 0x10
     2f4:	88 f8       	.word	0xf888	; ????
     2f6:	88 88       	ldd	r8, Y+16	; 0x10
     2f8:	f0 88       	ldd	r15, Z+16	; 0x10
     2fa:	88 f0       	brcs	.+34     	; 0x31e <__trampolines_end+0x114>
     2fc:	88 88       	ldd	r8, Y+16	; 0x10
     2fe:	f0 70       	andi	r31, 0x00	; 0
     300:	88 80       	ld	r8, Y
     302:	80 80       	ld	r8, Z
     304:	88 70       	andi	r24, 0x08	; 8
     306:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x65f0>
     30a:	88 90       	.word	0x9088	; ????
     30c:	e0 f8       	bld	r14, 0
     30e:	80 80       	ld	r8, Z
     310:	f0 80       	ld	r15, Z
     312:	80 f8       	bld	r8, 0
     314:	f8 80       	ld	r15, Y
     316:	80 e0       	ldi	r24, 0x00	; 0
     318:	80 80       	ld	r8, Z
     31a:	80 70       	andi	r24, 0x00	; 0
     31c:	88 80       	ld	r8, Y
     31e:	80 98       	cbi	0x10, 0	; 16
     320:	88 70       	andi	r24, 0x08	; 8
     322:	88 88       	ldd	r8, Y+16	; 0x10
     324:	88 f8       	.word	0xf888	; ????
     326:	88 88       	ldd	r8, Y+16	; 0x10
     328:	88 70       	andi	r24, 0x08	; 8
     32a:	20 20       	and	r2, r0
     32c:	20 20       	and	r2, r0
     32e:	20 70       	andi	r18, 0x00	; 0
     330:	38 10       	cpse	r3, r8
     332:	10 10       	cpse	r1, r0
     334:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x65c8>
     338:	90 a0       	ldd	r9, Z+32	; 0x20
     33a:	c0 a0       	ldd	r12, Z+32	; 0x20
     33c:	90 88       	ldd	r9, Z+16	; 0x10
     33e:	80 80       	ld	r8, Z
     340:	80 80       	ld	r8, Z
     342:	80 80       	ld	r8, Z
     344:	f8 88       	ldd	r15, Y+16	; 0x10
     346:	d8 a8       	ldd	r13, Y+48	; 0x30
     348:	88 88       	ldd	r8, Y+16	; 0x10
     34a:	88 88       	ldd	r8, Y+16	; 0x10
     34c:	88 88       	ldd	r8, Y+16	; 0x10
     34e:	c8 a8       	ldd	r12, Y+48	; 0x30
     350:	98 88       	ldd	r9, Y+16	; 0x10
     352:	88 70       	andi	r24, 0x08	; 8
     354:	88 88       	ldd	r8, Y+16	; 0x10
     356:	88 88       	ldd	r8, Y+16	; 0x10
     358:	88 70       	andi	r24, 0x08	; 8
     35a:	f0 88       	ldd	r15, Z+16	; 0x10
     35c:	88 f0       	brcs	.+34     	; 0x380 <__trampolines_end+0x176>
     35e:	80 80       	ld	r8, Z
     360:	80 70       	andi	r24, 0x00	; 0
     362:	88 88       	ldd	r8, Y+16	; 0x10
     364:	88 a8       	ldd	r8, Y+48	; 0x30
     366:	90 68       	ori	r25, 0x80	; 128
     368:	f0 88       	ldd	r15, Z+16	; 0x10
     36a:	88 f0       	brcs	.+34     	; 0x38e <__trampolines_end+0x184>
     36c:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x55f0>
     370:	80 80       	ld	r8, Z
     372:	70 08       	sbc	r7, r0
     374:	08 f0       	brcs	.+2      	; 0x378 <__trampolines_end+0x16e>
     376:	f8 20       	and	r15, r8
     378:	20 20       	and	r2, r0
     37a:	20 20       	and	r2, r0
     37c:	20 88       	ldd	r2, Z+16	; 0x10
     37e:	88 88       	ldd	r8, Y+16	; 0x10
     380:	88 88       	ldd	r8, Y+16	; 0x10
     382:	88 70       	andi	r24, 0x08	; 8
     384:	88 88       	ldd	r8, Y+16	; 0x10
     386:	88 88       	ldd	r8, Y+16	; 0x10
     388:	88 50       	subi	r24, 0x08	; 8
     38a:	20 88       	ldd	r2, Z+16	; 0x10
     38c:	88 88       	ldd	r8, Y+16	; 0x10
     38e:	a8 a8       	ldd	r10, Y+48	; 0x30
     390:	d8 88       	ldd	r13, Y+16	; 0x10
     392:	88 88       	ldd	r8, Y+16	; 0x10
     394:	50 20       	and	r5, r0
     396:	50 88       	ldd	r5, Z+16	; 0x10
     398:	88 88       	ldd	r8, Y+16	; 0x10
     39a:	88 50       	subi	r24, 0x08	; 8
     39c:	20 20       	and	r2, r0
     39e:	20 20       	and	r2, r0
     3a0:	f8 08       	sbc	r15, r8
     3a2:	10 20       	and	r1, r0
     3a4:	40 80       	ld	r4, Z
     3a6:	f8 38       	cpi	r31, 0x88	; 136
     3a8:	20 20       	and	r2, r0
     3aa:	20 20       	and	r2, r0
     3ac:	20 38       	cpi	r18, 0x80	; 128
     3ae:	00 80       	ld	r0, Z
     3b0:	40 20       	and	r4, r0
     3b2:	10 08       	sbc	r1, r0
     3b4:	00 e0       	ldi	r16, 0x00	; 0
     3b6:	20 20       	and	r2, r0
     3b8:	20 20       	and	r2, r0
     3ba:	20 e0       	ldi	r18, 0x00	; 0
     3bc:	20 50       	subi	r18, 0x00	; 0
     3be:	88 00       	.word	0x0088	; ????
	...
     3c8:	00 f8       	bld	r0, 0
     3ca:	40 20       	and	r4, r0
     3cc:	10 00       	.word	0x0010	; ????
     3ce:	00 00       	nop
     3d0:	00 00       	nop
     3d2:	00 70       	andi	r16, 0x00	; 0
     3d4:	08 78       	andi	r16, 0x88	; 136
     3d6:	88 78       	andi	r24, 0x88	; 136
     3d8:	80 80       	ld	r8, Z
     3da:	b0 c8       	rjmp	.-3744   	; 0xfffff53c <__eeprom_end+0xff7ef53c>
     3dc:	88 88       	ldd	r8, Y+16	; 0x10
     3de:	f0 00       	.word	0x00f0	; ????
     3e0:	00 70       	andi	r16, 0x00	; 0
     3e2:	80 80       	ld	r8, Z
     3e4:	88 70       	andi	r24, 0x08	; 8
     3e6:	08 08       	sbc	r0, r8
     3e8:	68 98       	cbi	0x0d, 0	; 13
     3ea:	88 88       	ldd	r8, Y+16	; 0x10
     3ec:	78 00       	.word	0x0078	; ????
     3ee:	00 70       	andi	r16, 0x00	; 0
     3f0:	88 f8       	.word	0xf888	; ????
     3f2:	80 70       	andi	r24, 0x00	; 0
     3f4:	30 48       	sbci	r19, 0x80	; 128
     3f6:	40 e0       	ldi	r20, 0x00	; 0
     3f8:	40 40       	sbci	r20, 0x00	; 0
     3fa:	40 00       	.word	0x0040	; ????
     3fc:	00 78       	andi	r16, 0x80	; 128
     3fe:	88 78       	andi	r24, 0x88	; 136
     400:	08 30       	cpi	r16, 0x08	; 8
     402:	80 80       	ld	r8, Z
     404:	b0 c8       	rjmp	.-3744   	; 0xfffff566 <__eeprom_end+0xff7ef566>
     406:	88 88       	ldd	r8, Y+16	; 0x10
     408:	88 20       	and	r8, r8
     40a:	00 60       	ori	r16, 0x00	; 0
     40c:	20 20       	and	r2, r0
     40e:	20 70       	andi	r18, 0x00	; 0
     410:	10 00       	.word	0x0010	; ????
     412:	30 10       	cpse	r3, r0
     414:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x1dc8>
     418:	40 48       	sbci	r20, 0x80	; 128
     41a:	50 60       	ori	r21, 0x00	; 0
     41c:	50 48       	sbci	r21, 0x80	; 128
     41e:	60 20       	and	r6, r0
     420:	20 20       	and	r2, r0
     422:	20 20       	and	r2, r0
     424:	70 00       	.word	0x0070	; ????
     426:	00 d0       	rcall	.+0      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     428:	a8 a8       	ldd	r10, Y+48	; 0x30
     42a:	88 88       	ldd	r8, Y+16	; 0x10
     42c:	00 00       	nop
     42e:	b0 c8       	rjmp	.-3744   	; 0xfffff590 <__eeprom_end+0xff7ef590>
     430:	88 88       	ldd	r8, Y+16	; 0x10
     432:	88 00       	.word	0x0088	; ????
     434:	00 70       	andi	r16, 0x00	; 0
     436:	88 88       	ldd	r8, Y+16	; 0x10
     438:	88 70       	andi	r24, 0x08	; 8
     43a:	00 00       	nop
     43c:	f0 88       	ldd	r15, Z+16	; 0x10
     43e:	f0 80       	ld	r15, Z
     440:	80 00       	.word	0x0080	; ????
     442:	00 68       	ori	r16, 0x80	; 128
     444:	98 78       	andi	r25, 0x88	; 136
     446:	08 08       	sbc	r0, r8
     448:	00 00       	nop
     44a:	b0 c8       	rjmp	.-3744   	; 0xfffff5ac <__eeprom_end+0xff7ef5ac>
     44c:	80 80       	ld	r8, Z
     44e:	80 00       	.word	0x0080	; ????
     450:	00 70       	andi	r16, 0x00	; 0
     452:	80 70       	andi	r24, 0x00	; 0
     454:	08 f0       	brcs	.+2      	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     456:	40 40       	sbci	r20, 0x00	; 0
     458:	e0 40       	sbci	r30, 0x00	; 0
     45a:	40 48       	sbci	r20, 0x80	; 128
     45c:	30 00       	.word	0x0030	; ????
     45e:	00 88       	ldd	r0, Z+16	; 0x10
     460:	88 88       	ldd	r8, Y+16	; 0x10
     462:	98 68       	ori	r25, 0x88	; 136
     464:	00 00       	nop
     466:	88 88       	ldd	r8, Y+16	; 0x10
     468:	88 50       	subi	r24, 0x08	; 8
     46a:	20 00       	.word	0x0020	; ????
     46c:	00 88       	ldd	r0, Z+16	; 0x10
     46e:	88 a8       	ldd	r8, Y+48	; 0x30
     470:	a8 50       	subi	r26, 0x08	; 8
     472:	00 00       	nop
     474:	88 50       	subi	r24, 0x08	; 8
     476:	20 50       	subi	r18, 0x00	; 0
     478:	88 00       	.word	0x0088	; ????
     47a:	00 88       	ldd	r0, Z+16	; 0x10
     47c:	88 78       	andi	r24, 0x88	; 136
     47e:	08 70       	andi	r16, 0x08	; 8
     480:	00 00       	nop
     482:	f8 10       	cpse	r15, r8
     484:	20 40       	sbci	r18, 0x00	; 0
     486:	f8 10       	cpse	r15, r8
     488:	20 20       	and	r2, r0
     48a:	40 20       	and	r4, r0
     48c:	20 10       	cpse	r2, r0
     48e:	20 20       	and	r2, r0
     490:	20 20       	and	r2, r0
     492:	20 20       	and	r2, r0
     494:	20 40       	sbci	r18, 0x00	; 0
     496:	20 20       	and	r2, r0
     498:	10 20       	and	r1, r0
     49a:	20 40       	sbci	r18, 0x00	; 0

0000049c <__ctors_end>:
     49c:	11 24       	eor	r1, r1
     49e:	1f be       	out	0x3f, r1	; 63
     4a0:	cf ef       	ldi	r28, 0xFF	; 255
     4a2:	cd bf       	out	0x3d, r28	; 61
     4a4:	df e5       	ldi	r29, 0x5F	; 95
     4a6:	de bf       	out	0x3e, r29	; 62
     4a8:	00 e0       	ldi	r16, 0x00	; 0
     4aa:	0c bf       	out	0x3c, r16	; 60

000004ac <__do_copy_data>:
     4ac:	10 e2       	ldi	r17, 0x20	; 32
     4ae:	a0 e0       	ldi	r26, 0x00	; 0
     4b0:	b0 e2       	ldi	r27, 0x20	; 32
     4b2:	e0 ee       	ldi	r30, 0xE0	; 224
     4b4:	f6 e3       	ldi	r31, 0x36	; 54
     4b6:	00 e0       	ldi	r16, 0x00	; 0
     4b8:	0b bf       	out	0x3b, r16	; 59
     4ba:	02 c0       	rjmp	.+4      	; 0x4c0 <__do_copy_data+0x14>
     4bc:	07 90       	elpm	r0, Z+
     4be:	0d 92       	st	X+, r0
     4c0:	ae 33       	cpi	r26, 0x3E	; 62
     4c2:	b1 07       	cpc	r27, r17
     4c4:	d9 f7       	brne	.-10     	; 0x4bc <__do_copy_data+0x10>

000004c6 <__do_clear_bss>:
     4c6:	22 e2       	ldi	r18, 0x22	; 34
     4c8:	ae e3       	ldi	r26, 0x3E	; 62
     4ca:	b0 e2       	ldi	r27, 0x20	; 32
     4cc:	01 c0       	rjmp	.+2      	; 0x4d0 <.do_clear_bss_start>

000004ce <.do_clear_bss_loop>:
     4ce:	1d 92       	st	X+, r1

000004d0 <.do_clear_bss_start>:
     4d0:	a8 39       	cpi	r26, 0x98	; 152
     4d2:	b2 07       	cpc	r27, r18
     4d4:	e1 f7       	brne	.-8      	; 0x4ce <.do_clear_bss_loop>
     4d6:	e5 d0       	rcall	.+458    	; 0x6a2 <main>
     4d8:	0c 94 6e 1b 	jmp	0x36dc	; 0x36dc <_exit>

000004dc <__bad_interrupt>:
     4dc:	91 cd       	rjmp	.-1246   	; 0x0 <__vectors>

000004de <adc_handler>:
 * \param adc Pointer to ADC module.
 * \param ch_mask ADC channel mask.
 * \param result Conversion result from ADC channel.
 */
static void adc_handler(ADC_t *adc, uint8_t ch_mask, adc_result_t result)
{
     4de:	af 92       	push	r10
     4e0:	bf 92       	push	r11
     4e2:	cf 92       	push	r12
     4e4:	df 92       	push	r13
     4e6:	ef 92       	push	r14
     4e8:	ff 92       	push	r15
     4ea:	0f 93       	push	r16
     4ec:	1f 93       	push	r17
     4ee:	cf 93       	push	r28
     4f0:	df 93       	push	r29
     4f2:	cd b7       	in	r28, 0x3d	; 61
     4f4:	de b7       	in	r29, 0x3e	; 62
     4f6:	a8 97       	sbiw	r28, 0x28	; 40
     4f8:	cd bf       	out	0x3d, r28	; 61
     4fa:	de bf       	out	0x3e, r29	; 62
     4fc:	6c 01       	movw	r12, r24
     4fe:	b6 2e       	mov	r11, r22
     500:	8a 01       	movw	r16, r20
		gfx_mono_draw_filled_rect(0,0,128,32,GFX_PIXEL_CLR);
	#endif
	int32_t temperature;
	char out_str[OUTPUT_STR_SIZE];
	struct pwm_config mypwm[1]; //For your PWM configuration –CKH
	pwm_init(&mypwm[0], PWM_TCC0, PWM_CH_A, 1000);
     502:	28 ee       	ldi	r18, 0xE8	; 232
     504:	33 e0       	ldi	r19, 0x03	; 3
     506:	41 e0       	ldi	r20, 0x01	; 1
     508:	60 e0       	ldi	r22, 0x00	; 0
     50a:	ce 01       	movw	r24, r28
     50c:	81 96       	adiw	r24, 0x21	; 33
     50e:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <pwm_init>
	 * of the temperature sensor adc data.
	 */

	if (result > 697) {
		temperature = (int8_t)((-0.0295 * result) + 40.5);
	} if (result > 420) {
     512:	05 3a       	cpi	r16, 0xA5	; 165
     514:	81 e0       	ldi	r24, 0x01	; 1
     516:	18 07       	cpc	r17, r24
     518:	c8 f0       	brcs	.+50     	; 0x54c <adc_handler+0x6e>
		temperature = (int8_t)((-0.0474 * result) + 53.3);
     51a:	b8 01       	movw	r22, r16
     51c:	80 e0       	ldi	r24, 0x00	; 0
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	0e 94 67 17 	call	0x2ece	; 0x2ece <__floatunsisf>
     524:	21 e8       	ldi	r18, 0x81	; 129
     526:	36 e2       	ldi	r19, 0x26	; 38
     528:	42 e4       	ldi	r20, 0x42	; 66
     52a:	5d eb       	ldi	r21, 0xBD	; 189
     52c:	0e 94 f5 17 	call	0x2fea	; 0x2fea <__mulsf3>
     530:	23 e3       	ldi	r18, 0x33	; 51
     532:	33 e3       	ldi	r19, 0x33	; 51
     534:	45 e5       	ldi	r20, 0x55	; 85
     536:	52 e4       	ldi	r21, 0x42	; 66
     538:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__addsf3>
     53c:	0e 94 36 17 	call	0x2e6c	; 0x2e6c <__fixsfsi>
     540:	06 2e       	mov	r0, r22
     542:	00 0c       	add	r0, r0
     544:	77 0b       	sbc	r23, r23
     546:	88 0b       	sbc	r24, r24
     548:	99 0b       	sbc	r25, r25
     54a:	18 c0       	rjmp	.+48     	; 0x57c <adc_handler+0x9e>
	} else {
		temperature = (int8_t)((-0.0777 * result) + 65.1);
     54c:	b8 01       	movw	r22, r16
     54e:	80 e0       	ldi	r24, 0x00	; 0
     550:	90 e0       	ldi	r25, 0x00	; 0
     552:	0e 94 67 17 	call	0x2ece	; 0x2ece <__floatunsisf>
     556:	2d e2       	ldi	r18, 0x2D	; 45
     558:	31 e2       	ldi	r19, 0x21	; 33
     55a:	4f e9       	ldi	r20, 0x9F	; 159
     55c:	5d eb       	ldi	r21, 0xBD	; 189
     55e:	0e 94 f5 17 	call	0x2fea	; 0x2fea <__mulsf3>
     562:	23 e3       	ldi	r18, 0x33	; 51
     564:	33 e3       	ldi	r19, 0x33	; 51
     566:	42 e8       	ldi	r20, 0x82	; 130
     568:	52 e4       	ldi	r21, 0x42	; 66
     56a:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__addsf3>
     56e:	0e 94 36 17 	call	0x2e6c	; 0x2e6c <__fixsfsi>
     572:	06 2e       	mov	r0, r22
     574:	00 0c       	add	r0, r0
     576:	77 0b       	sbc	r23, r23
     578:	88 0b       	sbc	r24, r24
     57a:	99 0b       	sbc	r25, r25
	}

	last_temperaturec = temperature;
     57c:	60 93 40 20 	sts	0x2040, r22	; 0x802040 <last_temperaturec>
     580:	70 93 41 20 	sts	0x2041, r23	; 0x802041 <last_temperaturec+0x1>
	last_temperaturef = (temperature*1.8)+32;
     584:	0e 94 69 17 	call	0x2ed2	; 0x2ed2 <__floatsisf>
     588:	26 e6       	ldi	r18, 0x66	; 102
     58a:	36 e6       	ldi	r19, 0x66	; 102
     58c:	46 ee       	ldi	r20, 0xE6	; 230
     58e:	5f e3       	ldi	r21, 0x3F	; 63
     590:	0e 94 f5 17 	call	0x2fea	; 0x2fea <__mulsf3>
     594:	20 e0       	ldi	r18, 0x00	; 0
     596:	30 e0       	ldi	r19, 0x00	; 0
     598:	40 e0       	ldi	r20, 0x00	; 0
     59a:	52 e4       	ldi	r21, 0x42	; 66
     59c:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__addsf3>
     5a0:	0e 94 36 17 	call	0x2e6c	; 0x2e6c <__fixsfsi>
     5a4:	60 93 3e 20 	sts	0x203E, r22	; 0x80203e <__data_end>
     5a8:	70 93 3f 20 	sts	0x203F, r23	; 0x80203f <__data_end+0x1>
	
	if(last_temperaturef>80)
     5ac:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <__data_end>
     5b0:	90 91 3f 20 	lds	r25, 0x203F	; 0x80203f <__data_end+0x1>
     5b4:	81 35       	cpi	r24, 0x51	; 81
     5b6:	91 05       	cpc	r25, r1
     5b8:	6c f0       	brlt	.+26     	; 0x5d4 <adc_handler+0xf6>
	{
		x=last_temperaturef-30;
     5ba:	e0 90 3e 20 	lds	r14, 0x203E	; 0x80203e <__data_end>
     5be:	f0 90 3f 20 	lds	r15, 0x203F	; 0x80203f <__data_end+0x1>
     5c2:	9e e1       	ldi	r25, 0x1E	; 30
     5c4:	e9 1a       	sub	r14, r25
     5c6:	f1 08       	sbc	r15, r1
		pwm_start(&mypwm[0], x);
     5c8:	6e 2d       	mov	r22, r14
     5ca:	ce 01       	movw	r24, r28
     5cc:	81 96       	adiw	r24, 0x21	; 33
     5ce:	0e 94 ab 0b 	call	0x1756	; 0x1756 <pwm_start>
     5d2:	05 c0       	rjmp	.+10     	; 0x5de <adc_handler+0x100>
	}
	else
	{
		pwm_start(&mypwm[0], 0);
     5d4:	60 e0       	ldi	r22, 0x00	; 0
     5d6:	ce 01       	movw	r24, r28
     5d8:	81 96       	adiw	r24, 0x21	; 33
     5da:	0e 94 ab 0b 	call	0x1756	; 0x1756 <pwm_start>
	}

	// Write temperature to display
	snprintf(out_str, OUTPUT_STR_SIZE, "Temperature: %4d C", last_temperaturec);
     5de:	80 91 40 20 	lds	r24, 0x2040	; 0x802040 <last_temperaturec>
     5e2:	90 91 41 20 	lds	r25, 0x2041	; 0x802041 <last_temperaturec+0x1>
     5e6:	9f 93       	push	r25
     5e8:	8f 93       	push	r24
     5ea:	87 e0       	ldi	r24, 0x07	; 7
     5ec:	90 e2       	ldi	r25, 0x20	; 32
     5ee:	9f 93       	push	r25
     5f0:	8f 93       	push	r24
     5f2:	1f 92       	push	r1
     5f4:	68 94       	set
     5f6:	aa 24       	eor	r10, r10
     5f8:	a5 f8       	bld	r10, 5
     5fa:	af 92       	push	r10
     5fc:	8e 01       	movw	r16, r28
     5fe:	0f 5f       	subi	r16, 0xFF	; 255
     600:	1f 4f       	sbci	r17, 0xFF	; 255
     602:	1f 93       	push	r17
     604:	0f 93       	push	r16
     606:	0e 94 91 18 	call	0x3122	; 0x3122 <snprintf>
	gfx_mono_draw_string(out_str, 0, 0, &sysfont);
     60a:	20 e0       	ldi	r18, 0x00	; 0
     60c:	30 e2       	ldi	r19, 0x20	; 32
     60e:	40 e0       	ldi	r20, 0x00	; 0
     610:	60 e0       	ldi	r22, 0x00	; 0
     612:	c8 01       	movw	r24, r16
     614:	0e 94 4b 10 	call	0x2096	; 0x2096 <gfx_mono_draw_string>
	snprintf(out_str, OUTPUT_STR_SIZE, "Temperature: %4d F", last_temperaturef);
     618:	80 91 3e 20 	lds	r24, 0x203E	; 0x80203e <__data_end>
     61c:	90 91 3f 20 	lds	r25, 0x203F	; 0x80203f <__data_end+0x1>
     620:	9f 93       	push	r25
     622:	8f 93       	push	r24
     624:	8a e1       	ldi	r24, 0x1A	; 26
     626:	90 e2       	ldi	r25, 0x20	; 32
     628:	9f 93       	push	r25
     62a:	8f 93       	push	r24
     62c:	1f 92       	push	r1
     62e:	af 92       	push	r10
     630:	1f 93       	push	r17
     632:	0f 93       	push	r16
     634:	0e 94 91 18 	call	0x3122	; 0x3122 <snprintf>
	gfx_mono_draw_string(out_str, 0, 10, &sysfont);
     638:	20 e0       	ldi	r18, 0x00	; 0
     63a:	30 e2       	ldi	r19, 0x20	; 32
     63c:	4a e0       	ldi	r20, 0x0A	; 10
     63e:	60 e0       	ldi	r22, 0x00	; 0
     640:	c8 01       	movw	r24, r16
     642:	0e 94 4b 10 	call	0x2096	; 0x2096 <gfx_mono_draw_string>
	snprintf(out_str, OUTPUT_STR_SIZE, "Duty Cycle: %4d ", x);
     646:	ff 92       	push	r15
     648:	ef 92       	push	r14
     64a:	8d e2       	ldi	r24, 0x2D	; 45
     64c:	90 e2       	ldi	r25, 0x20	; 32
     64e:	9f 93       	push	r25
     650:	8f 93       	push	r24
     652:	1f 92       	push	r1
     654:	af 92       	push	r10
     656:	1f 93       	push	r17
     658:	0f 93       	push	r16
     65a:	0e 94 91 18 	call	0x3122	; 0x3122 <snprintf>
	gfx_mono_draw_string(out_str, 0, 20, &sysfont);
     65e:	20 e0       	ldi	r18, 0x00	; 0
     660:	30 e2       	ldi	r19, 0x20	; 32
     662:	44 e1       	ldi	r20, 0x14	; 20
     664:	60 e0       	ldi	r22, 0x00	; 0
     666:	c8 01       	movw	r24, r16
     668:	0e 94 4b 10 	call	0x2096	; 0x2096 <gfx_mono_draw_string>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     66c:	8f b7       	in	r24, 0x3f	; 63
     66e:	88 a7       	std	Y+40, r24	; 0x28
	cpu_irq_disable();
     670:	f8 94       	cli
	return flags;
     672:	98 a5       	ldd	r25, Y+40	; 0x28
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     674:	f6 01       	movw	r30, r12
     676:	80 81       	ld	r24, Z
     678:	bb 0c       	add	r11, r11
     67a:	bb 0c       	add	r11, r11
     67c:	b8 2a       	or	r11, r24
     67e:	b0 82       	st	Z, r11
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     680:	9f bf       	out	0x3f, r25	; 63
	// Start next conversion.
	adc_start_conversion(adc, ch_mask);
}
     682:	cd bf       	out	0x3d, r28	; 61
     684:	de bf       	out	0x3e, r29	; 62
     686:	a8 96       	adiw	r28, 0x28	; 40
     688:	cd bf       	out	0x3d, r28	; 61
     68a:	de bf       	out	0x3e, r29	; 62
     68c:	df 91       	pop	r29
     68e:	cf 91       	pop	r28
     690:	1f 91       	pop	r17
     692:	0f 91       	pop	r16
     694:	ff 90       	pop	r15
     696:	ef 90       	pop	r14
     698:	df 90       	pop	r13
     69a:	cf 90       	pop	r12
     69c:	bf 90       	pop	r11
     69e:	af 90       	pop	r10
     6a0:	08 95       	ret

000006a2 <main>:

int main(void)
{	
     6a2:	cf 93       	push	r28
     6a4:	df 93       	push	r29
     6a6:	cd b7       	in	r28, 0x3d	; 61
     6a8:	de b7       	in	r29, 0x3e	; 62
     6aa:	2c 97       	sbiw	r28, 0x0c	; 12
     6ac:	cd bf       	out	0x3d, r28	; 61
     6ae:	de bf       	out	0x3e, r29	; 62
	struct adc_config         adc_conf;
	struct adc_channel_config adcch_conf;
	

	board_init();
     6b0:	0e 94 10 11 	call	0x2220	; 0x2220 <board_init>
	sysclk_init();
     6b4:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <sysclk_init>
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
     6b8:	ee e8       	ldi	r30, 0x8E	; 142
     6ba:	f2 e2       	ldi	r31, 0x22	; 34
     6bc:	10 82       	st	Z, r1
     6be:	11 82       	std	Z+1, r1	; 0x01
     6c0:	12 82       	std	Z+2, r1	; 0x02
     6c2:	13 82       	std	Z+3, r1	; 0x03
     6c4:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
     6c6:	11 e0       	ldi	r17, 0x01	; 1
     6c8:	15 83       	std	Z+5, r17	; 0x05
	sleepmgr_init();
	irq_initialize_vectors();
     6ca:	87 e0       	ldi	r24, 0x07	; 7
     6cc:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     6d0:	78 94       	sei
	gfx_mono_init();
     6d2:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <gfx_mono_st7565r_init>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     6d6:	80 e1       	ldi	r24, 0x10	; 16
     6d8:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
	#ifndef CONF_BOARD_OLED_UG_2832HSWEG04
		ioport_set_pin_high(LCD_BACKLIGHT_ENABLE_PIN);
	#endif

	// Initialize configuration structures.
	adc_read_configuration(&ADCA, &adc_conf);
     6dc:	be 01       	movw	r22, r28
     6de:	6f 5f       	subi	r22, 0xFF	; 255
     6e0:	7f 4f       	sbci	r23, 0xFF	; 255
     6e2:	80 e0       	ldi	r24, 0x00	; 0
     6e4:	92 e0       	ldi	r25, 0x02	; 2
     6e6:	0e 94 dd 13 	call	0x27ba	; 0x27ba <adc_read_configuration>
	adcch_read_configuration(&ADCA, ADC_CH0, &adcch_conf);
     6ea:	ae 01       	movw	r20, r28
     6ec:	48 5f       	subi	r20, 0xF8	; 248
     6ee:	5f 4f       	sbci	r21, 0xFF	; 255
     6f0:	61 e0       	ldi	r22, 0x01	; 1
     6f2:	80 e0       	ldi	r24, 0x00	; 0
     6f4:	92 e0       	ldi	r25, 0x02	; 2
     6f6:	0e 94 61 14 	call	0x28c2	; 0x28c2 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
     6fa:	9a 81       	ldd	r25, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
     6fc:	8b 81       	ldd	r24, Y+3	; 0x03
     6fe:	8f 78       	andi	r24, 0x8F	; 143
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
     700:	24 e0       	ldi	r18, 0x04	; 4
     702:	2d 83       	std	Y+5, r18	; 0x05
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
     704:	91 7e       	andi	r25, 0xE1	; 225
     706:	90 61       	ori	r25, 0x10	; 16
     708:	9a 83       	std	Y+2, r25	; 0x02
		conf->evctrl = ADC_EVACT_NONE_gc;
     70a:	1c 82       	std	Y+4, r1	; 0x04
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
	conf->refctrl |= int_inp;
     70c:	81 61       	ori	r24, 0x11	; 17
     70e:	8b 83       	std	Y+3, r24	; 0x03
			ADC_REF_VCC);
	adc_set_clock_rate(&adc_conf, 200000UL);
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_MANUAL, 1, 0);
	adc_enable_internal_input(&adc_conf, ADC_INT_TEMPSENSE);

	adc_write_configuration(&ADCA, &adc_conf);
     710:	be 01       	movw	r22, r28
     712:	6f 5f       	subi	r22, 0xFF	; 255
     714:	7f 4f       	sbci	r23, 0xFF	; 255
     716:	80 e0       	ldi	r24, 0x00	; 0
     718:	92 e0       	ldi	r25, 0x02	; 2
     71a:	0e 94 77 13 	call	0x26ee	; 0x26ee <adc_write_configuration>
	adc_set_callback(&ADCA, &adc_handler);
     71e:	6f e6       	ldi	r22, 0x6F	; 111
     720:	72 e0       	ldi	r23, 0x02	; 2
     722:	80 e0       	ldi	r24, 0x00	; 0
     724:	92 e0       	ldi	r25, 0x02	; 2
     726:	0e 94 5f 11 	call	0x22be	; 0x22be <adc_set_callback>
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     72a:	18 87       	std	Y+8, r17	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
     72c:	88 e0       	ldi	r24, 0x08	; 8
     72e:	89 87       	std	Y+9, r24	; 0x09
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
     730:	8a 85       	ldd	r24, Y+10	; 0x0a
     732:	80 7f       	andi	r24, 0xF0	; 240
     734:	81 60       	ori	r24, 0x01	; 1
     736:	8a 87       	std	Y+10, r24	; 0x0a
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE,
			1);
	adcch_set_interrupt_mode(&adcch_conf, ADCCH_MODE_COMPLETE);
	adcch_enable_interrupt(&adcch_conf);

	adcch_write_configuration(&ADCA, ADC_CH0, &adcch_conf);
     738:	ae 01       	movw	r20, r28
     73a:	48 5f       	subi	r20, 0xF8	; 248
     73c:	5f 4f       	sbci	r21, 0xFF	; 255
     73e:	61 e0       	ldi	r22, 0x01	; 1
     740:	80 e0       	ldi	r24, 0x00	; 0
     742:	92 e0       	ldi	r25, 0x02	; 2
     744:	0e 94 16 14 	call	0x282c	; 0x282c <adcch_write_configuration>

	// Enable the ADC and start the first conversion.
	adc_enable(&ADCA);
     748:	80 e0       	ldi	r24, 0x00	; 0
     74a:	92 e0       	ldi	r25, 0x02	; 2
     74c:	0e 94 bb 11 	call	0x2376	; 0x2376 <adc_enable>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     750:	8f b7       	in	r24, 0x3f	; 63
     752:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
     754:	f8 94       	cli
	return flags;
     756:	9c 85       	ldd	r25, Y+12	; 0x0c
 */
static inline void adc_start_conversion(ADC_t *adc, uint8_t ch_mask)
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
     758:	e0 e0       	ldi	r30, 0x00	; 0
     75a:	f2 e0       	ldi	r31, 0x02	; 2
     75c:	80 81       	ld	r24, Z
     75e:	84 60       	ori	r24, 0x04	; 4
     760:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     762:	9f bf       	out	0x3f, r25	; 63
     764:	ff cf       	rjmp	.-2      	; 0x764 <main+0xc2>

00000766 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     766:	1f 92       	push	r1
     768:	0f 92       	push	r0
     76a:	0f b6       	in	r0, 0x3f	; 63
     76c:	0f 92       	push	r0
     76e:	11 24       	eor	r1, r1
     770:	0b b6       	in	r0, 0x3b	; 59
     772:	0f 92       	push	r0
     774:	2f 93       	push	r18
     776:	3f 93       	push	r19
     778:	4f 93       	push	r20
     77a:	5f 93       	push	r21
     77c:	6f 93       	push	r22
     77e:	7f 93       	push	r23
     780:	8f 93       	push	r24
     782:	9f 93       	push	r25
     784:	af 93       	push	r26
     786:	bf 93       	push	r27
     788:	ef 93       	push	r30
     78a:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     78c:	e0 91 88 20 	lds	r30, 0x2088	; 0x802088 <tc_tcc0_ovf_callback>
     790:	f0 91 89 20 	lds	r31, 0x2089	; 0x802089 <tc_tcc0_ovf_callback+0x1>
     794:	30 97       	sbiw	r30, 0x00	; 0
     796:	09 f0       	breq	.+2      	; 0x79a <__vector_14+0x34>
		tc_tcc0_ovf_callback();
     798:	19 95       	eicall
	}
}
     79a:	ff 91       	pop	r31
     79c:	ef 91       	pop	r30
     79e:	bf 91       	pop	r27
     7a0:	af 91       	pop	r26
     7a2:	9f 91       	pop	r25
     7a4:	8f 91       	pop	r24
     7a6:	7f 91       	pop	r23
     7a8:	6f 91       	pop	r22
     7aa:	5f 91       	pop	r21
     7ac:	4f 91       	pop	r20
     7ae:	3f 91       	pop	r19
     7b0:	2f 91       	pop	r18
     7b2:	0f 90       	pop	r0
     7b4:	0b be       	out	0x3b, r0	; 59
     7b6:	0f 90       	pop	r0
     7b8:	0f be       	out	0x3f, r0	; 63
     7ba:	0f 90       	pop	r0
     7bc:	1f 90       	pop	r1
     7be:	18 95       	reti

000007c0 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     7c0:	1f 92       	push	r1
     7c2:	0f 92       	push	r0
     7c4:	0f b6       	in	r0, 0x3f	; 63
     7c6:	0f 92       	push	r0
     7c8:	11 24       	eor	r1, r1
     7ca:	0b b6       	in	r0, 0x3b	; 59
     7cc:	0f 92       	push	r0
     7ce:	2f 93       	push	r18
     7d0:	3f 93       	push	r19
     7d2:	4f 93       	push	r20
     7d4:	5f 93       	push	r21
     7d6:	6f 93       	push	r22
     7d8:	7f 93       	push	r23
     7da:	8f 93       	push	r24
     7dc:	9f 93       	push	r25
     7de:	af 93       	push	r26
     7e0:	bf 93       	push	r27
     7e2:	ef 93       	push	r30
     7e4:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     7e6:	e0 91 86 20 	lds	r30, 0x2086	; 0x802086 <tc_tcc0_err_callback>
     7ea:	f0 91 87 20 	lds	r31, 0x2087	; 0x802087 <tc_tcc0_err_callback+0x1>
     7ee:	30 97       	sbiw	r30, 0x00	; 0
     7f0:	09 f0       	breq	.+2      	; 0x7f4 <__vector_15+0x34>
		tc_tcc0_err_callback();
     7f2:	19 95       	eicall
	}
}
     7f4:	ff 91       	pop	r31
     7f6:	ef 91       	pop	r30
     7f8:	bf 91       	pop	r27
     7fa:	af 91       	pop	r26
     7fc:	9f 91       	pop	r25
     7fe:	8f 91       	pop	r24
     800:	7f 91       	pop	r23
     802:	6f 91       	pop	r22
     804:	5f 91       	pop	r21
     806:	4f 91       	pop	r20
     808:	3f 91       	pop	r19
     80a:	2f 91       	pop	r18
     80c:	0f 90       	pop	r0
     80e:	0b be       	out	0x3b, r0	; 59
     810:	0f 90       	pop	r0
     812:	0f be       	out	0x3f, r0	; 63
     814:	0f 90       	pop	r0
     816:	1f 90       	pop	r1
     818:	18 95       	reti

0000081a <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     81a:	1f 92       	push	r1
     81c:	0f 92       	push	r0
     81e:	0f b6       	in	r0, 0x3f	; 63
     820:	0f 92       	push	r0
     822:	11 24       	eor	r1, r1
     824:	0b b6       	in	r0, 0x3b	; 59
     826:	0f 92       	push	r0
     828:	2f 93       	push	r18
     82a:	3f 93       	push	r19
     82c:	4f 93       	push	r20
     82e:	5f 93       	push	r21
     830:	6f 93       	push	r22
     832:	7f 93       	push	r23
     834:	8f 93       	push	r24
     836:	9f 93       	push	r25
     838:	af 93       	push	r26
     83a:	bf 93       	push	r27
     83c:	ef 93       	push	r30
     83e:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     840:	e0 91 84 20 	lds	r30, 0x2084	; 0x802084 <tc_tcc0_cca_callback>
     844:	f0 91 85 20 	lds	r31, 0x2085	; 0x802085 <tc_tcc0_cca_callback+0x1>
     848:	30 97       	sbiw	r30, 0x00	; 0
     84a:	09 f0       	breq	.+2      	; 0x84e <__vector_16+0x34>
		tc_tcc0_cca_callback();
     84c:	19 95       	eicall
	}
}
     84e:	ff 91       	pop	r31
     850:	ef 91       	pop	r30
     852:	bf 91       	pop	r27
     854:	af 91       	pop	r26
     856:	9f 91       	pop	r25
     858:	8f 91       	pop	r24
     85a:	7f 91       	pop	r23
     85c:	6f 91       	pop	r22
     85e:	5f 91       	pop	r21
     860:	4f 91       	pop	r20
     862:	3f 91       	pop	r19
     864:	2f 91       	pop	r18
     866:	0f 90       	pop	r0
     868:	0b be       	out	0x3b, r0	; 59
     86a:	0f 90       	pop	r0
     86c:	0f be       	out	0x3f, r0	; 63
     86e:	0f 90       	pop	r0
     870:	1f 90       	pop	r1
     872:	18 95       	reti

00000874 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     874:	1f 92       	push	r1
     876:	0f 92       	push	r0
     878:	0f b6       	in	r0, 0x3f	; 63
     87a:	0f 92       	push	r0
     87c:	11 24       	eor	r1, r1
     87e:	0b b6       	in	r0, 0x3b	; 59
     880:	0f 92       	push	r0
     882:	2f 93       	push	r18
     884:	3f 93       	push	r19
     886:	4f 93       	push	r20
     888:	5f 93       	push	r21
     88a:	6f 93       	push	r22
     88c:	7f 93       	push	r23
     88e:	8f 93       	push	r24
     890:	9f 93       	push	r25
     892:	af 93       	push	r26
     894:	bf 93       	push	r27
     896:	ef 93       	push	r30
     898:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     89a:	e0 91 82 20 	lds	r30, 0x2082	; 0x802082 <tc_tcc0_ccb_callback>
     89e:	f0 91 83 20 	lds	r31, 0x2083	; 0x802083 <tc_tcc0_ccb_callback+0x1>
     8a2:	30 97       	sbiw	r30, 0x00	; 0
     8a4:	09 f0       	breq	.+2      	; 0x8a8 <__vector_17+0x34>
		tc_tcc0_ccb_callback();
     8a6:	19 95       	eicall
	}
}
     8a8:	ff 91       	pop	r31
     8aa:	ef 91       	pop	r30
     8ac:	bf 91       	pop	r27
     8ae:	af 91       	pop	r26
     8b0:	9f 91       	pop	r25
     8b2:	8f 91       	pop	r24
     8b4:	7f 91       	pop	r23
     8b6:	6f 91       	pop	r22
     8b8:	5f 91       	pop	r21
     8ba:	4f 91       	pop	r20
     8bc:	3f 91       	pop	r19
     8be:	2f 91       	pop	r18
     8c0:	0f 90       	pop	r0
     8c2:	0b be       	out	0x3b, r0	; 59
     8c4:	0f 90       	pop	r0
     8c6:	0f be       	out	0x3f, r0	; 63
     8c8:	0f 90       	pop	r0
     8ca:	1f 90       	pop	r1
     8cc:	18 95       	reti

000008ce <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     8ce:	1f 92       	push	r1
     8d0:	0f 92       	push	r0
     8d2:	0f b6       	in	r0, 0x3f	; 63
     8d4:	0f 92       	push	r0
     8d6:	11 24       	eor	r1, r1
     8d8:	0b b6       	in	r0, 0x3b	; 59
     8da:	0f 92       	push	r0
     8dc:	2f 93       	push	r18
     8de:	3f 93       	push	r19
     8e0:	4f 93       	push	r20
     8e2:	5f 93       	push	r21
     8e4:	6f 93       	push	r22
     8e6:	7f 93       	push	r23
     8e8:	8f 93       	push	r24
     8ea:	9f 93       	push	r25
     8ec:	af 93       	push	r26
     8ee:	bf 93       	push	r27
     8f0:	ef 93       	push	r30
     8f2:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     8f4:	e0 91 80 20 	lds	r30, 0x2080	; 0x802080 <tc_tcc0_ccc_callback>
     8f8:	f0 91 81 20 	lds	r31, 0x2081	; 0x802081 <tc_tcc0_ccc_callback+0x1>
     8fc:	30 97       	sbiw	r30, 0x00	; 0
     8fe:	09 f0       	breq	.+2      	; 0x902 <__vector_18+0x34>
		tc_tcc0_ccc_callback();
     900:	19 95       	eicall
	}
}
     902:	ff 91       	pop	r31
     904:	ef 91       	pop	r30
     906:	bf 91       	pop	r27
     908:	af 91       	pop	r26
     90a:	9f 91       	pop	r25
     90c:	8f 91       	pop	r24
     90e:	7f 91       	pop	r23
     910:	6f 91       	pop	r22
     912:	5f 91       	pop	r21
     914:	4f 91       	pop	r20
     916:	3f 91       	pop	r19
     918:	2f 91       	pop	r18
     91a:	0f 90       	pop	r0
     91c:	0b be       	out	0x3b, r0	; 59
     91e:	0f 90       	pop	r0
     920:	0f be       	out	0x3f, r0	; 63
     922:	0f 90       	pop	r0
     924:	1f 90       	pop	r1
     926:	18 95       	reti

00000928 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     928:	1f 92       	push	r1
     92a:	0f 92       	push	r0
     92c:	0f b6       	in	r0, 0x3f	; 63
     92e:	0f 92       	push	r0
     930:	11 24       	eor	r1, r1
     932:	0b b6       	in	r0, 0x3b	; 59
     934:	0f 92       	push	r0
     936:	2f 93       	push	r18
     938:	3f 93       	push	r19
     93a:	4f 93       	push	r20
     93c:	5f 93       	push	r21
     93e:	6f 93       	push	r22
     940:	7f 93       	push	r23
     942:	8f 93       	push	r24
     944:	9f 93       	push	r25
     946:	af 93       	push	r26
     948:	bf 93       	push	r27
     94a:	ef 93       	push	r30
     94c:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     94e:	e0 91 7e 20 	lds	r30, 0x207E	; 0x80207e <tc_tcc0_ccd_callback>
     952:	f0 91 7f 20 	lds	r31, 0x207F	; 0x80207f <tc_tcc0_ccd_callback+0x1>
     956:	30 97       	sbiw	r30, 0x00	; 0
     958:	09 f0       	breq	.+2      	; 0x95c <__vector_19+0x34>
		tc_tcc0_ccd_callback();
     95a:	19 95       	eicall
	}
}
     95c:	ff 91       	pop	r31
     95e:	ef 91       	pop	r30
     960:	bf 91       	pop	r27
     962:	af 91       	pop	r26
     964:	9f 91       	pop	r25
     966:	8f 91       	pop	r24
     968:	7f 91       	pop	r23
     96a:	6f 91       	pop	r22
     96c:	5f 91       	pop	r21
     96e:	4f 91       	pop	r20
     970:	3f 91       	pop	r19
     972:	2f 91       	pop	r18
     974:	0f 90       	pop	r0
     976:	0b be       	out	0x3b, r0	; 59
     978:	0f 90       	pop	r0
     97a:	0f be       	out	0x3f, r0	; 63
     97c:	0f 90       	pop	r0
     97e:	1f 90       	pop	r1
     980:	18 95       	reti

00000982 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     982:	1f 92       	push	r1
     984:	0f 92       	push	r0
     986:	0f b6       	in	r0, 0x3f	; 63
     988:	0f 92       	push	r0
     98a:	11 24       	eor	r1, r1
     98c:	0b b6       	in	r0, 0x3b	; 59
     98e:	0f 92       	push	r0
     990:	2f 93       	push	r18
     992:	3f 93       	push	r19
     994:	4f 93       	push	r20
     996:	5f 93       	push	r21
     998:	6f 93       	push	r22
     99a:	7f 93       	push	r23
     99c:	8f 93       	push	r24
     99e:	9f 93       	push	r25
     9a0:	af 93       	push	r26
     9a2:	bf 93       	push	r27
     9a4:	ef 93       	push	r30
     9a6:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     9a8:	e0 91 7c 20 	lds	r30, 0x207C	; 0x80207c <tc_tcc1_ovf_callback>
     9ac:	f0 91 7d 20 	lds	r31, 0x207D	; 0x80207d <tc_tcc1_ovf_callback+0x1>
     9b0:	30 97       	sbiw	r30, 0x00	; 0
     9b2:	09 f0       	breq	.+2      	; 0x9b6 <__vector_20+0x34>
		tc_tcc1_ovf_callback();
     9b4:	19 95       	eicall
	}
}
     9b6:	ff 91       	pop	r31
     9b8:	ef 91       	pop	r30
     9ba:	bf 91       	pop	r27
     9bc:	af 91       	pop	r26
     9be:	9f 91       	pop	r25
     9c0:	8f 91       	pop	r24
     9c2:	7f 91       	pop	r23
     9c4:	6f 91       	pop	r22
     9c6:	5f 91       	pop	r21
     9c8:	4f 91       	pop	r20
     9ca:	3f 91       	pop	r19
     9cc:	2f 91       	pop	r18
     9ce:	0f 90       	pop	r0
     9d0:	0b be       	out	0x3b, r0	; 59
     9d2:	0f 90       	pop	r0
     9d4:	0f be       	out	0x3f, r0	; 63
     9d6:	0f 90       	pop	r0
     9d8:	1f 90       	pop	r1
     9da:	18 95       	reti

000009dc <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     9dc:	1f 92       	push	r1
     9de:	0f 92       	push	r0
     9e0:	0f b6       	in	r0, 0x3f	; 63
     9e2:	0f 92       	push	r0
     9e4:	11 24       	eor	r1, r1
     9e6:	0b b6       	in	r0, 0x3b	; 59
     9e8:	0f 92       	push	r0
     9ea:	2f 93       	push	r18
     9ec:	3f 93       	push	r19
     9ee:	4f 93       	push	r20
     9f0:	5f 93       	push	r21
     9f2:	6f 93       	push	r22
     9f4:	7f 93       	push	r23
     9f6:	8f 93       	push	r24
     9f8:	9f 93       	push	r25
     9fa:	af 93       	push	r26
     9fc:	bf 93       	push	r27
     9fe:	ef 93       	push	r30
     a00:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     a02:	e0 91 7a 20 	lds	r30, 0x207A	; 0x80207a <tc_tcc1_err_callback>
     a06:	f0 91 7b 20 	lds	r31, 0x207B	; 0x80207b <tc_tcc1_err_callback+0x1>
     a0a:	30 97       	sbiw	r30, 0x00	; 0
     a0c:	09 f0       	breq	.+2      	; 0xa10 <__vector_21+0x34>
		tc_tcc1_err_callback();
     a0e:	19 95       	eicall
	}
}
     a10:	ff 91       	pop	r31
     a12:	ef 91       	pop	r30
     a14:	bf 91       	pop	r27
     a16:	af 91       	pop	r26
     a18:	9f 91       	pop	r25
     a1a:	8f 91       	pop	r24
     a1c:	7f 91       	pop	r23
     a1e:	6f 91       	pop	r22
     a20:	5f 91       	pop	r21
     a22:	4f 91       	pop	r20
     a24:	3f 91       	pop	r19
     a26:	2f 91       	pop	r18
     a28:	0f 90       	pop	r0
     a2a:	0b be       	out	0x3b, r0	; 59
     a2c:	0f 90       	pop	r0
     a2e:	0f be       	out	0x3f, r0	; 63
     a30:	0f 90       	pop	r0
     a32:	1f 90       	pop	r1
     a34:	18 95       	reti

00000a36 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     a36:	1f 92       	push	r1
     a38:	0f 92       	push	r0
     a3a:	0f b6       	in	r0, 0x3f	; 63
     a3c:	0f 92       	push	r0
     a3e:	11 24       	eor	r1, r1
     a40:	0b b6       	in	r0, 0x3b	; 59
     a42:	0f 92       	push	r0
     a44:	2f 93       	push	r18
     a46:	3f 93       	push	r19
     a48:	4f 93       	push	r20
     a4a:	5f 93       	push	r21
     a4c:	6f 93       	push	r22
     a4e:	7f 93       	push	r23
     a50:	8f 93       	push	r24
     a52:	9f 93       	push	r25
     a54:	af 93       	push	r26
     a56:	bf 93       	push	r27
     a58:	ef 93       	push	r30
     a5a:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     a5c:	e0 91 78 20 	lds	r30, 0x2078	; 0x802078 <tc_tcc1_cca_callback>
     a60:	f0 91 79 20 	lds	r31, 0x2079	; 0x802079 <tc_tcc1_cca_callback+0x1>
     a64:	30 97       	sbiw	r30, 0x00	; 0
     a66:	09 f0       	breq	.+2      	; 0xa6a <__vector_22+0x34>
		tc_tcc1_cca_callback();
     a68:	19 95       	eicall
	}
}
     a6a:	ff 91       	pop	r31
     a6c:	ef 91       	pop	r30
     a6e:	bf 91       	pop	r27
     a70:	af 91       	pop	r26
     a72:	9f 91       	pop	r25
     a74:	8f 91       	pop	r24
     a76:	7f 91       	pop	r23
     a78:	6f 91       	pop	r22
     a7a:	5f 91       	pop	r21
     a7c:	4f 91       	pop	r20
     a7e:	3f 91       	pop	r19
     a80:	2f 91       	pop	r18
     a82:	0f 90       	pop	r0
     a84:	0b be       	out	0x3b, r0	; 59
     a86:	0f 90       	pop	r0
     a88:	0f be       	out	0x3f, r0	; 63
     a8a:	0f 90       	pop	r0
     a8c:	1f 90       	pop	r1
     a8e:	18 95       	reti

00000a90 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     a90:	1f 92       	push	r1
     a92:	0f 92       	push	r0
     a94:	0f b6       	in	r0, 0x3f	; 63
     a96:	0f 92       	push	r0
     a98:	11 24       	eor	r1, r1
     a9a:	0b b6       	in	r0, 0x3b	; 59
     a9c:	0f 92       	push	r0
     a9e:	2f 93       	push	r18
     aa0:	3f 93       	push	r19
     aa2:	4f 93       	push	r20
     aa4:	5f 93       	push	r21
     aa6:	6f 93       	push	r22
     aa8:	7f 93       	push	r23
     aaa:	8f 93       	push	r24
     aac:	9f 93       	push	r25
     aae:	af 93       	push	r26
     ab0:	bf 93       	push	r27
     ab2:	ef 93       	push	r30
     ab4:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     ab6:	e0 91 76 20 	lds	r30, 0x2076	; 0x802076 <tc_tcc1_ccb_callback>
     aba:	f0 91 77 20 	lds	r31, 0x2077	; 0x802077 <tc_tcc1_ccb_callback+0x1>
     abe:	30 97       	sbiw	r30, 0x00	; 0
     ac0:	09 f0       	breq	.+2      	; 0xac4 <__vector_23+0x34>
		tc_tcc1_ccb_callback();
     ac2:	19 95       	eicall
	}
}
     ac4:	ff 91       	pop	r31
     ac6:	ef 91       	pop	r30
     ac8:	bf 91       	pop	r27
     aca:	af 91       	pop	r26
     acc:	9f 91       	pop	r25
     ace:	8f 91       	pop	r24
     ad0:	7f 91       	pop	r23
     ad2:	6f 91       	pop	r22
     ad4:	5f 91       	pop	r21
     ad6:	4f 91       	pop	r20
     ad8:	3f 91       	pop	r19
     ada:	2f 91       	pop	r18
     adc:	0f 90       	pop	r0
     ade:	0b be       	out	0x3b, r0	; 59
     ae0:	0f 90       	pop	r0
     ae2:	0f be       	out	0x3f, r0	; 63
     ae4:	0f 90       	pop	r0
     ae6:	1f 90       	pop	r1
     ae8:	18 95       	reti

00000aea <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     aea:	1f 92       	push	r1
     aec:	0f 92       	push	r0
     aee:	0f b6       	in	r0, 0x3f	; 63
     af0:	0f 92       	push	r0
     af2:	11 24       	eor	r1, r1
     af4:	0b b6       	in	r0, 0x3b	; 59
     af6:	0f 92       	push	r0
     af8:	2f 93       	push	r18
     afa:	3f 93       	push	r19
     afc:	4f 93       	push	r20
     afe:	5f 93       	push	r21
     b00:	6f 93       	push	r22
     b02:	7f 93       	push	r23
     b04:	8f 93       	push	r24
     b06:	9f 93       	push	r25
     b08:	af 93       	push	r26
     b0a:	bf 93       	push	r27
     b0c:	ef 93       	push	r30
     b0e:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     b10:	e0 91 74 20 	lds	r30, 0x2074	; 0x802074 <tc_tcd0_ovf_callback>
     b14:	f0 91 75 20 	lds	r31, 0x2075	; 0x802075 <tc_tcd0_ovf_callback+0x1>
     b18:	30 97       	sbiw	r30, 0x00	; 0
     b1a:	09 f0       	breq	.+2      	; 0xb1e <__vector_77+0x34>
		tc_tcd0_ovf_callback();
     b1c:	19 95       	eicall
	}
}
     b1e:	ff 91       	pop	r31
     b20:	ef 91       	pop	r30
     b22:	bf 91       	pop	r27
     b24:	af 91       	pop	r26
     b26:	9f 91       	pop	r25
     b28:	8f 91       	pop	r24
     b2a:	7f 91       	pop	r23
     b2c:	6f 91       	pop	r22
     b2e:	5f 91       	pop	r21
     b30:	4f 91       	pop	r20
     b32:	3f 91       	pop	r19
     b34:	2f 91       	pop	r18
     b36:	0f 90       	pop	r0
     b38:	0b be       	out	0x3b, r0	; 59
     b3a:	0f 90       	pop	r0
     b3c:	0f be       	out	0x3f, r0	; 63
     b3e:	0f 90       	pop	r0
     b40:	1f 90       	pop	r1
     b42:	18 95       	reti

00000b44 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     b44:	1f 92       	push	r1
     b46:	0f 92       	push	r0
     b48:	0f b6       	in	r0, 0x3f	; 63
     b4a:	0f 92       	push	r0
     b4c:	11 24       	eor	r1, r1
     b4e:	0b b6       	in	r0, 0x3b	; 59
     b50:	0f 92       	push	r0
     b52:	2f 93       	push	r18
     b54:	3f 93       	push	r19
     b56:	4f 93       	push	r20
     b58:	5f 93       	push	r21
     b5a:	6f 93       	push	r22
     b5c:	7f 93       	push	r23
     b5e:	8f 93       	push	r24
     b60:	9f 93       	push	r25
     b62:	af 93       	push	r26
     b64:	bf 93       	push	r27
     b66:	ef 93       	push	r30
     b68:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     b6a:	e0 91 72 20 	lds	r30, 0x2072	; 0x802072 <tc_tcd0_err_callback>
     b6e:	f0 91 73 20 	lds	r31, 0x2073	; 0x802073 <tc_tcd0_err_callback+0x1>
     b72:	30 97       	sbiw	r30, 0x00	; 0
     b74:	09 f0       	breq	.+2      	; 0xb78 <__vector_78+0x34>
		tc_tcd0_err_callback();
     b76:	19 95       	eicall
	}
}
     b78:	ff 91       	pop	r31
     b7a:	ef 91       	pop	r30
     b7c:	bf 91       	pop	r27
     b7e:	af 91       	pop	r26
     b80:	9f 91       	pop	r25
     b82:	8f 91       	pop	r24
     b84:	7f 91       	pop	r23
     b86:	6f 91       	pop	r22
     b88:	5f 91       	pop	r21
     b8a:	4f 91       	pop	r20
     b8c:	3f 91       	pop	r19
     b8e:	2f 91       	pop	r18
     b90:	0f 90       	pop	r0
     b92:	0b be       	out	0x3b, r0	; 59
     b94:	0f 90       	pop	r0
     b96:	0f be       	out	0x3f, r0	; 63
     b98:	0f 90       	pop	r0
     b9a:	1f 90       	pop	r1
     b9c:	18 95       	reti

00000b9e <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     b9e:	1f 92       	push	r1
     ba0:	0f 92       	push	r0
     ba2:	0f b6       	in	r0, 0x3f	; 63
     ba4:	0f 92       	push	r0
     ba6:	11 24       	eor	r1, r1
     ba8:	0b b6       	in	r0, 0x3b	; 59
     baa:	0f 92       	push	r0
     bac:	2f 93       	push	r18
     bae:	3f 93       	push	r19
     bb0:	4f 93       	push	r20
     bb2:	5f 93       	push	r21
     bb4:	6f 93       	push	r22
     bb6:	7f 93       	push	r23
     bb8:	8f 93       	push	r24
     bba:	9f 93       	push	r25
     bbc:	af 93       	push	r26
     bbe:	bf 93       	push	r27
     bc0:	ef 93       	push	r30
     bc2:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     bc4:	e0 91 70 20 	lds	r30, 0x2070	; 0x802070 <tc_tcd0_cca_callback>
     bc8:	f0 91 71 20 	lds	r31, 0x2071	; 0x802071 <tc_tcd0_cca_callback+0x1>
     bcc:	30 97       	sbiw	r30, 0x00	; 0
     bce:	09 f0       	breq	.+2      	; 0xbd2 <__vector_79+0x34>
		tc_tcd0_cca_callback();
     bd0:	19 95       	eicall
	}
}
     bd2:	ff 91       	pop	r31
     bd4:	ef 91       	pop	r30
     bd6:	bf 91       	pop	r27
     bd8:	af 91       	pop	r26
     bda:	9f 91       	pop	r25
     bdc:	8f 91       	pop	r24
     bde:	7f 91       	pop	r23
     be0:	6f 91       	pop	r22
     be2:	5f 91       	pop	r21
     be4:	4f 91       	pop	r20
     be6:	3f 91       	pop	r19
     be8:	2f 91       	pop	r18
     bea:	0f 90       	pop	r0
     bec:	0b be       	out	0x3b, r0	; 59
     bee:	0f 90       	pop	r0
     bf0:	0f be       	out	0x3f, r0	; 63
     bf2:	0f 90       	pop	r0
     bf4:	1f 90       	pop	r1
     bf6:	18 95       	reti

00000bf8 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
     bf8:	1f 92       	push	r1
     bfa:	0f 92       	push	r0
     bfc:	0f b6       	in	r0, 0x3f	; 63
     bfe:	0f 92       	push	r0
     c00:	11 24       	eor	r1, r1
     c02:	0b b6       	in	r0, 0x3b	; 59
     c04:	0f 92       	push	r0
     c06:	2f 93       	push	r18
     c08:	3f 93       	push	r19
     c0a:	4f 93       	push	r20
     c0c:	5f 93       	push	r21
     c0e:	6f 93       	push	r22
     c10:	7f 93       	push	r23
     c12:	8f 93       	push	r24
     c14:	9f 93       	push	r25
     c16:	af 93       	push	r26
     c18:	bf 93       	push	r27
     c1a:	ef 93       	push	r30
     c1c:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
     c1e:	e0 91 6e 20 	lds	r30, 0x206E	; 0x80206e <tc_tcd0_ccb_callback>
     c22:	f0 91 6f 20 	lds	r31, 0x206F	; 0x80206f <tc_tcd0_ccb_callback+0x1>
     c26:	30 97       	sbiw	r30, 0x00	; 0
     c28:	09 f0       	breq	.+2      	; 0xc2c <__vector_80+0x34>
		tc_tcd0_ccb_callback();
     c2a:	19 95       	eicall
	}
}
     c2c:	ff 91       	pop	r31
     c2e:	ef 91       	pop	r30
     c30:	bf 91       	pop	r27
     c32:	af 91       	pop	r26
     c34:	9f 91       	pop	r25
     c36:	8f 91       	pop	r24
     c38:	7f 91       	pop	r23
     c3a:	6f 91       	pop	r22
     c3c:	5f 91       	pop	r21
     c3e:	4f 91       	pop	r20
     c40:	3f 91       	pop	r19
     c42:	2f 91       	pop	r18
     c44:	0f 90       	pop	r0
     c46:	0b be       	out	0x3b, r0	; 59
     c48:	0f 90       	pop	r0
     c4a:	0f be       	out	0x3f, r0	; 63
     c4c:	0f 90       	pop	r0
     c4e:	1f 90       	pop	r1
     c50:	18 95       	reti

00000c52 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
     c52:	1f 92       	push	r1
     c54:	0f 92       	push	r0
     c56:	0f b6       	in	r0, 0x3f	; 63
     c58:	0f 92       	push	r0
     c5a:	11 24       	eor	r1, r1
     c5c:	0b b6       	in	r0, 0x3b	; 59
     c5e:	0f 92       	push	r0
     c60:	2f 93       	push	r18
     c62:	3f 93       	push	r19
     c64:	4f 93       	push	r20
     c66:	5f 93       	push	r21
     c68:	6f 93       	push	r22
     c6a:	7f 93       	push	r23
     c6c:	8f 93       	push	r24
     c6e:	9f 93       	push	r25
     c70:	af 93       	push	r26
     c72:	bf 93       	push	r27
     c74:	ef 93       	push	r30
     c76:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
     c78:	e0 91 6c 20 	lds	r30, 0x206C	; 0x80206c <tc_tcd0_ccc_callback>
     c7c:	f0 91 6d 20 	lds	r31, 0x206D	; 0x80206d <tc_tcd0_ccc_callback+0x1>
     c80:	30 97       	sbiw	r30, 0x00	; 0
     c82:	09 f0       	breq	.+2      	; 0xc86 <__vector_81+0x34>
		tc_tcd0_ccc_callback();
     c84:	19 95       	eicall
	}
}
     c86:	ff 91       	pop	r31
     c88:	ef 91       	pop	r30
     c8a:	bf 91       	pop	r27
     c8c:	af 91       	pop	r26
     c8e:	9f 91       	pop	r25
     c90:	8f 91       	pop	r24
     c92:	7f 91       	pop	r23
     c94:	6f 91       	pop	r22
     c96:	5f 91       	pop	r21
     c98:	4f 91       	pop	r20
     c9a:	3f 91       	pop	r19
     c9c:	2f 91       	pop	r18
     c9e:	0f 90       	pop	r0
     ca0:	0b be       	out	0x3b, r0	; 59
     ca2:	0f 90       	pop	r0
     ca4:	0f be       	out	0x3f, r0	; 63
     ca6:	0f 90       	pop	r0
     ca8:	1f 90       	pop	r1
     caa:	18 95       	reti

00000cac <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
     cac:	1f 92       	push	r1
     cae:	0f 92       	push	r0
     cb0:	0f b6       	in	r0, 0x3f	; 63
     cb2:	0f 92       	push	r0
     cb4:	11 24       	eor	r1, r1
     cb6:	0b b6       	in	r0, 0x3b	; 59
     cb8:	0f 92       	push	r0
     cba:	2f 93       	push	r18
     cbc:	3f 93       	push	r19
     cbe:	4f 93       	push	r20
     cc0:	5f 93       	push	r21
     cc2:	6f 93       	push	r22
     cc4:	7f 93       	push	r23
     cc6:	8f 93       	push	r24
     cc8:	9f 93       	push	r25
     cca:	af 93       	push	r26
     ccc:	bf 93       	push	r27
     cce:	ef 93       	push	r30
     cd0:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
     cd2:	e0 91 6a 20 	lds	r30, 0x206A	; 0x80206a <tc_tcd0_ccd_callback>
     cd6:	f0 91 6b 20 	lds	r31, 0x206B	; 0x80206b <tc_tcd0_ccd_callback+0x1>
     cda:	30 97       	sbiw	r30, 0x00	; 0
     cdc:	09 f0       	breq	.+2      	; 0xce0 <__vector_82+0x34>
		tc_tcd0_ccd_callback();
     cde:	19 95       	eicall
	}
}
     ce0:	ff 91       	pop	r31
     ce2:	ef 91       	pop	r30
     ce4:	bf 91       	pop	r27
     ce6:	af 91       	pop	r26
     ce8:	9f 91       	pop	r25
     cea:	8f 91       	pop	r24
     cec:	7f 91       	pop	r23
     cee:	6f 91       	pop	r22
     cf0:	5f 91       	pop	r21
     cf2:	4f 91       	pop	r20
     cf4:	3f 91       	pop	r19
     cf6:	2f 91       	pop	r18
     cf8:	0f 90       	pop	r0
     cfa:	0b be       	out	0x3b, r0	; 59
     cfc:	0f 90       	pop	r0
     cfe:	0f be       	out	0x3f, r0	; 63
     d00:	0f 90       	pop	r0
     d02:	1f 90       	pop	r1
     d04:	18 95       	reti

00000d06 <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
     d06:	1f 92       	push	r1
     d08:	0f 92       	push	r0
     d0a:	0f b6       	in	r0, 0x3f	; 63
     d0c:	0f 92       	push	r0
     d0e:	11 24       	eor	r1, r1
     d10:	0b b6       	in	r0, 0x3b	; 59
     d12:	0f 92       	push	r0
     d14:	2f 93       	push	r18
     d16:	3f 93       	push	r19
     d18:	4f 93       	push	r20
     d1a:	5f 93       	push	r21
     d1c:	6f 93       	push	r22
     d1e:	7f 93       	push	r23
     d20:	8f 93       	push	r24
     d22:	9f 93       	push	r25
     d24:	af 93       	push	r26
     d26:	bf 93       	push	r27
     d28:	ef 93       	push	r30
     d2a:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
     d2c:	e0 91 68 20 	lds	r30, 0x2068	; 0x802068 <tc_tcd1_ovf_callback>
     d30:	f0 91 69 20 	lds	r31, 0x2069	; 0x802069 <tc_tcd1_ovf_callback+0x1>
     d34:	30 97       	sbiw	r30, 0x00	; 0
     d36:	09 f0       	breq	.+2      	; 0xd3a <__vector_83+0x34>
		tc_tcd1_ovf_callback();
     d38:	19 95       	eicall
	}
}
     d3a:	ff 91       	pop	r31
     d3c:	ef 91       	pop	r30
     d3e:	bf 91       	pop	r27
     d40:	af 91       	pop	r26
     d42:	9f 91       	pop	r25
     d44:	8f 91       	pop	r24
     d46:	7f 91       	pop	r23
     d48:	6f 91       	pop	r22
     d4a:	5f 91       	pop	r21
     d4c:	4f 91       	pop	r20
     d4e:	3f 91       	pop	r19
     d50:	2f 91       	pop	r18
     d52:	0f 90       	pop	r0
     d54:	0b be       	out	0x3b, r0	; 59
     d56:	0f 90       	pop	r0
     d58:	0f be       	out	0x3f, r0	; 63
     d5a:	0f 90       	pop	r0
     d5c:	1f 90       	pop	r1
     d5e:	18 95       	reti

00000d60 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
     d60:	1f 92       	push	r1
     d62:	0f 92       	push	r0
     d64:	0f b6       	in	r0, 0x3f	; 63
     d66:	0f 92       	push	r0
     d68:	11 24       	eor	r1, r1
     d6a:	0b b6       	in	r0, 0x3b	; 59
     d6c:	0f 92       	push	r0
     d6e:	2f 93       	push	r18
     d70:	3f 93       	push	r19
     d72:	4f 93       	push	r20
     d74:	5f 93       	push	r21
     d76:	6f 93       	push	r22
     d78:	7f 93       	push	r23
     d7a:	8f 93       	push	r24
     d7c:	9f 93       	push	r25
     d7e:	af 93       	push	r26
     d80:	bf 93       	push	r27
     d82:	ef 93       	push	r30
     d84:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
     d86:	e0 91 66 20 	lds	r30, 0x2066	; 0x802066 <tc_tcd1_err_callback>
     d8a:	f0 91 67 20 	lds	r31, 0x2067	; 0x802067 <tc_tcd1_err_callback+0x1>
     d8e:	30 97       	sbiw	r30, 0x00	; 0
     d90:	09 f0       	breq	.+2      	; 0xd94 <__vector_84+0x34>
		tc_tcd1_err_callback();
     d92:	19 95       	eicall
	}
}
     d94:	ff 91       	pop	r31
     d96:	ef 91       	pop	r30
     d98:	bf 91       	pop	r27
     d9a:	af 91       	pop	r26
     d9c:	9f 91       	pop	r25
     d9e:	8f 91       	pop	r24
     da0:	7f 91       	pop	r23
     da2:	6f 91       	pop	r22
     da4:	5f 91       	pop	r21
     da6:	4f 91       	pop	r20
     da8:	3f 91       	pop	r19
     daa:	2f 91       	pop	r18
     dac:	0f 90       	pop	r0
     dae:	0b be       	out	0x3b, r0	; 59
     db0:	0f 90       	pop	r0
     db2:	0f be       	out	0x3f, r0	; 63
     db4:	0f 90       	pop	r0
     db6:	1f 90       	pop	r1
     db8:	18 95       	reti

00000dba <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
     dba:	1f 92       	push	r1
     dbc:	0f 92       	push	r0
     dbe:	0f b6       	in	r0, 0x3f	; 63
     dc0:	0f 92       	push	r0
     dc2:	11 24       	eor	r1, r1
     dc4:	0b b6       	in	r0, 0x3b	; 59
     dc6:	0f 92       	push	r0
     dc8:	2f 93       	push	r18
     dca:	3f 93       	push	r19
     dcc:	4f 93       	push	r20
     dce:	5f 93       	push	r21
     dd0:	6f 93       	push	r22
     dd2:	7f 93       	push	r23
     dd4:	8f 93       	push	r24
     dd6:	9f 93       	push	r25
     dd8:	af 93       	push	r26
     dda:	bf 93       	push	r27
     ddc:	ef 93       	push	r30
     dde:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
     de0:	e0 91 64 20 	lds	r30, 0x2064	; 0x802064 <tc_tcd1_cca_callback>
     de4:	f0 91 65 20 	lds	r31, 0x2065	; 0x802065 <tc_tcd1_cca_callback+0x1>
     de8:	30 97       	sbiw	r30, 0x00	; 0
     dea:	09 f0       	breq	.+2      	; 0xdee <__vector_85+0x34>
		tc_tcd1_cca_callback();
     dec:	19 95       	eicall
	}
}
     dee:	ff 91       	pop	r31
     df0:	ef 91       	pop	r30
     df2:	bf 91       	pop	r27
     df4:	af 91       	pop	r26
     df6:	9f 91       	pop	r25
     df8:	8f 91       	pop	r24
     dfa:	7f 91       	pop	r23
     dfc:	6f 91       	pop	r22
     dfe:	5f 91       	pop	r21
     e00:	4f 91       	pop	r20
     e02:	3f 91       	pop	r19
     e04:	2f 91       	pop	r18
     e06:	0f 90       	pop	r0
     e08:	0b be       	out	0x3b, r0	; 59
     e0a:	0f 90       	pop	r0
     e0c:	0f be       	out	0x3f, r0	; 63
     e0e:	0f 90       	pop	r0
     e10:	1f 90       	pop	r1
     e12:	18 95       	reti

00000e14 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
     e14:	1f 92       	push	r1
     e16:	0f 92       	push	r0
     e18:	0f b6       	in	r0, 0x3f	; 63
     e1a:	0f 92       	push	r0
     e1c:	11 24       	eor	r1, r1
     e1e:	0b b6       	in	r0, 0x3b	; 59
     e20:	0f 92       	push	r0
     e22:	2f 93       	push	r18
     e24:	3f 93       	push	r19
     e26:	4f 93       	push	r20
     e28:	5f 93       	push	r21
     e2a:	6f 93       	push	r22
     e2c:	7f 93       	push	r23
     e2e:	8f 93       	push	r24
     e30:	9f 93       	push	r25
     e32:	af 93       	push	r26
     e34:	bf 93       	push	r27
     e36:	ef 93       	push	r30
     e38:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
     e3a:	e0 91 62 20 	lds	r30, 0x2062	; 0x802062 <tc_tcd1_ccb_callback>
     e3e:	f0 91 63 20 	lds	r31, 0x2063	; 0x802063 <tc_tcd1_ccb_callback+0x1>
     e42:	30 97       	sbiw	r30, 0x00	; 0
     e44:	09 f0       	breq	.+2      	; 0xe48 <__vector_86+0x34>
		tc_tcd1_ccb_callback();
     e46:	19 95       	eicall
	}
}
     e48:	ff 91       	pop	r31
     e4a:	ef 91       	pop	r30
     e4c:	bf 91       	pop	r27
     e4e:	af 91       	pop	r26
     e50:	9f 91       	pop	r25
     e52:	8f 91       	pop	r24
     e54:	7f 91       	pop	r23
     e56:	6f 91       	pop	r22
     e58:	5f 91       	pop	r21
     e5a:	4f 91       	pop	r20
     e5c:	3f 91       	pop	r19
     e5e:	2f 91       	pop	r18
     e60:	0f 90       	pop	r0
     e62:	0b be       	out	0x3b, r0	; 59
     e64:	0f 90       	pop	r0
     e66:	0f be       	out	0x3f, r0	; 63
     e68:	0f 90       	pop	r0
     e6a:	1f 90       	pop	r1
     e6c:	18 95       	reti

00000e6e <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
     e6e:	1f 92       	push	r1
     e70:	0f 92       	push	r0
     e72:	0f b6       	in	r0, 0x3f	; 63
     e74:	0f 92       	push	r0
     e76:	11 24       	eor	r1, r1
     e78:	0b b6       	in	r0, 0x3b	; 59
     e7a:	0f 92       	push	r0
     e7c:	2f 93       	push	r18
     e7e:	3f 93       	push	r19
     e80:	4f 93       	push	r20
     e82:	5f 93       	push	r21
     e84:	6f 93       	push	r22
     e86:	7f 93       	push	r23
     e88:	8f 93       	push	r24
     e8a:	9f 93       	push	r25
     e8c:	af 93       	push	r26
     e8e:	bf 93       	push	r27
     e90:	ef 93       	push	r30
     e92:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
     e94:	e0 91 60 20 	lds	r30, 0x2060	; 0x802060 <tc_tce0_ovf_callback>
     e98:	f0 91 61 20 	lds	r31, 0x2061	; 0x802061 <tc_tce0_ovf_callback+0x1>
     e9c:	30 97       	sbiw	r30, 0x00	; 0
     e9e:	09 f0       	breq	.+2      	; 0xea2 <__vector_47+0x34>
		tc_tce0_ovf_callback();
     ea0:	19 95       	eicall
	}
}
     ea2:	ff 91       	pop	r31
     ea4:	ef 91       	pop	r30
     ea6:	bf 91       	pop	r27
     ea8:	af 91       	pop	r26
     eaa:	9f 91       	pop	r25
     eac:	8f 91       	pop	r24
     eae:	7f 91       	pop	r23
     eb0:	6f 91       	pop	r22
     eb2:	5f 91       	pop	r21
     eb4:	4f 91       	pop	r20
     eb6:	3f 91       	pop	r19
     eb8:	2f 91       	pop	r18
     eba:	0f 90       	pop	r0
     ebc:	0b be       	out	0x3b, r0	; 59
     ebe:	0f 90       	pop	r0
     ec0:	0f be       	out	0x3f, r0	; 63
     ec2:	0f 90       	pop	r0
     ec4:	1f 90       	pop	r1
     ec6:	18 95       	reti

00000ec8 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
     ec8:	1f 92       	push	r1
     eca:	0f 92       	push	r0
     ecc:	0f b6       	in	r0, 0x3f	; 63
     ece:	0f 92       	push	r0
     ed0:	11 24       	eor	r1, r1
     ed2:	0b b6       	in	r0, 0x3b	; 59
     ed4:	0f 92       	push	r0
     ed6:	2f 93       	push	r18
     ed8:	3f 93       	push	r19
     eda:	4f 93       	push	r20
     edc:	5f 93       	push	r21
     ede:	6f 93       	push	r22
     ee0:	7f 93       	push	r23
     ee2:	8f 93       	push	r24
     ee4:	9f 93       	push	r25
     ee6:	af 93       	push	r26
     ee8:	bf 93       	push	r27
     eea:	ef 93       	push	r30
     eec:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
     eee:	e0 91 5e 20 	lds	r30, 0x205E	; 0x80205e <tc_tce0_err_callback>
     ef2:	f0 91 5f 20 	lds	r31, 0x205F	; 0x80205f <tc_tce0_err_callback+0x1>
     ef6:	30 97       	sbiw	r30, 0x00	; 0
     ef8:	09 f0       	breq	.+2      	; 0xefc <__vector_48+0x34>
		tc_tce0_err_callback();
     efa:	19 95       	eicall
	}
}
     efc:	ff 91       	pop	r31
     efe:	ef 91       	pop	r30
     f00:	bf 91       	pop	r27
     f02:	af 91       	pop	r26
     f04:	9f 91       	pop	r25
     f06:	8f 91       	pop	r24
     f08:	7f 91       	pop	r23
     f0a:	6f 91       	pop	r22
     f0c:	5f 91       	pop	r21
     f0e:	4f 91       	pop	r20
     f10:	3f 91       	pop	r19
     f12:	2f 91       	pop	r18
     f14:	0f 90       	pop	r0
     f16:	0b be       	out	0x3b, r0	; 59
     f18:	0f 90       	pop	r0
     f1a:	0f be       	out	0x3f, r0	; 63
     f1c:	0f 90       	pop	r0
     f1e:	1f 90       	pop	r1
     f20:	18 95       	reti

00000f22 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
     f22:	1f 92       	push	r1
     f24:	0f 92       	push	r0
     f26:	0f b6       	in	r0, 0x3f	; 63
     f28:	0f 92       	push	r0
     f2a:	11 24       	eor	r1, r1
     f2c:	0b b6       	in	r0, 0x3b	; 59
     f2e:	0f 92       	push	r0
     f30:	2f 93       	push	r18
     f32:	3f 93       	push	r19
     f34:	4f 93       	push	r20
     f36:	5f 93       	push	r21
     f38:	6f 93       	push	r22
     f3a:	7f 93       	push	r23
     f3c:	8f 93       	push	r24
     f3e:	9f 93       	push	r25
     f40:	af 93       	push	r26
     f42:	bf 93       	push	r27
     f44:	ef 93       	push	r30
     f46:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
     f48:	e0 91 5c 20 	lds	r30, 0x205C	; 0x80205c <tc_tce0_cca_callback>
     f4c:	f0 91 5d 20 	lds	r31, 0x205D	; 0x80205d <tc_tce0_cca_callback+0x1>
     f50:	30 97       	sbiw	r30, 0x00	; 0
     f52:	09 f0       	breq	.+2      	; 0xf56 <__vector_49+0x34>
		tc_tce0_cca_callback();
     f54:	19 95       	eicall
	}
}
     f56:	ff 91       	pop	r31
     f58:	ef 91       	pop	r30
     f5a:	bf 91       	pop	r27
     f5c:	af 91       	pop	r26
     f5e:	9f 91       	pop	r25
     f60:	8f 91       	pop	r24
     f62:	7f 91       	pop	r23
     f64:	6f 91       	pop	r22
     f66:	5f 91       	pop	r21
     f68:	4f 91       	pop	r20
     f6a:	3f 91       	pop	r19
     f6c:	2f 91       	pop	r18
     f6e:	0f 90       	pop	r0
     f70:	0b be       	out	0x3b, r0	; 59
     f72:	0f 90       	pop	r0
     f74:	0f be       	out	0x3f, r0	; 63
     f76:	0f 90       	pop	r0
     f78:	1f 90       	pop	r1
     f7a:	18 95       	reti

00000f7c <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
     f7c:	1f 92       	push	r1
     f7e:	0f 92       	push	r0
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	0f 92       	push	r0
     f84:	11 24       	eor	r1, r1
     f86:	0b b6       	in	r0, 0x3b	; 59
     f88:	0f 92       	push	r0
     f8a:	2f 93       	push	r18
     f8c:	3f 93       	push	r19
     f8e:	4f 93       	push	r20
     f90:	5f 93       	push	r21
     f92:	6f 93       	push	r22
     f94:	7f 93       	push	r23
     f96:	8f 93       	push	r24
     f98:	9f 93       	push	r25
     f9a:	af 93       	push	r26
     f9c:	bf 93       	push	r27
     f9e:	ef 93       	push	r30
     fa0:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
     fa2:	e0 91 5a 20 	lds	r30, 0x205A	; 0x80205a <tc_tce0_ccb_callback>
     fa6:	f0 91 5b 20 	lds	r31, 0x205B	; 0x80205b <tc_tce0_ccb_callback+0x1>
     faa:	30 97       	sbiw	r30, 0x00	; 0
     fac:	09 f0       	breq	.+2      	; 0xfb0 <__vector_50+0x34>
		tc_tce0_ccb_callback();
     fae:	19 95       	eicall
	}
}
     fb0:	ff 91       	pop	r31
     fb2:	ef 91       	pop	r30
     fb4:	bf 91       	pop	r27
     fb6:	af 91       	pop	r26
     fb8:	9f 91       	pop	r25
     fba:	8f 91       	pop	r24
     fbc:	7f 91       	pop	r23
     fbe:	6f 91       	pop	r22
     fc0:	5f 91       	pop	r21
     fc2:	4f 91       	pop	r20
     fc4:	3f 91       	pop	r19
     fc6:	2f 91       	pop	r18
     fc8:	0f 90       	pop	r0
     fca:	0b be       	out	0x3b, r0	; 59
     fcc:	0f 90       	pop	r0
     fce:	0f be       	out	0x3f, r0	; 63
     fd0:	0f 90       	pop	r0
     fd2:	1f 90       	pop	r1
     fd4:	18 95       	reti

00000fd6 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
     fd6:	1f 92       	push	r1
     fd8:	0f 92       	push	r0
     fda:	0f b6       	in	r0, 0x3f	; 63
     fdc:	0f 92       	push	r0
     fde:	11 24       	eor	r1, r1
     fe0:	0b b6       	in	r0, 0x3b	; 59
     fe2:	0f 92       	push	r0
     fe4:	2f 93       	push	r18
     fe6:	3f 93       	push	r19
     fe8:	4f 93       	push	r20
     fea:	5f 93       	push	r21
     fec:	6f 93       	push	r22
     fee:	7f 93       	push	r23
     ff0:	8f 93       	push	r24
     ff2:	9f 93       	push	r25
     ff4:	af 93       	push	r26
     ff6:	bf 93       	push	r27
     ff8:	ef 93       	push	r30
     ffa:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
     ffc:	e0 91 58 20 	lds	r30, 0x2058	; 0x802058 <tc_tce0_ccc_callback>
    1000:	f0 91 59 20 	lds	r31, 0x2059	; 0x802059 <tc_tce0_ccc_callback+0x1>
    1004:	30 97       	sbiw	r30, 0x00	; 0
    1006:	09 f0       	breq	.+2      	; 0x100a <__vector_51+0x34>
		tc_tce0_ccc_callback();
    1008:	19 95       	eicall
	}
}
    100a:	ff 91       	pop	r31
    100c:	ef 91       	pop	r30
    100e:	bf 91       	pop	r27
    1010:	af 91       	pop	r26
    1012:	9f 91       	pop	r25
    1014:	8f 91       	pop	r24
    1016:	7f 91       	pop	r23
    1018:	6f 91       	pop	r22
    101a:	5f 91       	pop	r21
    101c:	4f 91       	pop	r20
    101e:	3f 91       	pop	r19
    1020:	2f 91       	pop	r18
    1022:	0f 90       	pop	r0
    1024:	0b be       	out	0x3b, r0	; 59
    1026:	0f 90       	pop	r0
    1028:	0f be       	out	0x3f, r0	; 63
    102a:	0f 90       	pop	r0
    102c:	1f 90       	pop	r1
    102e:	18 95       	reti

00001030 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1030:	1f 92       	push	r1
    1032:	0f 92       	push	r0
    1034:	0f b6       	in	r0, 0x3f	; 63
    1036:	0f 92       	push	r0
    1038:	11 24       	eor	r1, r1
    103a:	0b b6       	in	r0, 0x3b	; 59
    103c:	0f 92       	push	r0
    103e:	2f 93       	push	r18
    1040:	3f 93       	push	r19
    1042:	4f 93       	push	r20
    1044:	5f 93       	push	r21
    1046:	6f 93       	push	r22
    1048:	7f 93       	push	r23
    104a:	8f 93       	push	r24
    104c:	9f 93       	push	r25
    104e:	af 93       	push	r26
    1050:	bf 93       	push	r27
    1052:	ef 93       	push	r30
    1054:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1056:	e0 91 56 20 	lds	r30, 0x2056	; 0x802056 <tc_tce0_ccd_callback>
    105a:	f0 91 57 20 	lds	r31, 0x2057	; 0x802057 <tc_tce0_ccd_callback+0x1>
    105e:	30 97       	sbiw	r30, 0x00	; 0
    1060:	09 f0       	breq	.+2      	; 0x1064 <__vector_52+0x34>
		tc_tce0_ccd_callback();
    1062:	19 95       	eicall
	}
}
    1064:	ff 91       	pop	r31
    1066:	ef 91       	pop	r30
    1068:	bf 91       	pop	r27
    106a:	af 91       	pop	r26
    106c:	9f 91       	pop	r25
    106e:	8f 91       	pop	r24
    1070:	7f 91       	pop	r23
    1072:	6f 91       	pop	r22
    1074:	5f 91       	pop	r21
    1076:	4f 91       	pop	r20
    1078:	3f 91       	pop	r19
    107a:	2f 91       	pop	r18
    107c:	0f 90       	pop	r0
    107e:	0b be       	out	0x3b, r0	; 59
    1080:	0f 90       	pop	r0
    1082:	0f be       	out	0x3f, r0	; 63
    1084:	0f 90       	pop	r0
    1086:	1f 90       	pop	r1
    1088:	18 95       	reti

0000108a <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    108a:	1f 92       	push	r1
    108c:	0f 92       	push	r0
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	0f 92       	push	r0
    1092:	11 24       	eor	r1, r1
    1094:	0b b6       	in	r0, 0x3b	; 59
    1096:	0f 92       	push	r0
    1098:	2f 93       	push	r18
    109a:	3f 93       	push	r19
    109c:	4f 93       	push	r20
    109e:	5f 93       	push	r21
    10a0:	6f 93       	push	r22
    10a2:	7f 93       	push	r23
    10a4:	8f 93       	push	r24
    10a6:	9f 93       	push	r25
    10a8:	af 93       	push	r26
    10aa:	bf 93       	push	r27
    10ac:	ef 93       	push	r30
    10ae:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    10b0:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <tc_tce1_ovf_callback>
    10b4:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <tc_tce1_ovf_callback+0x1>
    10b8:	30 97       	sbiw	r30, 0x00	; 0
    10ba:	09 f0       	breq	.+2      	; 0x10be <__vector_53+0x34>
		tc_tce1_ovf_callback();
    10bc:	19 95       	eicall
	}
}
    10be:	ff 91       	pop	r31
    10c0:	ef 91       	pop	r30
    10c2:	bf 91       	pop	r27
    10c4:	af 91       	pop	r26
    10c6:	9f 91       	pop	r25
    10c8:	8f 91       	pop	r24
    10ca:	7f 91       	pop	r23
    10cc:	6f 91       	pop	r22
    10ce:	5f 91       	pop	r21
    10d0:	4f 91       	pop	r20
    10d2:	3f 91       	pop	r19
    10d4:	2f 91       	pop	r18
    10d6:	0f 90       	pop	r0
    10d8:	0b be       	out	0x3b, r0	; 59
    10da:	0f 90       	pop	r0
    10dc:	0f be       	out	0x3f, r0	; 63
    10de:	0f 90       	pop	r0
    10e0:	1f 90       	pop	r1
    10e2:	18 95       	reti

000010e4 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    10e4:	1f 92       	push	r1
    10e6:	0f 92       	push	r0
    10e8:	0f b6       	in	r0, 0x3f	; 63
    10ea:	0f 92       	push	r0
    10ec:	11 24       	eor	r1, r1
    10ee:	0b b6       	in	r0, 0x3b	; 59
    10f0:	0f 92       	push	r0
    10f2:	2f 93       	push	r18
    10f4:	3f 93       	push	r19
    10f6:	4f 93       	push	r20
    10f8:	5f 93       	push	r21
    10fa:	6f 93       	push	r22
    10fc:	7f 93       	push	r23
    10fe:	8f 93       	push	r24
    1100:	9f 93       	push	r25
    1102:	af 93       	push	r26
    1104:	bf 93       	push	r27
    1106:	ef 93       	push	r30
    1108:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    110a:	e0 91 52 20 	lds	r30, 0x2052	; 0x802052 <tc_tce1_err_callback>
    110e:	f0 91 53 20 	lds	r31, 0x2053	; 0x802053 <tc_tce1_err_callback+0x1>
    1112:	30 97       	sbiw	r30, 0x00	; 0
    1114:	09 f0       	breq	.+2      	; 0x1118 <__vector_54+0x34>
		tc_tce1_err_callback();
    1116:	19 95       	eicall
	}
}
    1118:	ff 91       	pop	r31
    111a:	ef 91       	pop	r30
    111c:	bf 91       	pop	r27
    111e:	af 91       	pop	r26
    1120:	9f 91       	pop	r25
    1122:	8f 91       	pop	r24
    1124:	7f 91       	pop	r23
    1126:	6f 91       	pop	r22
    1128:	5f 91       	pop	r21
    112a:	4f 91       	pop	r20
    112c:	3f 91       	pop	r19
    112e:	2f 91       	pop	r18
    1130:	0f 90       	pop	r0
    1132:	0b be       	out	0x3b, r0	; 59
    1134:	0f 90       	pop	r0
    1136:	0f be       	out	0x3f, r0	; 63
    1138:	0f 90       	pop	r0
    113a:	1f 90       	pop	r1
    113c:	18 95       	reti

0000113e <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    113e:	1f 92       	push	r1
    1140:	0f 92       	push	r0
    1142:	0f b6       	in	r0, 0x3f	; 63
    1144:	0f 92       	push	r0
    1146:	11 24       	eor	r1, r1
    1148:	0b b6       	in	r0, 0x3b	; 59
    114a:	0f 92       	push	r0
    114c:	2f 93       	push	r18
    114e:	3f 93       	push	r19
    1150:	4f 93       	push	r20
    1152:	5f 93       	push	r21
    1154:	6f 93       	push	r22
    1156:	7f 93       	push	r23
    1158:	8f 93       	push	r24
    115a:	9f 93       	push	r25
    115c:	af 93       	push	r26
    115e:	bf 93       	push	r27
    1160:	ef 93       	push	r30
    1162:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    1164:	e0 91 50 20 	lds	r30, 0x2050	; 0x802050 <tc_tce1_cca_callback>
    1168:	f0 91 51 20 	lds	r31, 0x2051	; 0x802051 <tc_tce1_cca_callback+0x1>
    116c:	30 97       	sbiw	r30, 0x00	; 0
    116e:	09 f0       	breq	.+2      	; 0x1172 <__vector_55+0x34>
		tc_tce1_cca_callback();
    1170:	19 95       	eicall
	}
}
    1172:	ff 91       	pop	r31
    1174:	ef 91       	pop	r30
    1176:	bf 91       	pop	r27
    1178:	af 91       	pop	r26
    117a:	9f 91       	pop	r25
    117c:	8f 91       	pop	r24
    117e:	7f 91       	pop	r23
    1180:	6f 91       	pop	r22
    1182:	5f 91       	pop	r21
    1184:	4f 91       	pop	r20
    1186:	3f 91       	pop	r19
    1188:	2f 91       	pop	r18
    118a:	0f 90       	pop	r0
    118c:	0b be       	out	0x3b, r0	; 59
    118e:	0f 90       	pop	r0
    1190:	0f be       	out	0x3f, r0	; 63
    1192:	0f 90       	pop	r0
    1194:	1f 90       	pop	r1
    1196:	18 95       	reti

00001198 <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    1198:	1f 92       	push	r1
    119a:	0f 92       	push	r0
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	0f 92       	push	r0
    11a0:	11 24       	eor	r1, r1
    11a2:	0b b6       	in	r0, 0x3b	; 59
    11a4:	0f 92       	push	r0
    11a6:	2f 93       	push	r18
    11a8:	3f 93       	push	r19
    11aa:	4f 93       	push	r20
    11ac:	5f 93       	push	r21
    11ae:	6f 93       	push	r22
    11b0:	7f 93       	push	r23
    11b2:	8f 93       	push	r24
    11b4:	9f 93       	push	r25
    11b6:	af 93       	push	r26
    11b8:	bf 93       	push	r27
    11ba:	ef 93       	push	r30
    11bc:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    11be:	e0 91 4e 20 	lds	r30, 0x204E	; 0x80204e <tc_tce1_ccb_callback>
    11c2:	f0 91 4f 20 	lds	r31, 0x204F	; 0x80204f <tc_tce1_ccb_callback+0x1>
    11c6:	30 97       	sbiw	r30, 0x00	; 0
    11c8:	09 f0       	breq	.+2      	; 0x11cc <__vector_56+0x34>
		tc_tce1_ccb_callback();
    11ca:	19 95       	eicall
	}
}
    11cc:	ff 91       	pop	r31
    11ce:	ef 91       	pop	r30
    11d0:	bf 91       	pop	r27
    11d2:	af 91       	pop	r26
    11d4:	9f 91       	pop	r25
    11d6:	8f 91       	pop	r24
    11d8:	7f 91       	pop	r23
    11da:	6f 91       	pop	r22
    11dc:	5f 91       	pop	r21
    11de:	4f 91       	pop	r20
    11e0:	3f 91       	pop	r19
    11e2:	2f 91       	pop	r18
    11e4:	0f 90       	pop	r0
    11e6:	0b be       	out	0x3b, r0	; 59
    11e8:	0f 90       	pop	r0
    11ea:	0f be       	out	0x3f, r0	; 63
    11ec:	0f 90       	pop	r0
    11ee:	1f 90       	pop	r1
    11f0:	18 95       	reti

000011f2 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    11f2:	1f 92       	push	r1
    11f4:	0f 92       	push	r0
    11f6:	0f b6       	in	r0, 0x3f	; 63
    11f8:	0f 92       	push	r0
    11fa:	11 24       	eor	r1, r1
    11fc:	0b b6       	in	r0, 0x3b	; 59
    11fe:	0f 92       	push	r0
    1200:	2f 93       	push	r18
    1202:	3f 93       	push	r19
    1204:	4f 93       	push	r20
    1206:	5f 93       	push	r21
    1208:	6f 93       	push	r22
    120a:	7f 93       	push	r23
    120c:	8f 93       	push	r24
    120e:	9f 93       	push	r25
    1210:	af 93       	push	r26
    1212:	bf 93       	push	r27
    1214:	ef 93       	push	r30
    1216:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    1218:	e0 91 4c 20 	lds	r30, 0x204C	; 0x80204c <tc_tcf0_ovf_callback>
    121c:	f0 91 4d 20 	lds	r31, 0x204D	; 0x80204d <tc_tcf0_ovf_callback+0x1>
    1220:	30 97       	sbiw	r30, 0x00	; 0
    1222:	09 f0       	breq	.+2      	; 0x1226 <__vector_108+0x34>
		tc_tcf0_ovf_callback();
    1224:	19 95       	eicall
	}
}
    1226:	ff 91       	pop	r31
    1228:	ef 91       	pop	r30
    122a:	bf 91       	pop	r27
    122c:	af 91       	pop	r26
    122e:	9f 91       	pop	r25
    1230:	8f 91       	pop	r24
    1232:	7f 91       	pop	r23
    1234:	6f 91       	pop	r22
    1236:	5f 91       	pop	r21
    1238:	4f 91       	pop	r20
    123a:	3f 91       	pop	r19
    123c:	2f 91       	pop	r18
    123e:	0f 90       	pop	r0
    1240:	0b be       	out	0x3b, r0	; 59
    1242:	0f 90       	pop	r0
    1244:	0f be       	out	0x3f, r0	; 63
    1246:	0f 90       	pop	r0
    1248:	1f 90       	pop	r1
    124a:	18 95       	reti

0000124c <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    124c:	1f 92       	push	r1
    124e:	0f 92       	push	r0
    1250:	0f b6       	in	r0, 0x3f	; 63
    1252:	0f 92       	push	r0
    1254:	11 24       	eor	r1, r1
    1256:	0b b6       	in	r0, 0x3b	; 59
    1258:	0f 92       	push	r0
    125a:	2f 93       	push	r18
    125c:	3f 93       	push	r19
    125e:	4f 93       	push	r20
    1260:	5f 93       	push	r21
    1262:	6f 93       	push	r22
    1264:	7f 93       	push	r23
    1266:	8f 93       	push	r24
    1268:	9f 93       	push	r25
    126a:	af 93       	push	r26
    126c:	bf 93       	push	r27
    126e:	ef 93       	push	r30
    1270:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    1272:	e0 91 4a 20 	lds	r30, 0x204A	; 0x80204a <tc_tcf0_err_callback>
    1276:	f0 91 4b 20 	lds	r31, 0x204B	; 0x80204b <tc_tcf0_err_callback+0x1>
    127a:	30 97       	sbiw	r30, 0x00	; 0
    127c:	09 f0       	breq	.+2      	; 0x1280 <__vector_109+0x34>
		tc_tcf0_err_callback();
    127e:	19 95       	eicall
	}
}
    1280:	ff 91       	pop	r31
    1282:	ef 91       	pop	r30
    1284:	bf 91       	pop	r27
    1286:	af 91       	pop	r26
    1288:	9f 91       	pop	r25
    128a:	8f 91       	pop	r24
    128c:	7f 91       	pop	r23
    128e:	6f 91       	pop	r22
    1290:	5f 91       	pop	r21
    1292:	4f 91       	pop	r20
    1294:	3f 91       	pop	r19
    1296:	2f 91       	pop	r18
    1298:	0f 90       	pop	r0
    129a:	0b be       	out	0x3b, r0	; 59
    129c:	0f 90       	pop	r0
    129e:	0f be       	out	0x3f, r0	; 63
    12a0:	0f 90       	pop	r0
    12a2:	1f 90       	pop	r1
    12a4:	18 95       	reti

000012a6 <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    12a6:	1f 92       	push	r1
    12a8:	0f 92       	push	r0
    12aa:	0f b6       	in	r0, 0x3f	; 63
    12ac:	0f 92       	push	r0
    12ae:	11 24       	eor	r1, r1
    12b0:	0b b6       	in	r0, 0x3b	; 59
    12b2:	0f 92       	push	r0
    12b4:	2f 93       	push	r18
    12b6:	3f 93       	push	r19
    12b8:	4f 93       	push	r20
    12ba:	5f 93       	push	r21
    12bc:	6f 93       	push	r22
    12be:	7f 93       	push	r23
    12c0:	8f 93       	push	r24
    12c2:	9f 93       	push	r25
    12c4:	af 93       	push	r26
    12c6:	bf 93       	push	r27
    12c8:	ef 93       	push	r30
    12ca:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    12cc:	e0 91 48 20 	lds	r30, 0x2048	; 0x802048 <tc_tcf0_cca_callback>
    12d0:	f0 91 49 20 	lds	r31, 0x2049	; 0x802049 <tc_tcf0_cca_callback+0x1>
    12d4:	30 97       	sbiw	r30, 0x00	; 0
    12d6:	09 f0       	breq	.+2      	; 0x12da <__vector_110+0x34>
		tc_tcf0_cca_callback();
    12d8:	19 95       	eicall
	}
}
    12da:	ff 91       	pop	r31
    12dc:	ef 91       	pop	r30
    12de:	bf 91       	pop	r27
    12e0:	af 91       	pop	r26
    12e2:	9f 91       	pop	r25
    12e4:	8f 91       	pop	r24
    12e6:	7f 91       	pop	r23
    12e8:	6f 91       	pop	r22
    12ea:	5f 91       	pop	r21
    12ec:	4f 91       	pop	r20
    12ee:	3f 91       	pop	r19
    12f0:	2f 91       	pop	r18
    12f2:	0f 90       	pop	r0
    12f4:	0b be       	out	0x3b, r0	; 59
    12f6:	0f 90       	pop	r0
    12f8:	0f be       	out	0x3f, r0	; 63
    12fa:	0f 90       	pop	r0
    12fc:	1f 90       	pop	r1
    12fe:	18 95       	reti

00001300 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    1300:	1f 92       	push	r1
    1302:	0f 92       	push	r0
    1304:	0f b6       	in	r0, 0x3f	; 63
    1306:	0f 92       	push	r0
    1308:	11 24       	eor	r1, r1
    130a:	0b b6       	in	r0, 0x3b	; 59
    130c:	0f 92       	push	r0
    130e:	2f 93       	push	r18
    1310:	3f 93       	push	r19
    1312:	4f 93       	push	r20
    1314:	5f 93       	push	r21
    1316:	6f 93       	push	r22
    1318:	7f 93       	push	r23
    131a:	8f 93       	push	r24
    131c:	9f 93       	push	r25
    131e:	af 93       	push	r26
    1320:	bf 93       	push	r27
    1322:	ef 93       	push	r30
    1324:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    1326:	e0 91 46 20 	lds	r30, 0x2046	; 0x802046 <tc_tcf0_ccb_callback>
    132a:	f0 91 47 20 	lds	r31, 0x2047	; 0x802047 <tc_tcf0_ccb_callback+0x1>
    132e:	30 97       	sbiw	r30, 0x00	; 0
    1330:	09 f0       	breq	.+2      	; 0x1334 <__vector_111+0x34>
		tc_tcf0_ccb_callback();
    1332:	19 95       	eicall
	}
}
    1334:	ff 91       	pop	r31
    1336:	ef 91       	pop	r30
    1338:	bf 91       	pop	r27
    133a:	af 91       	pop	r26
    133c:	9f 91       	pop	r25
    133e:	8f 91       	pop	r24
    1340:	7f 91       	pop	r23
    1342:	6f 91       	pop	r22
    1344:	5f 91       	pop	r21
    1346:	4f 91       	pop	r20
    1348:	3f 91       	pop	r19
    134a:	2f 91       	pop	r18
    134c:	0f 90       	pop	r0
    134e:	0b be       	out	0x3b, r0	; 59
    1350:	0f 90       	pop	r0
    1352:	0f be       	out	0x3f, r0	; 63
    1354:	0f 90       	pop	r0
    1356:	1f 90       	pop	r1
    1358:	18 95       	reti

0000135a <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    135a:	1f 92       	push	r1
    135c:	0f 92       	push	r0
    135e:	0f b6       	in	r0, 0x3f	; 63
    1360:	0f 92       	push	r0
    1362:	11 24       	eor	r1, r1
    1364:	0b b6       	in	r0, 0x3b	; 59
    1366:	0f 92       	push	r0
    1368:	2f 93       	push	r18
    136a:	3f 93       	push	r19
    136c:	4f 93       	push	r20
    136e:	5f 93       	push	r21
    1370:	6f 93       	push	r22
    1372:	7f 93       	push	r23
    1374:	8f 93       	push	r24
    1376:	9f 93       	push	r25
    1378:	af 93       	push	r26
    137a:	bf 93       	push	r27
    137c:	ef 93       	push	r30
    137e:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    1380:	e0 91 44 20 	lds	r30, 0x2044	; 0x802044 <tc_tcf0_ccc_callback>
    1384:	f0 91 45 20 	lds	r31, 0x2045	; 0x802045 <tc_tcf0_ccc_callback+0x1>
    1388:	30 97       	sbiw	r30, 0x00	; 0
    138a:	09 f0       	breq	.+2      	; 0x138e <__vector_112+0x34>
		tc_tcf0_ccc_callback();
    138c:	19 95       	eicall
	}
}
    138e:	ff 91       	pop	r31
    1390:	ef 91       	pop	r30
    1392:	bf 91       	pop	r27
    1394:	af 91       	pop	r26
    1396:	9f 91       	pop	r25
    1398:	8f 91       	pop	r24
    139a:	7f 91       	pop	r23
    139c:	6f 91       	pop	r22
    139e:	5f 91       	pop	r21
    13a0:	4f 91       	pop	r20
    13a2:	3f 91       	pop	r19
    13a4:	2f 91       	pop	r18
    13a6:	0f 90       	pop	r0
    13a8:	0b be       	out	0x3b, r0	; 59
    13aa:	0f 90       	pop	r0
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	0f 90       	pop	r0
    13b0:	1f 90       	pop	r1
    13b2:	18 95       	reti

000013b4 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    13b4:	1f 92       	push	r1
    13b6:	0f 92       	push	r0
    13b8:	0f b6       	in	r0, 0x3f	; 63
    13ba:	0f 92       	push	r0
    13bc:	11 24       	eor	r1, r1
    13be:	0b b6       	in	r0, 0x3b	; 59
    13c0:	0f 92       	push	r0
    13c2:	2f 93       	push	r18
    13c4:	3f 93       	push	r19
    13c6:	4f 93       	push	r20
    13c8:	5f 93       	push	r21
    13ca:	6f 93       	push	r22
    13cc:	7f 93       	push	r23
    13ce:	8f 93       	push	r24
    13d0:	9f 93       	push	r25
    13d2:	af 93       	push	r26
    13d4:	bf 93       	push	r27
    13d6:	ef 93       	push	r30
    13d8:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    13da:	e0 91 42 20 	lds	r30, 0x2042	; 0x802042 <tc_tcf0_ccd_callback>
    13de:	f0 91 43 20 	lds	r31, 0x2043	; 0x802043 <tc_tcf0_ccd_callback+0x1>
    13e2:	30 97       	sbiw	r30, 0x00	; 0
    13e4:	09 f0       	breq	.+2      	; 0x13e8 <__vector_113+0x34>
		tc_tcf0_ccd_callback();
    13e6:	19 95       	eicall
	}
}
    13e8:	ff 91       	pop	r31
    13ea:	ef 91       	pop	r30
    13ec:	bf 91       	pop	r27
    13ee:	af 91       	pop	r26
    13f0:	9f 91       	pop	r25
    13f2:	8f 91       	pop	r24
    13f4:	7f 91       	pop	r23
    13f6:	6f 91       	pop	r22
    13f8:	5f 91       	pop	r21
    13fa:	4f 91       	pop	r20
    13fc:	3f 91       	pop	r19
    13fe:	2f 91       	pop	r18
    1400:	0f 90       	pop	r0
    1402:	0b be       	out	0x3b, r0	; 59
    1404:	0f 90       	pop	r0
    1406:	0f be       	out	0x3f, r0	; 63
    1408:	0f 90       	pop	r0
    140a:	1f 90       	pop	r1
    140c:	18 95       	reti

0000140e <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    140e:	1f 93       	push	r17
    1410:	cf 93       	push	r28
    1412:	df 93       	push	r29
    1414:	1f 92       	push	r1
    1416:	1f 92       	push	r1
    1418:	cd b7       	in	r28, 0x3d	; 61
    141a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    141c:	2f b7       	in	r18, 0x3f	; 63
    141e:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    1420:	f8 94       	cli
	return flags;
    1422:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1424:	28 2f       	mov	r18, r24
    1426:	39 2f       	mov	r19, r25
    1428:	21 15       	cp	r18, r1
    142a:	88 e0       	ldi	r24, 0x08	; 8
    142c:	38 07       	cpc	r19, r24
    142e:	39 f4       	brne	.+14     	; 0x143e <tc_enable+0x30>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1430:	61 e0       	ldi	r22, 0x01	; 1
    1432:	83 e0       	ldi	r24, 0x03	; 3
    1434:	ea d3       	rcall	.+2004   	; 0x1c0a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1436:	64 e0       	ldi	r22, 0x04	; 4
    1438:	83 e0       	ldi	r24, 0x03	; 3
    143a:	e7 d3       	rcall	.+1998   	; 0x1c0a <sysclk_enable_module>
    143c:	43 c0       	rjmp	.+134    	; 0x14c4 <tc_enable+0xb6>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    143e:	20 34       	cpi	r18, 0x40	; 64
    1440:	88 e0       	ldi	r24, 0x08	; 8
    1442:	38 07       	cpc	r19, r24
    1444:	39 f4       	brne	.+14     	; 0x1454 <tc_enable+0x46>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1446:	62 e0       	ldi	r22, 0x02	; 2
    1448:	83 e0       	ldi	r24, 0x03	; 3
    144a:	df d3       	rcall	.+1982   	; 0x1c0a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    144c:	64 e0       	ldi	r22, 0x04	; 4
    144e:	83 e0       	ldi	r24, 0x03	; 3
    1450:	dc d3       	rcall	.+1976   	; 0x1c0a <sysclk_enable_module>
    1452:	38 c0       	rjmp	.+112    	; 0x14c4 <tc_enable+0xb6>
    1454:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1456:	89 e0       	ldi	r24, 0x09	; 9
    1458:	38 07       	cpc	r19, r24
    145a:	39 f4       	brne	.+14     	; 0x146a <tc_enable+0x5c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    145c:	61 e0       	ldi	r22, 0x01	; 1
    145e:	84 e0       	ldi	r24, 0x04	; 4
    1460:	d4 d3       	rcall	.+1960   	; 0x1c0a <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1462:	64 e0       	ldi	r22, 0x04	; 4
    1464:	84 e0       	ldi	r24, 0x04	; 4
    1466:	d1 d3       	rcall	.+1954   	; 0x1c0a <sysclk_enable_module>
    1468:	2d c0       	rjmp	.+90     	; 0x14c4 <tc_enable+0xb6>
    146a:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    146c:	89 e0       	ldi	r24, 0x09	; 9
    146e:	38 07       	cpc	r19, r24
    1470:	39 f4       	brne	.+14     	; 0x1480 <tc_enable+0x72>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1472:	62 e0       	ldi	r22, 0x02	; 2
    1474:	84 e0       	ldi	r24, 0x04	; 4
    1476:	c9 d3       	rcall	.+1938   	; 0x1c0a <sysclk_enable_module>
    1478:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    147a:	84 e0       	ldi	r24, 0x04	; 4
    147c:	c6 d3       	rcall	.+1932   	; 0x1c0a <sysclk_enable_module>
    147e:	22 c0       	rjmp	.+68     	; 0x14c4 <tc_enable+0xb6>
    1480:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1482:	8a e0       	ldi	r24, 0x0A	; 10
    1484:	38 07       	cpc	r19, r24
    1486:	39 f4       	brne	.+14     	; 0x1496 <tc_enable+0x88>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1488:	61 e0       	ldi	r22, 0x01	; 1
    148a:	85 e0       	ldi	r24, 0x05	; 5
    148c:	be d3       	rcall	.+1916   	; 0x1c0a <sysclk_enable_module>
    148e:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1490:	85 e0       	ldi	r24, 0x05	; 5
    1492:	bb d3       	rcall	.+1910   	; 0x1c0a <sysclk_enable_module>
    1494:	17 c0       	rjmp	.+46     	; 0x14c4 <tc_enable+0xb6>
    1496:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    1498:	8a e0       	ldi	r24, 0x0A	; 10
    149a:	38 07       	cpc	r19, r24
    149c:	39 f4       	brne	.+14     	; 0x14ac <tc_enable+0x9e>
    149e:	62 e0       	ldi	r22, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    14a0:	85 e0       	ldi	r24, 0x05	; 5
    14a2:	b3 d3       	rcall	.+1894   	; 0x1c0a <sysclk_enable_module>
    14a4:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    14a6:	85 e0       	ldi	r24, 0x05	; 5
    14a8:	b0 d3       	rcall	.+1888   	; 0x1c0a <sysclk_enable_module>
    14aa:	0c c0       	rjmp	.+24     	; 0x14c4 <tc_enable+0xb6>
    14ac:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    14ae:	3b 40       	sbci	r19, 0x0B	; 11
    14b0:	39 f4       	brne	.+14     	; 0x14c0 <tc_enable+0xb2>
    14b2:	61 e0       	ldi	r22, 0x01	; 1
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    14b4:	86 e0       	ldi	r24, 0x06	; 6
    14b6:	a9 d3       	rcall	.+1874   	; 0x1c0a <sysclk_enable_module>
    14b8:	64 e0       	ldi	r22, 0x04	; 4
    14ba:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    14bc:	a6 d3       	rcall	.+1868   	; 0x1c0a <sysclk_enable_module>
    14be:	02 c0       	rjmp	.+4      	; 0x14c4 <tc_enable+0xb6>
    14c0:	1f bf       	out	0x3f, r17	; 63
    14c2:	10 c0       	rjmp	.+32     	; 0x14e4 <tc_enable+0xd6>
    14c4:	80 91 8f 22 	lds	r24, 0x228F	; 0x80228f <sleepmgr_locks+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    14c8:	8f 3f       	cpi	r24, 0xFF	; 255
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    14ca:	09 f4       	brne	.+2      	; 0x14ce <tc_enable+0xc0>
    14cc:	ff cf       	rjmp	.-2      	; 0x14cc <tc_enable+0xbe>
    14ce:	8f b7       	in	r24, 0x3f	; 63
    14d0:	89 83       	std	Y+1, r24	; 0x01
    14d2:	f8 94       	cli

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    14d4:	99 81       	ldd	r25, Y+1	; 0x01
    14d6:	ee e8       	ldi	r30, 0x8E	; 142
	cpu_irq_disable();
    14d8:	f2 e2       	ldi	r31, 0x22	; 34
	return flags;
    14da:	81 81       	ldd	r24, Z+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    14dc:	8f 5f       	subi	r24, 0xFF	; 255
    14de:	81 83       	std	Z+1, r24	; 0x01
    14e0:	9f bf       	out	0x3f, r25	; 63
    14e2:	1f bf       	out	0x3f, r17	; 63
    14e4:	0f 90       	pop	r0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    14e6:	0f 90       	pop	r0
    14e8:	df 91       	pop	r29
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    14ea:	cf 91       	pop	r28
    14ec:	1f 91       	pop	r17
    14ee:	08 95       	ret

000014f0 <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    14f0:	cf 92       	push	r12
    14f2:	df 92       	push	r13
    14f4:	ef 92       	push	r14
    14f6:	ff 92       	push	r15
    14f8:	cf 93       	push	r28
    14fa:	df 93       	push	r29
    14fc:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    14fe:	6b 01       	movw	r12, r22
    1500:	e1 2c       	mov	r14, r1
    1502:	f1 2c       	mov	r15, r1
    1504:	60 e0       	ldi	r22, 0x00	; 0
    1506:	72 e1       	ldi	r23, 0x12	; 18
    1508:	8a e7       	ldi	r24, 0x7A	; 122
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	a7 01       	movw	r20, r14
    150e:	96 01       	movw	r18, r12
    1510:	0e 94 58 18 	call	0x30b0	; 0x30b0 <__udivmodsi4>
    1514:	ca 01       	movw	r24, r20
    1516:	b9 01       	movw	r22, r18
    1518:	2f ef       	ldi	r18, 0xFF	; 255
    151a:	3f ef       	ldi	r19, 0xFF	; 255
    151c:	40 e0       	ldi	r20, 0x00	; 0
    151e:	50 e0       	ldi	r21, 0x00	; 0
    1520:	0e 94 58 18 	call	0x30b0	; 0x30b0 <__udivmodsi4>
	if (smallest_div < 1) {
    1524:	21 15       	cp	r18, r1
    1526:	31 05       	cpc	r19, r1
    1528:	29 f4       	brne	.+10     	; 0x1534 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    152a:	81 e0       	ldi	r24, 0x01	; 1
    152c:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    152e:	21 e0       	ldi	r18, 0x01	; 1
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	2d c0       	rjmp	.+90     	; 0x158e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    1534:	22 30       	cpi	r18, 0x02	; 2
    1536:	31 05       	cpc	r19, r1
    1538:	28 f4       	brcc	.+10     	; 0x1544 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    153a:	82 e0       	ldi	r24, 0x02	; 2
    153c:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    153e:	22 e0       	ldi	r18, 0x02	; 2
    1540:	30 e0       	ldi	r19, 0x00	; 0
    1542:	25 c0       	rjmp	.+74     	; 0x158e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    1544:	24 30       	cpi	r18, 0x04	; 4
    1546:	31 05       	cpc	r19, r1
    1548:	28 f4       	brcc	.+10     	; 0x1554 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    154a:	83 e0       	ldi	r24, 0x03	; 3
    154c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    154e:	24 e0       	ldi	r18, 0x04	; 4
    1550:	30 e0       	ldi	r19, 0x00	; 0
    1552:	1d c0       	rjmp	.+58     	; 0x158e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    1554:	28 30       	cpi	r18, 0x08	; 8
    1556:	31 05       	cpc	r19, r1
    1558:	28 f4       	brcc	.+10     	; 0x1564 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    155a:	84 e0       	ldi	r24, 0x04	; 4
    155c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    155e:	28 e0       	ldi	r18, 0x08	; 8
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	15 c0       	rjmp	.+42     	; 0x158e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    1564:	20 34       	cpi	r18, 0x40	; 64
    1566:	31 05       	cpc	r19, r1
    1568:	28 f4       	brcc	.+10     	; 0x1574 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    156a:	85 e0       	ldi	r24, 0x05	; 5
    156c:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    156e:	20 e4       	ldi	r18, 0x40	; 64
    1570:	30 e0       	ldi	r19, 0x00	; 0
    1572:	0d c0       	rjmp	.+26     	; 0x158e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    1574:	2f 3f       	cpi	r18, 0xFF	; 255
    1576:	31 05       	cpc	r19, r1
    1578:	09 f0       	breq	.+2      	; 0x157c <pwm_set_frequency+0x8c>
    157a:	28 f4       	brcc	.+10     	; 0x1586 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    157c:	86 e0       	ldi	r24, 0x06	; 6
    157e:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    1580:	20 e0       	ldi	r18, 0x00	; 0
    1582:	31 e0       	ldi	r19, 0x01	; 1
    1584:	04 c0       	rjmp	.+8      	; 0x158e <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    1586:	87 e0       	ldi	r24, 0x07	; 7
    1588:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    158e:	40 e0       	ldi	r20, 0x00	; 0
    1590:	50 e0       	ldi	r21, 0x00	; 0
    1592:	60 e0       	ldi	r22, 0x00	; 0
    1594:	72 e1       	ldi	r23, 0x12	; 18
    1596:	8a e7       	ldi	r24, 0x7A	; 122
    1598:	90 e0       	ldi	r25, 0x00	; 0
    159a:	0e 94 58 18 	call	0x30b0	; 0x30b0 <__udivmodsi4>
    159e:	ca 01       	movw	r24, r20
    15a0:	b9 01       	movw	r22, r18
    15a2:	a7 01       	movw	r20, r14
    15a4:	96 01       	movw	r18, r12
    15a6:	0e 94 58 18 	call	0x30b0	; 0x30b0 <__udivmodsi4>
    15aa:	2d 83       	std	Y+5, r18	; 0x05
    15ac:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    15ae:	24 36       	cpi	r18, 0x64	; 100
    15b0:	31 05       	cpc	r19, r1
    15b2:	18 f4       	brcc	.+6      	; 0x15ba <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    15b4:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    15b6:	1d 82       	std	Y+5, r1	; 0x05
    15b8:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    15ba:	df 91       	pop	r29
    15bc:	cf 91       	pop	r28
    15be:	ff 90       	pop	r15
    15c0:	ef 90       	pop	r14
    15c2:	df 90       	pop	r13
    15c4:	cf 90       	pop	r12
    15c6:	08 95       	ret

000015c8 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    15c8:	0f 93       	push	r16
    15ca:	1f 93       	push	r17
    15cc:	cf 93       	push	r28
    15ce:	df 93       	push	r29
    15d0:	ec 01       	movw	r28, r24
    15d2:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    15d4:	86 2f       	mov	r24, r22
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	87 30       	cpi	r24, 0x07	; 7
    15da:	91 05       	cpc	r25, r1
    15dc:	08 f0       	brcs	.+2      	; 0x15e0 <pwm_init+0x18>
    15de:	8b c0       	rjmp	.+278    	; 0x16f6 <pwm_init+0x12e>
    15e0:	fc 01       	movw	r30, r24
    15e2:	88 27       	eor	r24, r24
    15e4:	e2 50       	subi	r30, 0x02	; 2
    15e6:	ff 4f       	sbci	r31, 0xFF	; 255
    15e8:	8f 4f       	sbci	r24, 0xFF	; 255
    15ea:	0c 94 7a 18 	jmp	0x30f4	; 0x30f4 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    15ee:	80 e0       	ldi	r24, 0x00	; 0
    15f0:	98 e0       	ldi	r25, 0x08	; 8
    15f2:	88 83       	st	Y, r24
    15f4:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    15f6:	e0 e4       	ldi	r30, 0x40	; 64
    15f8:	f6 e0       	ldi	r31, 0x06	; 6
    15fa:	30 81       	ld	r19, Z
    15fc:	81 e0       	ldi	r24, 0x01	; 1
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	2f ef       	ldi	r18, 0xFF	; 255
    1602:	24 0f       	add	r18, r20
    1604:	02 c0       	rjmp	.+4      	; 0x160a <pwm_init+0x42>
    1606:	88 0f       	add	r24, r24
    1608:	99 1f       	adc	r25, r25
    160a:	2a 95       	dec	r18
    160c:	e2 f7       	brpl	.-8      	; 0x1606 <pwm_init+0x3e>
    160e:	83 2b       	or	r24, r19
    1610:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    1612:	71 c0       	rjmp	.+226    	; 0x16f6 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    1614:	80 e4       	ldi	r24, 0x40	; 64
    1616:	98 e0       	ldi	r25, 0x08	; 8
    1618:	88 83       	st	Y, r24
    161a:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    161c:	e0 e4       	ldi	r30, 0x40	; 64
    161e:	f6 e0       	ldi	r31, 0x06	; 6
    1620:	30 81       	ld	r19, Z
    1622:	81 e0       	ldi	r24, 0x01	; 1
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	23 e0       	ldi	r18, 0x03	; 3
    1628:	24 0f       	add	r18, r20
    162a:	02 c0       	rjmp	.+4      	; 0x1630 <pwm_init+0x68>
    162c:	88 0f       	add	r24, r24
    162e:	99 1f       	adc	r25, r25
    1630:	2a 95       	dec	r18
    1632:	e2 f7       	brpl	.-8      	; 0x162c <pwm_init+0x64>
    1634:	83 2b       	or	r24, r19
    1636:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    1638:	5e c0       	rjmp	.+188    	; 0x16f6 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    163a:	80 e0       	ldi	r24, 0x00	; 0
    163c:	99 e0       	ldi	r25, 0x09	; 9
    163e:	88 83       	st	Y, r24
    1640:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    1642:	e0 e6       	ldi	r30, 0x60	; 96
    1644:	f6 e0       	ldi	r31, 0x06	; 6
    1646:	30 81       	ld	r19, Z
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	2f ef       	ldi	r18, 0xFF	; 255
    164e:	24 0f       	add	r18, r20
    1650:	02 c0       	rjmp	.+4      	; 0x1656 <pwm_init+0x8e>
    1652:	88 0f       	add	r24, r24
    1654:	99 1f       	adc	r25, r25
    1656:	2a 95       	dec	r18
    1658:	e2 f7       	brpl	.-8      	; 0x1652 <pwm_init+0x8a>
    165a:	83 2b       	or	r24, r19
    165c:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    165e:	4b c0       	rjmp	.+150    	; 0x16f6 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    1660:	80 e4       	ldi	r24, 0x40	; 64
    1662:	99 e0       	ldi	r25, 0x09	; 9
    1664:	88 83       	st	Y, r24
    1666:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    1668:	e0 e6       	ldi	r30, 0x60	; 96
    166a:	f6 e0       	ldi	r31, 0x06	; 6
    166c:	30 81       	ld	r19, Z
    166e:	81 e0       	ldi	r24, 0x01	; 1
    1670:	90 e0       	ldi	r25, 0x00	; 0
    1672:	23 e0       	ldi	r18, 0x03	; 3
    1674:	24 0f       	add	r18, r20
    1676:	02 c0       	rjmp	.+4      	; 0x167c <pwm_init+0xb4>
    1678:	88 0f       	add	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	2a 95       	dec	r18
    167e:	e2 f7       	brpl	.-8      	; 0x1678 <pwm_init+0xb0>
    1680:	83 2b       	or	r24, r19
    1682:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    1684:	38 c0       	rjmp	.+112    	; 0x16f6 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    1686:	80 e0       	ldi	r24, 0x00	; 0
    1688:	9a e0       	ldi	r25, 0x0A	; 10
    168a:	88 83       	st	Y, r24
    168c:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    168e:	e0 e8       	ldi	r30, 0x80	; 128
    1690:	f6 e0       	ldi	r31, 0x06	; 6
    1692:	30 81       	ld	r19, Z
    1694:	81 e0       	ldi	r24, 0x01	; 1
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	2f ef       	ldi	r18, 0xFF	; 255
    169a:	24 0f       	add	r18, r20
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <pwm_init+0xda>
    169e:	88 0f       	add	r24, r24
    16a0:	99 1f       	adc	r25, r25
    16a2:	2a 95       	dec	r18
    16a4:	e2 f7       	brpl	.-8      	; 0x169e <pwm_init+0xd6>
    16a6:	83 2b       	or	r24, r19
    16a8:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    16aa:	25 c0       	rjmp	.+74     	; 0x16f6 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    16ac:	80 e4       	ldi	r24, 0x40	; 64
    16ae:	9a e0       	ldi	r25, 0x0A	; 10
    16b0:	88 83       	st	Y, r24
    16b2:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    16b4:	e0 e8       	ldi	r30, 0x80	; 128
    16b6:	f6 e0       	ldi	r31, 0x06	; 6
    16b8:	30 81       	ld	r19, Z
    16ba:	81 e0       	ldi	r24, 0x01	; 1
    16bc:	90 e0       	ldi	r25, 0x00	; 0
    16be:	23 e0       	ldi	r18, 0x03	; 3
    16c0:	24 0f       	add	r18, r20
    16c2:	02 c0       	rjmp	.+4      	; 0x16c8 <pwm_init+0x100>
    16c4:	88 0f       	add	r24, r24
    16c6:	99 1f       	adc	r25, r25
    16c8:	2a 95       	dec	r18
    16ca:	e2 f7       	brpl	.-8      	; 0x16c4 <pwm_init+0xfc>
    16cc:	83 2b       	or	r24, r19
    16ce:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    16d0:	12 c0       	rjmp	.+36     	; 0x16f6 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    16d2:	80 e0       	ldi	r24, 0x00	; 0
    16d4:	9b e0       	ldi	r25, 0x0B	; 11
    16d6:	88 83       	st	Y, r24
    16d8:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    16da:	e0 ea       	ldi	r30, 0xA0	; 160
    16dc:	f6 e0       	ldi	r31, 0x06	; 6
    16de:	30 81       	ld	r19, Z
    16e0:	81 e0       	ldi	r24, 0x01	; 1
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	2f ef       	ldi	r18, 0xFF	; 255
    16e6:	24 0f       	add	r18, r20
    16e8:	02 c0       	rjmp	.+4      	; 0x16ee <pwm_init+0x126>
    16ea:	88 0f       	add	r24, r24
    16ec:	99 1f       	adc	r25, r25
    16ee:	2a 95       	dec	r18
    16f0:	e2 f7       	brpl	.-8      	; 0x16ea <pwm_init+0x122>
    16f2:	83 2b       	or	r24, r19
    16f4:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    16f6:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    16f8:	42 30       	cpi	r20, 0x02	; 2
    16fa:	61 f0       	breq	.+24     	; 0x1714 <pwm_init+0x14c>
    16fc:	18 f4       	brcc	.+6      	; 0x1704 <pwm_init+0x13c>
    16fe:	41 30       	cpi	r20, 0x01	; 1
    1700:	31 f0       	breq	.+12     	; 0x170e <pwm_init+0x146>
    1702:	10 c0       	rjmp	.+32     	; 0x1724 <pwm_init+0x15c>
    1704:	43 30       	cpi	r20, 0x03	; 3
    1706:	49 f0       	breq	.+18     	; 0x171a <pwm_init+0x152>
    1708:	44 30       	cpi	r20, 0x04	; 4
    170a:	51 f0       	breq	.+20     	; 0x1720 <pwm_init+0x158>
    170c:	0b c0       	rjmp	.+22     	; 0x1724 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    170e:	80 e1       	ldi	r24, 0x10	; 16
    1710:	8b 83       	std	Y+3, r24	; 0x03
		break;
    1712:	08 c0       	rjmp	.+16     	; 0x1724 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    1714:	80 e2       	ldi	r24, 0x20	; 32
    1716:	8b 83       	std	Y+3, r24	; 0x03
		break;
    1718:	05 c0       	rjmp	.+10     	; 0x1724 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    171a:	80 e4       	ldi	r24, 0x40	; 64
    171c:	8b 83       	std	Y+3, r24	; 0x03
		break;
    171e:	02 c0       	rjmp	.+4      	; 0x1724 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    1720:	80 e8       	ldi	r24, 0x80	; 128
    1722:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    1724:	88 81       	ld	r24, Y
    1726:	99 81       	ldd	r25, Y+1	; 0x01
    1728:	72 de       	rcall	.-796    	; 0x140e <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    172a:	e8 81       	ld	r30, Y
    172c:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    172e:	81 81       	ldd	r24, Z+1	; 0x01
    1730:	88 7f       	andi	r24, 0xF8	; 248
    1732:	83 60       	ori	r24, 0x03	; 3
    1734:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    1736:	1d 82       	std	Y+5, r1	; 0x05
    1738:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    173a:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    173c:	e8 81       	ld	r30, Y
    173e:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    1740:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    1742:	80 7f       	andi	r24, 0xF0	; 240
    1744:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    1746:	b8 01       	movw	r22, r16
    1748:	ce 01       	movw	r24, r28
    174a:	d2 de       	rcall	.-604    	; 0x14f0 <pwm_set_frequency>
}
    174c:	df 91       	pop	r29
    174e:	cf 91       	pop	r28
    1750:	1f 91       	pop	r17
    1752:	0f 91       	pop	r16
    1754:	08 95       	ret

00001756 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    1756:	cf 93       	push	r28
    1758:	df 93       	push	r29
    175a:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    175c:	2d 81       	ldd	r18, Y+5	; 0x05
    175e:	3e 81       	ldd	r19, Y+6	; 0x06
    1760:	a6 2f       	mov	r26, r22
    1762:	b0 e0       	ldi	r27, 0x00	; 0
    1764:	0e 94 82 18 	call	0x3104	; 0x3104 <__umulhisi3>
    1768:	24 e6       	ldi	r18, 0x64	; 100
    176a:	30 e0       	ldi	r19, 0x00	; 0
    176c:	40 e0       	ldi	r20, 0x00	; 0
    176e:	50 e0       	ldi	r21, 0x00	; 0
    1770:	0e 94 58 18 	call	0x30b0	; 0x30b0 <__udivmodsi4>
    1774:	8a 81       	ldd	r24, Y+2	; 0x02
    1776:	e8 81       	ld	r30, Y
    1778:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    177a:	e6 fd       	sbrc	r30, 6
    177c:	17 c0       	rjmp	.+46     	; 0x17ac <pwm_start+0x56>
		switch (channel_index) {
    177e:	82 30       	cpi	r24, 0x02	; 2
    1780:	61 f0       	breq	.+24     	; 0x179a <pwm_start+0x44>
    1782:	18 f4       	brcc	.+6      	; 0x178a <pwm_start+0x34>
    1784:	81 30       	cpi	r24, 0x01	; 1
    1786:	31 f0       	breq	.+12     	; 0x1794 <pwm_start+0x3e>
    1788:	1b c0       	rjmp	.+54     	; 0x17c0 <pwm_start+0x6a>
    178a:	83 30       	cpi	r24, 0x03	; 3
    178c:	49 f0       	breq	.+18     	; 0x17a0 <pwm_start+0x4a>
    178e:	84 30       	cpi	r24, 0x04	; 4
    1790:	51 f0       	breq	.+20     	; 0x17a6 <pwm_start+0x50>
    1792:	16 c0       	rjmp	.+44     	; 0x17c0 <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    1794:	20 af       	std	Z+56, r18	; 0x38
    1796:	31 af       	std	Z+57, r19	; 0x39
    1798:	13 c0       	rjmp	.+38     	; 0x17c0 <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    179a:	22 af       	std	Z+58, r18	; 0x3a
    179c:	33 af       	std	Z+59, r19	; 0x3b
    179e:	10 c0       	rjmp	.+32     	; 0x17c0 <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    17a0:	24 af       	std	Z+60, r18	; 0x3c
    17a2:	35 af       	std	Z+61, r19	; 0x3d
    17a4:	0d c0       	rjmp	.+26     	; 0x17c0 <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    17a6:	26 af       	std	Z+62, r18	; 0x3e
    17a8:	37 af       	std	Z+63, r19	; 0x3f
    17aa:	0a c0       	rjmp	.+20     	; 0x17c0 <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    17ac:	81 30       	cpi	r24, 0x01	; 1
    17ae:	19 f0       	breq	.+6      	; 0x17b6 <pwm_start+0x60>
    17b0:	82 30       	cpi	r24, 0x02	; 2
    17b2:	21 f0       	breq	.+8      	; 0x17bc <pwm_start+0x66>
    17b4:	05 c0       	rjmp	.+10     	; 0x17c0 <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    17b6:	20 af       	std	Z+56, r18	; 0x38
    17b8:	31 af       	std	Z+57, r19	; 0x39
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    17bc:	22 af       	std	Z+58, r18	; 0x3a
    17be:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    17c0:	8d 81       	ldd	r24, Y+5	; 0x05
    17c2:	9e 81       	ldd	r25, Y+6	; 0x06
    17c4:	e8 81       	ld	r30, Y
    17c6:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    17c8:	86 a3       	std	Z+38, r24	; 0x26
    17ca:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    17cc:	8b 81       	ldd	r24, Y+3	; 0x03
    17ce:	e8 81       	ld	r30, Y
    17d0:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    17d2:	e6 fd       	sbrc	r30, 6
    17d4:	04 c0       	rjmp	.+8      	; 0x17de <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    17d6:	91 81       	ldd	r25, Z+1	; 0x01
    17d8:	89 2b       	or	r24, r25
    17da:	81 83       	std	Z+1, r24	; 0x01
    17dc:	04 c0       	rjmp	.+8      	; 0x17e6 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    17de:	91 81       	ldd	r25, Z+1	; 0x01
    17e0:	80 73       	andi	r24, 0x30	; 48
    17e2:	89 2b       	or	r24, r25
    17e4:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    17e6:	e8 81       	ld	r30, Y
    17e8:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    17ea:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    17ec:	80 7f       	andi	r24, 0xF0	; 240
    17ee:	9c 81       	ldd	r25, Y+4	; 0x04
    17f0:	89 2b       	or	r24, r25
    17f2:	80 83       	st	Z, r24
}
    17f4:	df 91       	pop	r29
    17f6:	cf 91       	pop	r28
    17f8:	08 95       	ret

000017fa <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    17fa:	04 c0       	rjmp	.+8      	; 0x1804 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    17fc:	61 50       	subi	r22, 0x01	; 1
    17fe:	71 09       	sbc	r23, r1
    1800:	81 09       	sbc	r24, r1
    1802:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    1804:	61 15       	cp	r22, r1
    1806:	71 05       	cpc	r23, r1
    1808:	81 05       	cpc	r24, r1
    180a:	91 05       	cpc	r25, r1
    180c:	b9 f7       	brne	.-18     	; 0x17fc <__portable_avr_delay_cycles+0x2>
    180e:	08 95       	ret

00001810 <st7565r_init>:
 * Call this function to initialize the hardware interface and the LCD
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void st7565r_init(void)
{
    1810:	bf 92       	push	r11
    1812:	cf 92       	push	r12
    1814:	df 92       	push	r13
    1816:	ef 92       	push	r14
    1818:	ff 92       	push	r15
    181a:	0f 93       	push	r16
    181c:	1f 93       	push	r17
    181e:	cf 93       	push	r28
    1820:	df 93       	push	r29
    1822:	1f 92       	push	r1
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1828:	00 e0       	ldi	r16, 0x00	; 0
    182a:	16 e0       	ldi	r17, 0x06	; 6
    182c:	68 94       	set
    182e:	ff 24       	eor	r15, r15
    1830:	f3 f8       	bld	r15, 3
    1832:	f8 01       	movw	r30, r16
    1834:	f6 82       	std	Z+6, r15	; 0x06
 * function, this command will control the RST pin.
 */
static inline void st7565r_hard_reset(void)
{
	ioport_set_pin_low(ST7565R_RESET_PIN);
	delay_us(10);
    1836:	6e e0       	ldi	r22, 0x0E	; 14
    1838:	70 e0       	ldi	r23, 0x00	; 0
    183a:	80 e0       	ldi	r24, 0x00	; 0
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	dd df       	rcall	.-70     	; 0x17fa <__portable_avr_delay_cycles>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1840:	f8 01       	movw	r30, r16
    1842:	f5 82       	std	Z+5, r15	; 0x05
	ioport_set_pin_high(ST7565R_RESET_PIN);
	delay_us(10);
    1844:	6e e0       	ldi	r22, 0x0E	; 14
    1846:	70 e0       	ldi	r23, 0x00	; 0
    1848:	80 e0       	ldi	r24, 0x00	; 0
    184a:	90 e0       	ldi	r25, 0x00	; 0
    184c:	d6 df       	rcall	.-84     	; 0x17fa <__portable_avr_delay_cycles>
	spi_flags_t spi_flags = SPI_MODE_3;
	board_spi_select_id_t spi_select_id = 0;
#endif

#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {
    184e:	0f 2e       	mov	r0, r31
    1850:	fb e2       	ldi	r31, 0x2B	; 43
    1852:	bf 2e       	mov	r11, r31
    1854:	f0 2d       	mov	r31, r0
    1856:	b9 82       	std	Y+1, r11	; 0x01
		.id = ST7565R_CS_PIN,
	};
	usart_spi_init(ST7565R_USART_SPI);
    1858:	80 ea       	ldi	r24, 0xA0	; 160
    185a:	99 e0       	ldi	r25, 0x09	; 9
    185c:	6c d4       	rcall	.+2264   	; 0x2136 <usart_spi_init>
	usart_spi_setup_device(ST7565R_USART_SPI, &device, spi_flags,
    185e:	c1 2c       	mov	r12, r1
    1860:	d1 2c       	mov	r13, r1
    1862:	76 01       	movw	r14, r12
    1864:	00 e4       	ldi	r16, 0x40	; 64
    1866:	12 e4       	ldi	r17, 0x42	; 66
    1868:	2f e0       	ldi	r18, 0x0F	; 15
    186a:	30 e0       	ldi	r19, 0x00	; 0
    186c:	43 e0       	ldi	r20, 0x03	; 3
    186e:	be 01       	movw	r22, r28
    1870:	6f 5f       	subi	r22, 0xFF	; 255
    1872:	7f 4f       	sbci	r23, 0xFF	; 255
    1874:	80 ea       	ldi	r24, 0xA0	; 160
    1876:	99 e0       	ldi	r25, 0x09	; 9
    1878:	8d d4       	rcall	.+2330   	; 0x2194 <usart_spi_setup_device>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    187a:	00 e6       	ldi	r16, 0x60	; 96
    187c:	16 e0       	ldi	r17, 0x06	; 6
    187e:	ff 24       	eor	r15, r15
    1880:	f3 94       	inc	r15
    1882:	f8 01       	movw	r30, r16
    1884:	f6 82       	std	Z+6, r15	; 0x06
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1886:	b9 82       	std	Y+1, r11	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1888:	be 01       	movw	r22, r28
    188a:	6f 5f       	subi	r22, 0xFF	; 255
    188c:	7f 4f       	sbci	r23, 0xFF	; 255
    188e:	80 ea       	ldi	r24, 0xA0	; 160
    1890:	99 e0       	ldi	r25, 0x09	; 9
    1892:	9a d4       	rcall	.+2356   	; 0x21c8 <usart_spi_select_device>
    1894:	f8 01       	movw	r30, r16
    1896:	f6 82       	std	Z+6, r15	; 0x06
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1898:	e0 ea       	ldi	r30, 0xA0	; 160
    189a:	f9 e0       	ldi	r31, 0x09	; 9
    189c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    189e:	85 ff       	sbrs	r24, 5
    18a0:	fd cf       	rjmp	.-6      	; 0x189c <st7565r_init+0x8c>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    18a2:	80 ea       	ldi	r24, 0xA0	; 160
    18a4:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    18a8:	e0 ea       	ldi	r30, 0xA0	; 160
    18aa:	f9 e0       	ldi	r31, 0x09	; 9
    18ac:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    18ae:	86 ff       	sbrs	r24, 6
    18b0:	fd cf       	rjmp	.-6      	; 0x18ac <st7565r_init+0x9c>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    18b2:	e0 ea       	ldi	r30, 0xA0	; 160
    18b4:	f9 e0       	ldi	r31, 0x09	; 9
    18b6:	80 e4       	ldi	r24, 0x40	; 64
    18b8:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    18ba:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    18bc:	be 01       	movw	r22, r28
    18be:	6f 5f       	subi	r22, 0xFF	; 255
    18c0:	7f 4f       	sbci	r23, 0xFF	; 255
    18c2:	80 ea       	ldi	r24, 0xA0	; 160
    18c4:	99 e0       	ldi	r25, 0x09	; 9
    18c6:	96 d4       	rcall	.+2348   	; 0x21f4 <usart_spi_deselect_device>
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    18c8:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    18ca:	89 83       	std	Y+1, r24	; 0x01
    18cc:	be 01       	movw	r22, r28
    18ce:	6f 5f       	subi	r22, 0xFF	; 255
    18d0:	7f 4f       	sbci	r23, 0xFF	; 255
    18d2:	80 ea       	ldi	r24, 0xA0	; 160
    18d4:	99 e0       	ldi	r25, 0x09	; 9
    18d6:	78 d4       	rcall	.+2288   	; 0x21c8 <usart_spi_select_device>
    18d8:	81 e0       	ldi	r24, 0x01	; 1
    18da:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    18de:	e0 ea       	ldi	r30, 0xA0	; 160
    18e0:	f9 e0       	ldi	r31, 0x09	; 9
    18e2:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    18e4:	85 ff       	sbrs	r24, 5
    18e6:	fd cf       	rjmp	.-6      	; 0x18e2 <st7565r_init+0xd2>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    18e8:	86 ea       	ldi	r24, 0xA6	; 166
    18ea:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    18ee:	e0 ea       	ldi	r30, 0xA0	; 160
    18f0:	f9 e0       	ldi	r31, 0x09	; 9
    18f2:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    18f4:	86 ff       	sbrs	r24, 6
    18f6:	fd cf       	rjmp	.-6      	; 0x18f2 <st7565r_init+0xe2>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    18f8:	e0 ea       	ldi	r30, 0xA0	; 160
    18fa:	f9 e0       	ldi	r31, 0x09	; 9
    18fc:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    18fe:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1900:	80 81       	ld	r24, Z
    1902:	be 01       	movw	r22, r28
    1904:	6f 5f       	subi	r22, 0xFF	; 255
    1906:	7f 4f       	sbci	r23, 0xFF	; 255
    1908:	80 ea       	ldi	r24, 0xA0	; 160
    190a:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    190c:	73 d4       	rcall	.+2278   	; 0x21f4 <usart_spi_deselect_device>
    190e:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1910:	89 83       	std	Y+1, r24	; 0x01
    1912:	be 01       	movw	r22, r28
    1914:	6f 5f       	subi	r22, 0xFF	; 255
    1916:	7f 4f       	sbci	r23, 0xFF	; 255
    1918:	80 ea       	ldi	r24, 0xA0	; 160
    191a:	99 e0       	ldi	r25, 0x09	; 9
    191c:	55 d4       	rcall	.+2218   	; 0x21c8 <usart_spi_select_device>
    191e:	81 e0       	ldi	r24, 0x01	; 1
    1920:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1924:	e0 ea       	ldi	r30, 0xA0	; 160
    1926:	f9 e0       	ldi	r31, 0x09	; 9
    1928:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    192a:	85 ff       	sbrs	r24, 5
    192c:	fd cf       	rjmp	.-6      	; 0x1928 <st7565r_init+0x118>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    192e:	88 ec       	ldi	r24, 0xC8	; 200
    1930:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1934:	e0 ea       	ldi	r30, 0xA0	; 160
    1936:	f9 e0       	ldi	r31, 0x09	; 9
    1938:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    193a:	86 ff       	sbrs	r24, 6
    193c:	fd cf       	rjmp	.-6      	; 0x1938 <st7565r_init+0x128>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    193e:	e0 ea       	ldi	r30, 0xA0	; 160
    1940:	f9 e0       	ldi	r31, 0x09	; 9
    1942:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1944:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1946:	80 81       	ld	r24, Z
    1948:	be 01       	movw	r22, r28
    194a:	6f 5f       	subi	r22, 0xFF	; 255
    194c:	7f 4f       	sbci	r23, 0xFF	; 255
    194e:	80 ea       	ldi	r24, 0xA0	; 160
    1950:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1952:	50 d4       	rcall	.+2208   	; 0x21f4 <usart_spi_deselect_device>
    1954:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1956:	89 83       	std	Y+1, r24	; 0x01
    1958:	be 01       	movw	r22, r28
    195a:	6f 5f       	subi	r22, 0xFF	; 255
    195c:	7f 4f       	sbci	r23, 0xFF	; 255
    195e:	80 ea       	ldi	r24, 0xA0	; 160
    1960:	99 e0       	ldi	r25, 0x09	; 9
    1962:	32 d4       	rcall	.+2148   	; 0x21c8 <usart_spi_select_device>
    1964:	81 e0       	ldi	r24, 0x01	; 1
    1966:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    196a:	e0 ea       	ldi	r30, 0xA0	; 160
    196c:	f9 e0       	ldi	r31, 0x09	; 9
    196e:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1970:	85 ff       	sbrs	r24, 5
    1972:	fd cf       	rjmp	.-6      	; 0x196e <st7565r_init+0x15e>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1974:	82 ea       	ldi	r24, 0xA2	; 162
    1976:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    197a:	e0 ea       	ldi	r30, 0xA0	; 160
    197c:	f9 e0       	ldi	r31, 0x09	; 9
    197e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1980:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1982:	fd cf       	rjmp	.-6      	; 0x197e <st7565r_init+0x16e>
    1984:	e0 ea       	ldi	r30, 0xA0	; 160
    1986:	f9 e0       	ldi	r31, 0x09	; 9
    1988:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    198a:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    198c:	80 81       	ld	r24, Z
    198e:	be 01       	movw	r22, r28
    1990:	6f 5f       	subi	r22, 0xFF	; 255
    1992:	7f 4f       	sbci	r23, 0xFF	; 255
    1994:	80 ea       	ldi	r24, 0xA0	; 160
    1996:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1998:	2d d4       	rcall	.+2138   	; 0x21f4 <usart_spi_deselect_device>
    199a:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    199c:	89 83       	std	Y+1, r24	; 0x01
    199e:	be 01       	movw	r22, r28
    19a0:	6f 5f       	subi	r22, 0xFF	; 255
    19a2:	7f 4f       	sbci	r23, 0xFF	; 255
    19a4:	80 ea       	ldi	r24, 0xA0	; 160
    19a6:	99 e0       	ldi	r25, 0x09	; 9
    19a8:	0f d4       	rcall	.+2078   	; 0x21c8 <usart_spi_select_device>
    19aa:	81 e0       	ldi	r24, 0x01	; 1
    19ac:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    19b0:	e0 ea       	ldi	r30, 0xA0	; 160
    19b2:	f9 e0       	ldi	r31, 0x09	; 9
    19b4:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    19b6:	85 ff       	sbrs	r24, 5
    19b8:	fd cf       	rjmp	.-6      	; 0x19b4 <st7565r_init+0x1a4>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    19ba:	8f e2       	ldi	r24, 0x2F	; 47
    19bc:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    19c0:	e0 ea       	ldi	r30, 0xA0	; 160
    19c2:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    19c4:	81 81       	ldd	r24, Z+1	; 0x01
    19c6:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    19c8:	fd cf       	rjmp	.-6      	; 0x19c4 <st7565r_init+0x1b4>
    19ca:	e0 ea       	ldi	r30, 0xA0	; 160
    19cc:	f9 e0       	ldi	r31, 0x09	; 9
    19ce:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    19d0:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    19d2:	80 81       	ld	r24, Z
    19d4:	be 01       	movw	r22, r28
    19d6:	6f 5f       	subi	r22, 0xFF	; 255
    19d8:	7f 4f       	sbci	r23, 0xFF	; 255
    19da:	80 ea       	ldi	r24, 0xA0	; 160
    19dc:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    19de:	0a d4       	rcall	.+2068   	; 0x21f4 <usart_spi_deselect_device>
    19e0:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    19e2:	89 83       	std	Y+1, r24	; 0x01
    19e4:	be 01       	movw	r22, r28
    19e6:	6f 5f       	subi	r22, 0xFF	; 255
    19e8:	7f 4f       	sbci	r23, 0xFF	; 255
    19ea:	80 ea       	ldi	r24, 0xA0	; 160
    19ec:	99 e0       	ldi	r25, 0x09	; 9
    19ee:	ec d3       	rcall	.+2008   	; 0x21c8 <usart_spi_select_device>
    19f0:	81 e0       	ldi	r24, 0x01	; 1
    19f2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    19f6:	e0 ea       	ldi	r30, 0xA0	; 160
    19f8:	f9 e0       	ldi	r31, 0x09	; 9
    19fa:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    19fc:	85 ff       	sbrs	r24, 5
    19fe:	fd cf       	rjmp	.-6      	; 0x19fa <st7565r_init+0x1ea>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1a00:	88 ef       	ldi	r24, 0xF8	; 248
    1a02:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1a06:	e0 ea       	ldi	r30, 0xA0	; 160
    1a08:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1a0a:	81 81       	ldd	r24, Z+1	; 0x01
    1a0c:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1a0e:	fd cf       	rjmp	.-6      	; 0x1a0a <st7565r_init+0x1fa>
    1a10:	e0 ea       	ldi	r30, 0xA0	; 160
    1a12:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1a14:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1a16:	81 83       	std	Z+1, r24	; 0x01
    1a18:	80 81       	ld	r24, Z
    1a1a:	be 01       	movw	r22, r28
    1a1c:	6f 5f       	subi	r22, 0xFF	; 255
    1a1e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a20:	80 ea       	ldi	r24, 0xA0	; 160
    1a22:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1a24:	e7 d3       	rcall	.+1998   	; 0x21f4 <usart_spi_deselect_device>
    1a26:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1a28:	89 83       	std	Y+1, r24	; 0x01
    1a2a:	be 01       	movw	r22, r28
    1a2c:	6f 5f       	subi	r22, 0xFF	; 255
    1a2e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a30:	80 ea       	ldi	r24, 0xA0	; 160
    1a32:	99 e0       	ldi	r25, 0x09	; 9
    1a34:	c9 d3       	rcall	.+1938   	; 0x21c8 <usart_spi_select_device>
    1a36:	81 e0       	ldi	r24, 0x01	; 1
    1a38:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1a3c:	e0 ea       	ldi	r30, 0xA0	; 160
    1a3e:	f9 e0       	ldi	r31, 0x09	; 9
    1a40:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1a42:	85 ff       	sbrs	r24, 5
    1a44:	fd cf       	rjmp	.-6      	; 0x1a40 <st7565r_init+0x230>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1a46:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1a4a:	e0 ea       	ldi	r30, 0xA0	; 160
    1a4c:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1a4e:	81 81       	ldd	r24, Z+1	; 0x01
    1a50:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1a52:	fd cf       	rjmp	.-6      	; 0x1a4e <st7565r_init+0x23e>
    1a54:	e0 ea       	ldi	r30, 0xA0	; 160
    1a56:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1a58:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1a5a:	81 83       	std	Z+1, r24	; 0x01
    1a5c:	80 81       	ld	r24, Z
    1a5e:	be 01       	movw	r22, r28
    1a60:	6f 5f       	subi	r22, 0xFF	; 255
    1a62:	7f 4f       	sbci	r23, 0xFF	; 255
    1a64:	80 ea       	ldi	r24, 0xA0	; 160
    1a66:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1a68:	c5 d3       	rcall	.+1930   	; 0x21f4 <usart_spi_deselect_device>
    1a6a:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1a6c:	89 83       	std	Y+1, r24	; 0x01
    1a6e:	be 01       	movw	r22, r28
    1a70:	6f 5f       	subi	r22, 0xFF	; 255
    1a72:	7f 4f       	sbci	r23, 0xFF	; 255
    1a74:	80 ea       	ldi	r24, 0xA0	; 160
    1a76:	99 e0       	ldi	r25, 0x09	; 9
    1a78:	a7 d3       	rcall	.+1870   	; 0x21c8 <usart_spi_select_device>
    1a7a:	81 e0       	ldi	r24, 0x01	; 1
    1a7c:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1a80:	e0 ea       	ldi	r30, 0xA0	; 160
    1a82:	f9 e0       	ldi	r31, 0x09	; 9
    1a84:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1a86:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1a88:	fd cf       	rjmp	.-6      	; 0x1a84 <st7565r_init+0x274>
    1a8a:	81 e2       	ldi	r24, 0x21	; 33
    1a8c:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1a90:	e0 ea       	ldi	r30, 0xA0	; 160
    1a92:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1a94:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1a96:	86 ff       	sbrs	r24, 6
    1a98:	fd cf       	rjmp	.-6      	; 0x1a94 <st7565r_init+0x284>
    1a9a:	e0 ea       	ldi	r30, 0xA0	; 160
    1a9c:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1a9e:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1aa0:	81 83       	std	Z+1, r24	; 0x01
    1aa2:	80 81       	ld	r24, Z
    1aa4:	be 01       	movw	r22, r28
    1aa6:	6f 5f       	subi	r22, 0xFF	; 255
    1aa8:	7f 4f       	sbci	r23, 0xFF	; 255
    1aaa:	80 ea       	ldi	r24, 0xA0	; 160
    1aac:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1aae:	a2 d3       	rcall	.+1860   	; 0x21f4 <usart_spi_deselect_device>
    1ab0:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1ab2:	89 83       	std	Y+1, r24	; 0x01
    1ab4:	be 01       	movw	r22, r28
    1ab6:	6f 5f       	subi	r22, 0xFF	; 255
    1ab8:	7f 4f       	sbci	r23, 0xFF	; 255
    1aba:	80 ea       	ldi	r24, 0xA0	; 160
    1abc:	99 e0       	ldi	r25, 0x09	; 9
    1abe:	84 d3       	rcall	.+1800   	; 0x21c8 <usart_spi_select_device>
    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1ac6:	e0 ea       	ldi	r30, 0xA0	; 160
    1ac8:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1aca:	81 81       	ldd	r24, Z+1	; 0x01
    1acc:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1ace:	fd cf       	rjmp	.-6      	; 0x1aca <st7565r_init+0x2ba>
    1ad0:	81 e8       	ldi	r24, 0x81	; 129
    1ad2:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1ad6:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1ad8:	f9 e0       	ldi	r31, 0x09	; 9
    1ada:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1adc:	86 ff       	sbrs	r24, 6
    1ade:	fd cf       	rjmp	.-6      	; 0x1ada <st7565r_init+0x2ca>
    1ae0:	e0 ea       	ldi	r30, 0xA0	; 160
    1ae2:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1ae4:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1ae6:	81 83       	std	Z+1, r24	; 0x01
    1ae8:	80 81       	ld	r24, Z
    1aea:	be 01       	movw	r22, r28
    1aec:	6f 5f       	subi	r22, 0xFF	; 255
    1aee:	7f 4f       	sbci	r23, 0xFF	; 255
    1af0:	80 ea       	ldi	r24, 0xA0	; 160
    1af2:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1af4:	7f d3       	rcall	.+1790   	; 0x21f4 <usart_spi_deselect_device>
    1af6:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1af8:	89 83       	std	Y+1, r24	; 0x01
    1afa:	be 01       	movw	r22, r28
    1afc:	6f 5f       	subi	r22, 0xFF	; 255
    1afe:	7f 4f       	sbci	r23, 0xFF	; 255
    1b00:	80 ea       	ldi	r24, 0xA0	; 160
    1b02:	99 e0       	ldi	r25, 0x09	; 9
    1b04:	61 d3       	rcall	.+1730   	; 0x21c8 <usart_spi_select_device>
    1b06:	81 e0       	ldi	r24, 0x01	; 1
    1b08:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1b0c:	e0 ea       	ldi	r30, 0xA0	; 160
    1b0e:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1b10:	81 81       	ldd	r24, Z+1	; 0x01
    1b12:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1b14:	fd cf       	rjmp	.-6      	; 0x1b10 <st7565r_init+0x300>
    1b16:	89 e3       	ldi	r24, 0x39	; 57
    1b18:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1b1c:	e0 ea       	ldi	r30, 0xA0	; 160
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1b1e:	f9 e0       	ldi	r31, 0x09	; 9
    1b20:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1b22:	86 ff       	sbrs	r24, 6
    1b24:	fd cf       	rjmp	.-6      	; 0x1b20 <st7565r_init+0x310>
    1b26:	e0 ea       	ldi	r30, 0xA0	; 160
    1b28:	f9 e0       	ldi	r31, 0x09	; 9
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1b2a:	80 e4       	ldi	r24, 0x40	; 64
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1b2c:	81 83       	std	Z+1, r24	; 0x01
    1b2e:	80 81       	ld	r24, Z
    1b30:	be 01       	movw	r22, r28
    1b32:	6f 5f       	subi	r22, 0xFF	; 255
    1b34:	7f 4f       	sbci	r23, 0xFF	; 255
    1b36:	80 ea       	ldi	r24, 0xA0	; 160
    1b38:	99 e0       	ldi	r25, 0x09	; 9
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1b3a:	5c d3       	rcall	.+1720   	; 0x21f4 <usart_spi_deselect_device>
    1b3c:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1b3e:	89 83       	std	Y+1, r24	; 0x01
    1b40:	be 01       	movw	r22, r28
    1b42:	6f 5f       	subi	r22, 0xFF	; 255
    1b44:	7f 4f       	sbci	r23, 0xFF	; 255
    1b46:	80 ea       	ldi	r24, 0xA0	; 160
    1b48:	99 e0       	ldi	r25, 0x09	; 9
    1b4a:	3e d3       	rcall	.+1660   	; 0x21c8 <usart_spi_select_device>
    1b4c:	81 e0       	ldi	r24, 0x01	; 1
    1b4e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1b52:	e0 ea       	ldi	r30, 0xA0	; 160
    1b54:	f9 e0       	ldi	r31, 0x09	; 9
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1b56:	81 81       	ldd	r24, Z+1	; 0x01
    1b58:	85 ff       	sbrs	r24, 5
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1b5a:	fd cf       	rjmp	.-6      	; 0x1b56 <st7565r_init+0x346>
    1b5c:	8f ea       	ldi	r24, 0xAF	; 175
    1b5e:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1b62:	e0 ea       	ldi	r30, 0xA0	; 160
    1b64:	f9 e0       	ldi	r31, 0x09	; 9
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1b66:	81 81       	ldd	r24, Z+1	; 0x01
    1b68:	86 ff       	sbrs	r24, 6
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1b6a:	fd cf       	rjmp	.-6      	; 0x1b66 <st7565r_init+0x356>
    1b6c:	e0 ea       	ldi	r30, 0xA0	; 160
    1b6e:	f9 e0       	ldi	r31, 0x09	; 9
    1b70:	80 e4       	ldi	r24, 0x40	; 64
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1b72:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1b74:	80 81       	ld	r24, Z
    1b76:	be 01       	movw	r22, r28
    1b78:	6f 5f       	subi	r22, 0xFF	; 255
    1b7a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b7c:	80 ea       	ldi	r24, 0xA0	; 160
    1b7e:	99 e0       	ldi	r25, 0x09	; 9
    1b80:	39 d3       	rcall	.+1650   	; 0x21f4 <usart_spi_deselect_device>
	is set to the defined min*/
	st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);

	// Turn on the display
	st7565r_display_on();
}
    1b82:	0f 90       	pop	r0
    1b84:	df 91       	pop	r29
    1b86:	cf 91       	pop	r28
    1b88:	1f 91       	pop	r17
    1b8a:	0f 91       	pop	r16
    1b8c:	ff 90       	pop	r15
    1b8e:	ef 90       	pop	r14
    1b90:	df 90       	pop	r13
    1b92:	cf 90       	pop	r12
    1b94:	bf 90       	pop	r11
    1b96:	08 95       	ret

00001b98 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    1b98:	cf 93       	push	r28
    1b9a:	df 93       	push	r29
    1b9c:	1f 92       	push	r1
    1b9e:	1f 92       	push	r1
    1ba0:	cd b7       	in	r28, 0x3d	; 61
    1ba2:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1ba4:	8f ef       	ldi	r24, 0xFF	; 255
    1ba6:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    1baa:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    1bae:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    1bb2:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    1bb6:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    1bba:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    1bbe:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    1bc2:	6c e0       	ldi	r22, 0x0C	; 12
    1bc4:	81 e4       	ldi	r24, 0x41	; 65
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	c7 d6       	rcall	.+3470   	; 0x2958 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1bca:	8f b7       	in	r24, 0x3f	; 63
    1bcc:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    1bce:	f8 94       	cli
	return flags;
    1bd0:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1bd2:	e0 e5       	ldi	r30, 0x50	; 80
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	82 60       	ori	r24, 0x02	; 2
    1bda:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1bdc:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1bde:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1be0:	81 ff       	sbrs	r24, 1
    1be2:	fd cf       	rjmp	.-6      	; 0x1bde <sysclk_init+0x46>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    1be4:	61 e0       	ldi	r22, 0x01	; 1
    1be6:	80 e4       	ldi	r24, 0x40	; 64
    1be8:	90 e0       	ldi	r25, 0x00	; 0
    1bea:	b6 d6       	rcall	.+3436   	; 0x2958 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1bec:	8f b7       	in	r24, 0x3f	; 63
    1bee:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1bf0:	f8 94       	cli
	return flags;
    1bf2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    1bf4:	e0 e5       	ldi	r30, 0x50	; 80
    1bf6:	f0 e0       	ldi	r31, 0x00	; 0
    1bf8:	80 81       	ld	r24, Z
    1bfa:	8e 7f       	andi	r24, 0xFE	; 254
    1bfc:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1bfe:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    1c00:	0f 90       	pop	r0
    1c02:	0f 90       	pop	r0
    1c04:	df 91       	pop	r29
    1c06:	cf 91       	pop	r28
    1c08:	08 95       	ret

00001c0a <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1c0a:	cf 93       	push	r28
    1c0c:	df 93       	push	r29
    1c0e:	1f 92       	push	r1
    1c10:	cd b7       	in	r28, 0x3d	; 61
    1c12:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c14:	9f b7       	in	r25, 0x3f	; 63
    1c16:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1c18:	f8 94       	cli
	return flags;
    1c1a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1c1c:	e8 2f       	mov	r30, r24
    1c1e:	f0 e0       	ldi	r31, 0x00	; 0
    1c20:	e0 59       	subi	r30, 0x90	; 144
    1c22:	ff 4f       	sbci	r31, 0xFF	; 255
    1c24:	60 95       	com	r22
    1c26:	80 81       	ld	r24, Z
    1c28:	68 23       	and	r22, r24
    1c2a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c2c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1c2e:	0f 90       	pop	r0
    1c30:	df 91       	pop	r29
    1c32:	cf 91       	pop	r28
    1c34:	08 95       	ret

00001c36 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    1c36:	cf 93       	push	r28
    1c38:	df 93       	push	r29
    1c3a:	1f 92       	push	r1
    1c3c:	cd b7       	in	r28, 0x3d	; 61
    1c3e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c40:	9f b7       	in	r25, 0x3f	; 63
    1c42:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1c44:	f8 94       	cli
	return flags;
    1c46:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1c48:	e8 2f       	mov	r30, r24
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	e0 59       	subi	r30, 0x90	; 144
    1c4e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c50:	80 81       	ld	r24, Z
    1c52:	68 2b       	or	r22, r24
    1c54:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c56:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1c58:	0f 90       	pop	r0
    1c5a:	df 91       	pop	r29
    1c5c:	cf 91       	pop	r28
    1c5e:	08 95       	ret

00001c60 <gfx_mono_st7565r_put_byte>:
	gfx_mono_st7565r_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_st7565r_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
    1c60:	ff 92       	push	r15
    1c62:	0f 93       	push	r16
    1c64:	1f 93       	push	r17
    1c66:	cf 93       	push	r28
    1c68:	df 93       	push	r29
    1c6a:	1f 92       	push	r1
    1c6c:	cd b7       	in	r28, 0x3d	; 61
    1c6e:	de b7       	in	r29, 0x3e	; 62
    1c70:	08 2f       	mov	r16, r24
    1c72:	f6 2e       	mov	r15, r22
    1c74:	14 2f       	mov	r17, r20
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_framebuffer_put_byte(page, column, data);
    1c76:	1a d1       	rcall	.+564    	; 0x1eac <gfx_mono_framebuffer_put_byte>
 */
static inline void st7565r_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
    1c78:	0f 70       	andi	r16, 0x0F	; 15
    1c7a:	00 6b       	ori	r16, 0xB0	; 176
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1c7c:	8b e2       	ldi	r24, 0x2B	; 43
    1c7e:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1c80:	be 01       	movw	r22, r28
    1c82:	6f 5f       	subi	r22, 0xFF	; 255
    1c84:	7f 4f       	sbci	r23, 0xFF	; 255
    1c86:	80 ea       	ldi	r24, 0xA0	; 160
    1c88:	99 e0       	ldi	r25, 0x09	; 9
    1c8a:	9e d2       	rcall	.+1340   	; 0x21c8 <usart_spi_select_device>
    1c8c:	81 e0       	ldi	r24, 0x01	; 1
    1c8e:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1c92:	e0 ea       	ldi	r30, 0xA0	; 160
    1c94:	f9 e0       	ldi	r31, 0x09	; 9
    1c96:	91 81       	ldd	r25, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1c98:	95 ff       	sbrs	r25, 5
    1c9a:	fd cf       	rjmp	.-6      	; 0x1c96 <gfx_mono_st7565r_put_byte+0x36>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1c9c:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1ca0:	e0 ea       	ldi	r30, 0xA0	; 160
    1ca2:	f9 e0       	ldi	r31, 0x09	; 9
    1ca4:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1ca6:	86 ff       	sbrs	r24, 6
    1ca8:	fd cf       	rjmp	.-6      	; 0x1ca4 <gfx_mono_st7565r_put_byte+0x44>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1caa:	e0 ea       	ldi	r30, 0xA0	; 160
    1cac:	f9 e0       	ldi	r31, 0x09	; 9
    1cae:	80 e4       	ldi	r24, 0x40	; 64
    1cb0:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1cb2:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1cb4:	be 01       	movw	r22, r28
    1cb6:	6f 5f       	subi	r22, 0xFF	; 255
    1cb8:	7f 4f       	sbci	r23, 0xFF	; 255
    1cba:	80 ea       	ldi	r24, 0xA0	; 160
    1cbc:	99 e0       	ldi	r25, 0x09	; 9
    1cbe:	9a d2       	rcall	.+1332   	; 0x21f4 <usart_spi_deselect_device>
 */
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
    1cc0:	0f 2d       	mov	r16, r15
    1cc2:	0f 77       	andi	r16, 0x7F	; 127
    1cc4:	02 95       	swap	r16
    1cc6:	0f 70       	andi	r16, 0x0F	; 15
    1cc8:	00 61       	ori	r16, 0x10	; 16
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1cca:	8b e2       	ldi	r24, 0x2B	; 43
    1ccc:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1cce:	be 01       	movw	r22, r28
    1cd0:	6f 5f       	subi	r22, 0xFF	; 255
    1cd2:	7f 4f       	sbci	r23, 0xFF	; 255
    1cd4:	80 ea       	ldi	r24, 0xA0	; 160
    1cd6:	99 e0       	ldi	r25, 0x09	; 9
    1cd8:	77 d2       	rcall	.+1262   	; 0x21c8 <usart_spi_select_device>
    1cda:	81 e0       	ldi	r24, 0x01	; 1
    1cdc:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1ce0:	e0 ea       	ldi	r30, 0xA0	; 160
    1ce2:	f9 e0       	ldi	r31, 0x09	; 9
    1ce4:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1ce6:	85 ff       	sbrs	r24, 5
    1ce8:	fd cf       	rjmp	.-6      	; 0x1ce4 <gfx_mono_st7565r_put_byte+0x84>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1cea:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1cee:	e0 ea       	ldi	r30, 0xA0	; 160
    1cf0:	f9 e0       	ldi	r31, 0x09	; 9
    1cf2:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1cf4:	86 ff       	sbrs	r24, 6
    1cf6:	fd cf       	rjmp	.-6      	; 0x1cf2 <gfx_mono_st7565r_put_byte+0x92>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1cf8:	e0 ea       	ldi	r30, 0xA0	; 160
    1cfa:	f9 e0       	ldi	r31, 0x09	; 9
    1cfc:	80 e4       	ldi	r24, 0x40	; 64
    1cfe:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1d00:	80 81       	ld	r24, Z
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1d02:	be 01       	movw	r22, r28
    1d04:	6f 5f       	subi	r22, 0xFF	; 255
    1d06:	7f 4f       	sbci	r23, 0xFF	; 255
    1d08:	80 ea       	ldi	r24, 0xA0	; 160
    1d0a:	99 e0       	ldi	r25, 0x09	; 9
    1d0c:	73 d2       	rcall	.+1254   	; 0x21f4 <usart_spi_deselect_device>
static inline void st7565r_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
	st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
    1d0e:	0f 2d       	mov	r16, r15
    1d10:	0f 70       	andi	r16, 0x0F	; 15
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1d12:	8b e2       	ldi	r24, 0x2B	; 43
    1d14:	89 83       	std	Y+1, r24	; 0x01
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1d16:	be 01       	movw	r22, r28
    1d18:	6f 5f       	subi	r22, 0xFF	; 255
    1d1a:	7f 4f       	sbci	r23, 0xFF	; 255
    1d1c:	80 ea       	ldi	r24, 0xA0	; 160
    1d1e:	99 e0       	ldi	r25, 0x09	; 9
    1d20:	53 d2       	rcall	.+1190   	; 0x21c8 <usart_spi_select_device>
    1d22:	81 e0       	ldi	r24, 0x01	; 1
    1d24:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1d28:	e0 ea       	ldi	r30, 0xA0	; 160
    1d2a:	f9 e0       	ldi	r31, 0x09	; 9
    1d2c:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1d2e:	85 ff       	sbrs	r24, 5
    1d30:	fd cf       	rjmp	.-6      	; 0x1d2c <gfx_mono_st7565r_put_byte+0xcc>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1d32:	00 93 a0 09 	sts	0x09A0, r16	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1d36:	e0 ea       	ldi	r30, 0xA0	; 160
    1d38:	f9 e0       	ldi	r31, 0x09	; 9
    1d3a:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1d3c:	86 ff       	sbrs	r24, 6
    1d3e:	fd cf       	rjmp	.-6      	; 0x1d3a <gfx_mono_st7565r_put_byte+0xda>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1d40:	e0 ea       	ldi	r30, 0xA0	; 160
    1d42:	f9 e0       	ldi	r31, 0x09	; 9
    1d44:	80 e4       	ldi	r24, 0x40	; 64
    1d46:	81 83       	std	Z+1, r24	; 0x01
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1d48:	80 81       	ld	r24, Z
    1d4a:	be 01       	movw	r22, r28
    1d4c:	6f 5f       	subi	r22, 0xFF	; 255
    1d4e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d50:	80 ea       	ldi	r24, 0xA0	; 160
    1d52:	99 e0       	ldi	r25, 0x09	; 9
    1d54:	4f d2       	rcall	.+1182   	; 0x21f4 <usart_spi_deselect_device>
 * \param data the data to write
 */
static inline void st7565r_write_data(uint8_t data)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1d56:	8b e2       	ldi	r24, 0x2B	; 43
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1d58:	89 83       	std	Y+1, r24	; 0x01
    1d5a:	be 01       	movw	r22, r28
    1d5c:	6f 5f       	subi	r22, 0xFF	; 255
    1d5e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d60:	80 ea       	ldi	r24, 0xA0	; 160
    1d62:	99 e0       	ldi	r25, 0x09	; 9
    1d64:	31 d2       	rcall	.+1122   	; 0x21c8 <usart_spi_select_device>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1d66:	81 e0       	ldi	r24, 0x01	; 1
    1d68:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1d6c:	e0 ea       	ldi	r30, 0xA0	; 160
    1d6e:	f9 e0       	ldi	r31, 0x09	; 9
    1d70:	81 81       	ldd	r24, Z+1	; 0x01
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1d72:	85 ff       	sbrs	r24, 5
    1d74:	fd cf       	rjmp	.-6      	; 0x1d70 <gfx_mono_st7565r_put_byte+0x110>
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1d76:	10 93 a0 09 	sts	0x09A0, r17	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1d7a:	e0 ea       	ldi	r30, 0xA0	; 160
    1d7c:	f9 e0       	ldi	r31, 0x09	; 9
    1d7e:	81 81       	ldd	r24, Z+1	; 0x01
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1d80:	86 ff       	sbrs	r24, 6
    1d82:	fd cf       	rjmp	.-6      	; 0x1d7e <gfx_mono_st7565r_put_byte+0x11e>
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1d84:	e0 ea       	ldi	r30, 0xA0	; 160
    1d86:	f9 e0       	ldi	r31, 0x09	; 9
    1d88:	80 e4       	ldi	r24, 0x40	; 64
    1d8a:	81 83       	std	Z+1, r24	; 0x01
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1d8c:	80 81       	ld	r24, Z
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
	ioport_set_pin_high(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, data);
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1d94:	be 01       	movw	r22, r28
    1d96:	6f 5f       	subi	r22, 0xFF	; 255
    1d98:	7f 4f       	sbci	r23, 0xFF	; 255
    1d9a:	80 ea       	ldi	r24, 0xA0	; 160
    1d9c:	99 e0       	ldi	r25, 0x09	; 9
    1d9e:	2a d2       	rcall	.+1108   	; 0x21f4 <usart_spi_deselect_device>

	st7565r_set_page_address(page);
	st7565r_set_column_address(column);

	st7565r_write_data(data);
}
    1da0:	0f 90       	pop	r0
    1da2:	df 91       	pop	r29
    1da4:	cf 91       	pop	r28
    1da6:	1f 91       	pop	r17
    1da8:	0f 91       	pop	r16
    1daa:	ff 90       	pop	r15
    1dac:	08 95       	ret

00001dae <gfx_mono_st7565r_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
    1dae:	0f 93       	push	r16
    1db0:	1f 93       	push	r17
    1db2:	cf 93       	push	r28
    1db4:	df 93       	push	r29
    1db6:	1f 92       	push	r1
    1db8:	cd b7       	in	r28, 0x3d	; 61
    1dba:	de b7       	in	r29, 0x3e	; 62
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_ST7565R_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
    1dbc:	8a e8       	ldi	r24, 0x8A	; 138
    1dbe:	90 e2       	ldi	r25, 0x20	; 32
    1dc0:	70 d0       	rcall	.+224    	; 0x1ea2 <gfx_mono_set_framebuffer>
#endif

	/* Initialize the low-level display controller. */
	st7565r_init();
    1dc2:	26 dd       	rcall	.-1460   	; 0x1810 <st7565r_init>
    1dc4:	8b e2       	ldi	r24, 0x2B	; 43
 * \param command the command to write
 */
static inline void st7565r_write_command(uint8_t command)
{
#if defined(ST7565R_USART_SPI_INTERFACE)
	struct usart_spi_device device = {.id = ST7565R_CS_PIN};
    1dc6:	89 83       	std	Y+1, r24	; 0x01
    1dc8:	be 01       	movw	r22, r28
	usart_spi_select_device(ST7565R_USART_SPI, &device);
    1dca:	6f 5f       	subi	r22, 0xFF	; 255
    1dcc:	7f 4f       	sbci	r23, 0xFF	; 255
    1dce:	80 ea       	ldi	r24, 0xA0	; 160
    1dd0:	99 e0       	ldi	r25, 0x09	; 9
    1dd2:	fa d1       	rcall	.+1012   	; 0x21c8 <usart_spi_select_device>
    1dd4:	81 e0       	ldi	r24, 0x01	; 1
    1dd6:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
    1dda:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t * usart)
{
	return (usart)->STATUS & USART_DREIF_bm;
    1ddc:	f9 e0       	ldi	r31, 0x09	; 9
    1dde:	81 81       	ldd	r24, Z+1	; 0x01
    1de0:	85 ff       	sbrs	r24, 5
 * \return The received data
 */
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
    1de2:	fd cf       	rjmp	.-6      	; 0x1dde <gfx_mono_st7565r_init+0x30>
    1de4:	80 e4       	ldi	r24, 0x40	; 64
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t * usart, uint8_t txdata)
{
	(usart)->DATA = txdata;
    1de6:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
    1dea:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline bool usart_tx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_TXCIF_bm;
    1dec:	f9 e0       	ldi	r31, 0x09	; 9
    1dee:	81 81       	ldd	r24, Z+1	; 0x01
    1df0:	86 ff       	sbrs	r24, 6
static inline uint8_t usart_spi_transmit(USART_t * usart,
		uint8_t txdata)
{
	while (usart_data_register_is_empty(usart) == false);
	usart_put(usart, txdata);
	while (!usart_tx_is_complete(usart));
    1df2:	fd cf       	rjmp	.-6      	; 0x1dee <gfx_mono_st7565r_init+0x40>
    1df4:	e0 ea       	ldi	r30, 0xA0	; 160
 *
 * \param usart The USART module.
 */
static inline void usart_clear_tx_complete(USART_t * usart)
{
	(usart)->STATUS = USART_TXCIF_bm;
    1df6:	f9 e0       	ldi	r31, 0x09	; 9
    1df8:	80 e4       	ldi	r24, 0x40	; 64
    1dfa:	81 83       	std	Z+1, r24	; 0x01
    1dfc:	80 81       	ld	r24, Z
 *
 * \return The received data
 */
static inline uint8_t usart_get(USART_t * usart)
{
	return (usart)->DATA;
    1dfe:	be 01       	movw	r22, r28
	ioport_set_pin_low(ST7565R_A0_PIN);
	usart_spi_transmit(ST7565R_USART_SPI, command);
	usart_spi_deselect_device(ST7565R_USART_SPI, &device);
    1e00:	6f 5f       	subi	r22, 0xFF	; 255
    1e02:	7f 4f       	sbci	r23, 0xFF	; 255
    1e04:	80 ea       	ldi	r24, 0xA0	; 160
    1e06:	99 e0       	ldi	r25, 0x09	; 9
    1e08:	f5 d1       	rcall	.+1002   	; 0x21f4 <usart_spi_deselect_device>
    1e0a:	00 e0       	ldi	r16, 0x00	; 0

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
    1e0c:	0a c0       	rjmp	.+20     	; 0x1e22 <gfx_mono_st7565r_init+0x74>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
    1e0e:	40 e0       	ldi	r20, 0x00	; 0
    1e10:	61 2f       	mov	r22, r17
    1e12:	80 2f       	mov	r24, r16
    1e14:	25 df       	rcall	.-438    	; 0x1c60 <gfx_mono_st7565r_put_byte>
    1e16:	1f 5f       	subi	r17, 0xFF	; 255
	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
    1e18:	10 38       	cpi	r17, 0x80	; 128
    1e1a:	c9 f7       	brne	.-14     	; 0x1e0e <gfx_mono_st7565r_init+0x60>
    1e1c:	0f 5f       	subi	r16, 0xFF	; 255

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
    1e1e:	04 30       	cpi	r16, 0x04	; 4
    1e20:	11 f0       	breq	.+4      	; 0x1e26 <gfx_mono_st7565r_init+0x78>
    1e22:	10 e0       	ldi	r17, 0x00	; 0
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_st7565r_init(void)
{
    1e24:	f4 cf       	rjmp	.-24     	; 0x1e0e <gfx_mono_st7565r_init+0x60>
    1e26:	0f 90       	pop	r0
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
			gfx_mono_put_byte(page, column, 0x00);
		}
	}
}
    1e28:	df 91       	pop	r29
    1e2a:	cf 91       	pop	r28
    1e2c:	1f 91       	pop	r17
    1e2e:	0f 91       	pop	r16
    1e30:	08 95       	ret

00001e32 <gfx_mono_st7565r_draw_pixel>:
    1e32:	ff 92       	push	r15
	gfx_mono_st7565r_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_st7565r_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
    1e34:	0f 93       	push	r16
    1e36:	1f 93       	push	r17
    1e38:	cf 93       	push	r28
    1e3a:	df 93       	push	r29
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    1e3c:	88 23       	and	r24, r24
    1e3e:	4c f1       	brlt	.+82     	; 0x1e92 <gfx_mono_st7565r_draw_pixel+0x60>
    1e40:	60 32       	cpi	r22, 0x20	; 32
    1e42:	38 f5       	brcc	.+78     	; 0x1e92 <gfx_mono_st7565r_draw_pixel+0x60>
    1e44:	d4 2f       	mov	r29, r20
    1e46:	c8 2f       	mov	r28, r24
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    1e48:	f6 2e       	mov	r15, r22
    1e4a:	f6 94       	lsr	r15
    1e4c:	f6 94       	lsr	r15
    1e4e:	f6 94       	lsr	r15
	pixel_mask = (1 << (y - (page * 8)));
    1e50:	70 e0       	ldi	r23, 0x00	; 0
    1e52:	88 e0       	ldi	r24, 0x08	; 8
    1e54:	f8 9e       	mul	r15, r24
    1e56:	60 19       	sub	r22, r0
    1e58:	71 09       	sbc	r23, r1
    1e5a:	11 24       	eor	r1, r1
    1e5c:	81 e0       	ldi	r24, 0x01	; 1
    1e5e:	90 e0       	ldi	r25, 0x00	; 0
    1e60:	8c 01       	movw	r16, r24
    1e62:	02 c0       	rjmp	.+4      	; 0x1e68 <gfx_mono_st7565r_draw_pixel+0x36>
    1e64:	00 0f       	add	r16, r16
    1e66:	11 1f       	adc	r17, r17
    1e68:	6a 95       	dec	r22
    1e6a:	e2 f7       	brpl	.-8      	; 0x1e64 <gfx_mono_st7565r_draw_pixel+0x32>
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
    1e6c:	6c 2f       	mov	r22, r28
    1e6e:	8f 2d       	mov	r24, r15
    1e70:	2b d0       	rcall	.+86     	; 0x1ec8 <gfx_mono_framebuffer_get_byte>
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);

	switch (color) {
    1e72:	d1 30       	cpi	r29, 0x01	; 1
    1e74:	21 f0       	breq	.+8      	; 0x1e7e <gfx_mono_st7565r_draw_pixel+0x4c>
    1e76:	28 f0       	brcs	.+10     	; 0x1e82 <gfx_mono_st7565r_draw_pixel+0x50>
    1e78:	d2 30       	cpi	r29, 0x02	; 2
    1e7a:	31 f0       	breq	.+12     	; 0x1e88 <gfx_mono_st7565r_draw_pixel+0x56>
    1e7c:	06 c0       	rjmp	.+12     	; 0x1e8a <gfx_mono_st7565r_draw_pixel+0x58>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
    1e7e:	80 2b       	or	r24, r16
		break;
    1e80:	04 c0       	rjmp	.+8      	; 0x1e8a <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
    1e82:	00 95       	com	r16
    1e84:	80 23       	and	r24, r16
		break;
    1e86:	01 c0       	rjmp	.+2      	; 0x1e8a <gfx_mono_st7565r_draw_pixel+0x58>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
    1e88:	80 27       	eor	r24, r16

	default:
		break;
	}

	gfx_mono_put_byte(page, x, pixel_value);
    1e8a:	48 2f       	mov	r20, r24
    1e8c:	6c 2f       	mov	r22, r28
    1e8e:	8f 2d       	mov	r24, r15
    1e90:	e7 de       	rcall	.-562    	; 0x1c60 <gfx_mono_st7565r_put_byte>
}
    1e92:	df 91       	pop	r29
    1e94:	cf 91       	pop	r28
    1e96:	1f 91       	pop	r17
    1e98:	0f 91       	pop	r16
    1e9a:	ff 90       	pop	r15
    1e9c:	08 95       	ret

00001e9e <gfx_mono_st7565r_get_byte>:
\endcode
 */
uint8_t gfx_mono_st7565r_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_ST7565R_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
    1e9e:	14 c0       	rjmp	.+40     	; 0x1ec8 <gfx_mono_framebuffer_get_byte>
	st7565r_set_column_address(column);

	return st7565r_read_data();

#endif
}
    1ea0:	08 95       	ret

00001ea2 <gfx_mono_set_framebuffer>:
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
	do {
		*data++ = *framebuffer_pt++;
	} while (--width > 0);
}
    1ea2:	80 93 8a 22 	sts	0x228A, r24	; 0x80228a <fbpointer>
    1ea6:	90 93 8b 22 	sts	0x228B, r25	; 0x80228b <fbpointer+0x1>
    1eaa:	08 95       	ret

00001eac <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1eac:	20 91 8a 22 	lds	r18, 0x228A	; 0x80228a <fbpointer>
    1eb0:	30 91 8b 22 	lds	r19, 0x228B	; 0x80228b <fbpointer+0x1>
    1eb4:	90 e8       	ldi	r25, 0x80	; 128
    1eb6:	89 9f       	mul	r24, r25
    1eb8:	20 0d       	add	r18, r0
    1eba:	31 1d       	adc	r19, r1
    1ebc:	11 24       	eor	r1, r1
    1ebe:	f9 01       	movw	r30, r18
    1ec0:	e6 0f       	add	r30, r22
    1ec2:	f1 1d       	adc	r31, r1
    1ec4:	40 83       	st	Z, r20
    1ec6:	08 95       	ret

00001ec8 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1ec8:	20 91 8a 22 	lds	r18, 0x228A	; 0x80228a <fbpointer>
    1ecc:	30 91 8b 22 	lds	r19, 0x228B	; 0x80228b <fbpointer+0x1>
    1ed0:	90 e8       	ldi	r25, 0x80	; 128
    1ed2:	89 9f       	mul	r24, r25
    1ed4:	20 0d       	add	r18, r0
    1ed6:	31 1d       	adc	r19, r1
    1ed8:	11 24       	eor	r1, r1
    1eda:	f9 01       	movw	r30, r18
    1edc:	e6 0f       	add	r30, r22
    1ede:	f1 1d       	adc	r31, r1
}
    1ee0:	80 81       	ld	r24, Z
    1ee2:	08 95       	ret

00001ee4 <gfx_mono_generic_draw_horizontal_line>:
	gfx_mono_draw_horizontal_line(x, y, width, color);
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);

	gfx_mono_draw_vertical_line(x, y, height, color);
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
}
    1ee4:	ff 92       	push	r15
    1ee6:	0f 93       	push	r16
    1ee8:	1f 93       	push	r17
    1eea:	cf 93       	push	r28
    1eec:	df 93       	push	r29
    1eee:	e4 2f       	mov	r30, r20
    1ef0:	f0 e0       	ldi	r31, 0x00	; 0
    1ef2:	e8 0f       	add	r30, r24
    1ef4:	f1 1d       	adc	r31, r1
    1ef6:	e1 38       	cpi	r30, 0x81	; 129
    1ef8:	f1 05       	cpc	r31, r1
    1efa:	1c f0       	brlt	.+6      	; 0x1f02 <gfx_mono_generic_draw_horizontal_line+0x1e>
    1efc:	c0 e8       	ldi	r28, 0x80	; 128
    1efe:	4c 2f       	mov	r20, r28
    1f00:	48 1b       	sub	r20, r24
    1f02:	44 23       	and	r20, r20
    1f04:	09 f4       	brne	.+2      	; 0x1f08 <gfx_mono_generic_draw_horizontal_line+0x24>
    1f06:	4a c0       	rjmp	.+148    	; 0x1f9c <gfx_mono_generic_draw_horizontal_line+0xb8>
    1f08:	d6 2f       	mov	r29, r22
    1f0a:	d6 95       	lsr	r29
    1f0c:	d6 95       	lsr	r29
    1f0e:	d6 95       	lsr	r29
    1f10:	70 e0       	ldi	r23, 0x00	; 0
    1f12:	98 e0       	ldi	r25, 0x08	; 8
    1f14:	d9 9f       	mul	r29, r25
    1f16:	60 19       	sub	r22, r0
    1f18:	71 09       	sbc	r23, r1
    1f1a:	11 24       	eor	r1, r1
    1f1c:	e1 e0       	ldi	r30, 0x01	; 1
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	df 01       	movw	r26, r30
    1f22:	02 c0       	rjmp	.+4      	; 0x1f28 <gfx_mono_generic_draw_horizontal_line+0x44>
    1f24:	aa 0f       	add	r26, r26
    1f26:	bb 1f       	adc	r27, r27
    1f28:	6a 95       	dec	r22
    1f2a:	e2 f7       	brpl	.-8      	; 0x1f24 <gfx_mono_generic_draw_horizontal_line+0x40>
    1f2c:	fa 2e       	mov	r15, r26
    1f2e:	21 30       	cpi	r18, 0x01	; 1
    1f30:	21 f0       	breq	.+8      	; 0x1f3a <gfx_mono_generic_draw_horizontal_line+0x56>
    1f32:	98 f0       	brcs	.+38     	; 0x1f5a <gfx_mono_generic_draw_horizontal_line+0x76>
    1f34:	22 30       	cpi	r18, 0x02	; 2
    1f36:	19 f1       	breq	.+70     	; 0x1f7e <gfx_mono_generic_draw_horizontal_line+0x9a>
    1f38:	31 c0       	rjmp	.+98     	; 0x1f9c <gfx_mono_generic_draw_horizontal_line+0xb8>
    1f3a:	c4 2f       	mov	r28, r20
    1f3c:	1f ef       	ldi	r17, 0xFF	; 255
    1f3e:	18 0f       	add	r17, r24
    1f40:	01 2f       	mov	r16, r17
    1f42:	0c 0f       	add	r16, r28
    1f44:	60 2f       	mov	r22, r16
    1f46:	8d 2f       	mov	r24, r29
    1f48:	aa df       	rcall	.-172    	; 0x1e9e <gfx_mono_st7565r_get_byte>
    1f4a:	4f 2d       	mov	r20, r15
    1f4c:	48 2b       	or	r20, r24
    1f4e:	60 2f       	mov	r22, r16
    1f50:	8d 2f       	mov	r24, r29
    1f52:	86 de       	rcall	.-756    	; 0x1c60 <gfx_mono_st7565r_put_byte>
    1f54:	c1 50       	subi	r28, 0x01	; 1
    1f56:	a1 f7       	brne	.-24     	; 0x1f40 <gfx_mono_generic_draw_horizontal_line+0x5c>
    1f58:	21 c0       	rjmp	.+66     	; 0x1f9c <gfx_mono_generic_draw_horizontal_line+0xb8>
    1f5a:	c4 2f       	mov	r28, r20
    1f5c:	1f ef       	ldi	r17, 0xFF	; 255
    1f5e:	18 0f       	add	r17, r24
    1f60:	fa 2e       	mov	r15, r26
    1f62:	f0 94       	com	r15
    1f64:	01 2f       	mov	r16, r17
    1f66:	0c 0f       	add	r16, r28
    1f68:	60 2f       	mov	r22, r16
    1f6a:	8d 2f       	mov	r24, r29
    1f6c:	98 df       	rcall	.-208    	; 0x1e9e <gfx_mono_st7565r_get_byte>
    1f6e:	4f 2d       	mov	r20, r15
    1f70:	48 23       	and	r20, r24
    1f72:	60 2f       	mov	r22, r16
    1f74:	8d 2f       	mov	r24, r29
    1f76:	74 de       	rcall	.-792    	; 0x1c60 <gfx_mono_st7565r_put_byte>
    1f78:	c1 50       	subi	r28, 0x01	; 1
    1f7a:	a1 f7       	brne	.-24     	; 0x1f64 <gfx_mono_generic_draw_horizontal_line+0x80>
    1f7c:	0f c0       	rjmp	.+30     	; 0x1f9c <gfx_mono_generic_draw_horizontal_line+0xb8>
    1f7e:	c4 2f       	mov	r28, r20
    1f80:	1f ef       	ldi	r17, 0xFF	; 255
    1f82:	18 0f       	add	r17, r24
    1f84:	01 2f       	mov	r16, r17
    1f86:	0c 0f       	add	r16, r28
    1f88:	60 2f       	mov	r22, r16
    1f8a:	8d 2f       	mov	r24, r29
    1f8c:	88 df       	rcall	.-240    	; 0x1e9e <gfx_mono_st7565r_get_byte>
    1f8e:	4f 2d       	mov	r20, r15
    1f90:	48 27       	eor	r20, r24
    1f92:	60 2f       	mov	r22, r16
    1f94:	8d 2f       	mov	r24, r29
    1f96:	64 de       	rcall	.-824    	; 0x1c60 <gfx_mono_st7565r_put_byte>
    1f98:	c1 50       	subi	r28, 0x01	; 1
    1f9a:	a1 f7       	brne	.-24     	; 0x1f84 <gfx_mono_generic_draw_horizontal_line+0xa0>
    1f9c:	df 91       	pop	r29
    1f9e:	cf 91       	pop	r28
    1fa0:	1f 91       	pop	r17
    1fa2:	0f 91       	pop	r16
    1fa4:	ff 90       	pop	r15
    1fa6:	08 95       	ret

00001fa8 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    1fa8:	ff 92       	push	r15
    1faa:	0f 93       	push	r16
    1fac:	1f 93       	push	r17
    1fae:	cf 93       	push	r28
    1fb0:	df 93       	push	r29
	if (height == 0) {
    1fb2:	22 23       	and	r18, r18
    1fb4:	69 f0       	breq	.+26     	; 0x1fd0 <gfx_mono_generic_draw_filled_rect+0x28>
    1fb6:	f4 2e       	mov	r15, r20
    1fb8:	18 2f       	mov	r17, r24
    1fba:	c2 2f       	mov	r28, r18
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    1fbc:	df ef       	ldi	r29, 0xFF	; 255
    1fbe:	d6 0f       	add	r29, r22
    1fc0:	6d 2f       	mov	r22, r29
    1fc2:	6c 0f       	add	r22, r28
    1fc4:	20 2f       	mov	r18, r16
    1fc6:	4f 2d       	mov	r20, r15
    1fc8:	81 2f       	mov	r24, r17
    1fca:	8c df       	rcall	.-232    	; 0x1ee4 <gfx_mono_generic_draw_horizontal_line>
    1fcc:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    1fce:	c1 f7       	brne	.-16     	; 0x1fc0 <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    1fd0:	df 91       	pop	r29
    1fd2:	cf 91       	pop	r28
    1fd4:	1f 91       	pop	r17
    1fd6:	0f 91       	pop	r16
    1fd8:	ff 90       	pop	r15
    1fda:	08 95       	ret

00001fdc <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1fdc:	af 92       	push	r10
    1fde:	bf 92       	push	r11
    1fe0:	cf 92       	push	r12
    1fe2:	df 92       	push	r13
    1fe4:	ef 92       	push	r14
    1fe6:	ff 92       	push	r15
    1fe8:	0f 93       	push	r16
    1fea:	1f 93       	push	r17
    1fec:	cf 93       	push	r28
    1fee:	df 93       	push	r29
    1ff0:	c8 2f       	mov	r28, r24
    1ff2:	e6 2e       	mov	r14, r22
    1ff4:	b4 2e       	mov	r11, r20
    1ff6:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1ff8:	00 e0       	ldi	r16, 0x00	; 0
    1ffa:	f9 01       	movw	r30, r18
    1ffc:	24 81       	ldd	r18, Z+4	; 0x04
    1ffe:	43 81       	ldd	r20, Z+3	; 0x03
    2000:	6b 2d       	mov	r22, r11
    2002:	8e 2d       	mov	r24, r14
    2004:	d1 df       	rcall	.-94     	; 0x1fa8 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
    2006:	f6 01       	movw	r30, r12
    2008:	80 81       	ld	r24, Z
    200a:	81 11       	cpse	r24, r1
    200c:	39 c0       	rjmp	.+114    	; 0x2080 <gfx_mono_draw_char+0xa4>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    200e:	83 81       	ldd	r24, Z+3	; 0x03
    2010:	28 2f       	mov	r18, r24
    2012:	26 95       	lsr	r18
    2014:	26 95       	lsr	r18
    2016:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    2018:	87 70       	andi	r24, 0x07	; 7
    201a:	09 f0       	breq	.+2      	; 0x201e <gfx_mono_draw_char+0x42>
		char_row_size++;
    201c:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
    201e:	f6 01       	movw	r30, r12
    2020:	a4 80       	ldd	r10, Z+4	; 0x04
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    2022:	8c 2f       	mov	r24, r28
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	35 81       	ldd	r19, Z+5	; 0x05
    2028:	83 1b       	sub	r24, r19
    202a:	91 09       	sbc	r25, r1
    202c:	2a 9d       	mul	r18, r10
    202e:	90 01       	movw	r18, r0
    2030:	11 24       	eor	r1, r1
    2032:	82 9f       	mul	r24, r18
    2034:	a0 01       	movw	r20, r0
    2036:	83 9f       	mul	r24, r19
    2038:	50 0d       	add	r21, r0
    203a:	92 9f       	mul	r25, r18
    203c:	50 0d       	add	r21, r0
    203e:	11 24       	eor	r1, r1
    2040:	01 81       	ldd	r16, Z+1	; 0x01
    2042:	12 81       	ldd	r17, Z+2	; 0x02
    2044:	04 0f       	add	r16, r20
    2046:	15 1f       	adc	r17, r21
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    2048:	f6 01       	movw	r30, r12
    204a:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
    204c:	ff 20       	and	r15, r15
    204e:	a1 f0       	breq	.+40     	; 0x2078 <gfx_mono_draw_char+0x9c>
    2050:	d0 e0       	ldi	r29, 0x00	; 0
    2052:	c0 e0       	ldi	r28, 0x00	; 0
    2054:	8e 2d       	mov	r24, r14
    2056:	8c 0f       	add	r24, r28
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    2058:	9c 2f       	mov	r25, r28
    205a:	97 70       	andi	r25, 0x07	; 7
    205c:	21 f4       	brne	.+8      	; 0x2066 <gfx_mono_draw_char+0x8a>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    205e:	f8 01       	movw	r30, r16
    2060:	d4 91       	lpm	r29, Z
				glyph_data++;
    2062:	0f 5f       	subi	r16, 0xFF	; 255
    2064:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
    2066:	dd 23       	and	r29, r29
    2068:	1c f4       	brge	.+6      	; 0x2070 <gfx_mono_draw_char+0x94>
				gfx_mono_draw_pixel(inc_x, inc_y,
    206a:	41 e0       	ldi	r20, 0x01	; 1
    206c:	6b 2d       	mov	r22, r11
    206e:	e1 de       	rcall	.-574    	; 0x1e32 <gfx_mono_st7565r_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    2070:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    2072:	cf 5f       	subi	r28, 0xFF	; 255
    2074:	fc 12       	cpse	r15, r28
    2076:	ee cf       	rjmp	.-36     	; 0x2054 <gfx_mono_draw_char+0x78>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    2078:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
    207a:	aa 94       	dec	r10
	} while (rows_left > 0);
    207c:	a1 10       	cpse	r10, r1
    207e:	e4 cf       	rjmp	.-56     	; 0x2048 <gfx_mono_draw_char+0x6c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    2080:	df 91       	pop	r29
    2082:	cf 91       	pop	r28
    2084:	1f 91       	pop	r17
    2086:	0f 91       	pop	r16
    2088:	ff 90       	pop	r15
    208a:	ef 90       	pop	r14
    208c:	df 90       	pop	r13
    208e:	cf 90       	pop	r12
    2090:	bf 90       	pop	r11
    2092:	af 90       	pop	r10
    2094:	08 95       	ret

00002096 <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    2096:	df 92       	push	r13
    2098:	ef 92       	push	r14
    209a:	ff 92       	push	r15
    209c:	0f 93       	push	r16
    209e:	1f 93       	push	r17
    20a0:	cf 93       	push	r28
    20a2:	df 93       	push	r29
    20a4:	d6 2e       	mov	r13, r22
    20a6:	04 2f       	mov	r16, r20
    20a8:	79 01       	movw	r14, r18
    20aa:	ec 01       	movw	r28, r24
    20ac:	16 2f       	mov	r17, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    20ae:	89 91       	ld	r24, Y+
    20b0:	8a 30       	cpi	r24, 0x0A	; 10
    20b2:	31 f4       	brne	.+12     	; 0x20c0 <gfx_mono_draw_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    20b4:	f7 01       	movw	r30, r14
    20b6:	84 81       	ldd	r24, Z+4	; 0x04
    20b8:	8f 5f       	subi	r24, 0xFF	; 255
    20ba:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    20bc:	1d 2d       	mov	r17, r13
    20be:	09 c0       	rjmp	.+18     	; 0x20d2 <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
    20c0:	8d 30       	cpi	r24, 0x0D	; 13
    20c2:	39 f0       	breq	.+14     	; 0x20d2 <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    20c4:	97 01       	movw	r18, r14
    20c6:	40 2f       	mov	r20, r16
    20c8:	61 2f       	mov	r22, r17
    20ca:	88 df       	rcall	.-240    	; 0x1fdc <gfx_mono_draw_char>
			x += font->width;
    20cc:	f7 01       	movw	r30, r14
    20ce:	83 81       	ldd	r24, Z+3	; 0x03
    20d0:	18 0f       	add	r17, r24
		}
	} while (*(++str));
    20d2:	88 81       	ld	r24, Y
    20d4:	81 11       	cpse	r24, r1
    20d6:	eb cf       	rjmp	.-42     	; 0x20ae <gfx_mono_draw_string+0x18>
}
    20d8:	df 91       	pop	r29
    20da:	cf 91       	pop	r28
    20dc:	1f 91       	pop	r17
    20de:	0f 91       	pop	r16
    20e0:	ff 90       	pop	r15
    20e2:	ef 90       	pop	r14
    20e4:	df 90       	pop	r13
    20e6:	08 95       	ret

000020e8 <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    20e8:	cf 93       	push	r28
    20ea:	df 93       	push	r29
    20ec:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    20ee:	20 e0       	ldi	r18, 0x00	; 0
    20f0:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    20f2:	c6 2f       	mov	r28, r22
    20f4:	d0 e0       	ldi	r29, 0x00	; 0
    20f6:	de 01       	movw	r26, r28
    20f8:	02 2e       	mov	r0, r18
    20fa:	02 c0       	rjmp	.+4      	; 0x2100 <ioport_configure_port_pin+0x18>
    20fc:	b5 95       	asr	r27
    20fe:	a7 95       	ror	r26
    2100:	0a 94       	dec	r0
    2102:	e2 f7       	brpl	.-8      	; 0x20fc <ioport_configure_port_pin+0x14>
    2104:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    2106:	50 8b       	std	Z+16, r21	; 0x10
    2108:	2f 5f       	subi	r18, 0xFF	; 255
    210a:	3f 4f       	sbci	r19, 0xFF	; 255
    210c:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    210e:	28 30       	cpi	r18, 0x08	; 8
    2110:	31 05       	cpc	r19, r1
    2112:	89 f7       	brne	.-30     	; 0x20f6 <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    2114:	40 ff       	sbrs	r20, 0
    2116:	0a c0       	rjmp	.+20     	; 0x212c <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
    2118:	41 ff       	sbrs	r20, 1
    211a:	03 c0       	rjmp	.+6      	; 0x2122 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    211c:	fc 01       	movw	r30, r24
    211e:	65 83       	std	Z+5, r22	; 0x05
    2120:	02 c0       	rjmp	.+4      	; 0x2126 <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    2122:	fc 01       	movw	r30, r24
    2124:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    2126:	fc 01       	movw	r30, r24
    2128:	61 83       	std	Z+1, r22	; 0x01
    212a:	02 c0       	rjmp	.+4      	; 0x2130 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    212c:	fc 01       	movw	r30, r24
    212e:	62 83       	std	Z+2, r22	; 0x02
	}
}
    2130:	df 91       	pop	r29
    2132:	cf 91       	pop	r28
    2134:	08 95       	ret

00002136 <usart_spi_init>:
		*data = usart_spi_transmit(usart, CONFIG_USART_SPI_DUMMY);
		len--;
		data++;
 	}
	return STATUS_OK;
}
    2136:	80 3a       	cpi	r24, 0xA0	; 160
    2138:	28 e0       	ldi	r18, 0x08	; 8
    213a:	92 07       	cpc	r25, r18
    213c:	21 f4       	brne	.+8      	; 0x2146 <usart_spi_init+0x10>
    213e:	60 e1       	ldi	r22, 0x10	; 16
    2140:	83 e0       	ldi	r24, 0x03	; 3
    2142:	63 cd       	rjmp	.-1338   	; 0x1c0a <sysclk_enable_module>
    2144:	08 95       	ret
    2146:	80 3b       	cpi	r24, 0xB0	; 176
    2148:	28 e0       	ldi	r18, 0x08	; 8
    214a:	92 07       	cpc	r25, r18
    214c:	21 f4       	brne	.+8      	; 0x2156 <usart_spi_init+0x20>
    214e:	60 e2       	ldi	r22, 0x20	; 32
    2150:	83 e0       	ldi	r24, 0x03	; 3
    2152:	5b cd       	rjmp	.-1354   	; 0x1c0a <sysclk_enable_module>
    2154:	08 95       	ret
    2156:	80 3a       	cpi	r24, 0xA0	; 160
    2158:	29 e0       	ldi	r18, 0x09	; 9
    215a:	92 07       	cpc	r25, r18
    215c:	21 f4       	brne	.+8      	; 0x2166 <usart_spi_init+0x30>
    215e:	60 e1       	ldi	r22, 0x10	; 16
    2160:	84 e0       	ldi	r24, 0x04	; 4
    2162:	53 cd       	rjmp	.-1370   	; 0x1c0a <sysclk_enable_module>
    2164:	08 95       	ret
    2166:	80 3b       	cpi	r24, 0xB0	; 176
    2168:	29 e0       	ldi	r18, 0x09	; 9
    216a:	92 07       	cpc	r25, r18
    216c:	21 f4       	brne	.+8      	; 0x2176 <usart_spi_init+0x40>
    216e:	60 e2       	ldi	r22, 0x20	; 32
    2170:	84 e0       	ldi	r24, 0x04	; 4
    2172:	4b cd       	rjmp	.-1386   	; 0x1c0a <sysclk_enable_module>
    2174:	08 95       	ret
    2176:	80 3a       	cpi	r24, 0xA0	; 160
    2178:	2a e0       	ldi	r18, 0x0A	; 10
    217a:	92 07       	cpc	r25, r18
    217c:	21 f4       	brne	.+8      	; 0x2186 <usart_spi_init+0x50>
    217e:	60 e1       	ldi	r22, 0x10	; 16
    2180:	85 e0       	ldi	r24, 0x05	; 5
    2182:	43 cd       	rjmp	.-1402   	; 0x1c0a <sysclk_enable_module>
    2184:	08 95       	ret
    2186:	80 3a       	cpi	r24, 0xA0	; 160
    2188:	9b 40       	sbci	r25, 0x0B	; 11
    218a:	19 f4       	brne	.+6      	; 0x2192 <usart_spi_init+0x5c>
    218c:	60 e1       	ldi	r22, 0x10	; 16
    218e:	86 e0       	ldi	r24, 0x06	; 6
    2190:	3c cd       	rjmp	.-1416   	; 0x1c0a <sysclk_enable_module>
    2192:	08 95       	ret

00002194 <usart_spi_setup_device>:
    2194:	0f 93       	push	r16
    2196:	1f 93       	push	r17
    2198:	cf 93       	push	r28
    219a:	df 93       	push	r29
    219c:	00 d0       	rcall	.+0      	; 0x219e <usart_spi_setup_device+0xa>
    219e:	00 d0       	rcall	.+0      	; 0x21a0 <usart_spi_setup_device+0xc>
    21a0:	cd b7       	in	r28, 0x3d	; 61
    21a2:	de b7       	in	r29, 0x3e	; 62
    21a4:	09 83       	std	Y+1, r16	; 0x01
    21a6:	1a 83       	std	Y+2, r17	; 0x02
    21a8:	2b 83       	std	Y+3, r18	; 0x03
    21aa:	3c 83       	std	Y+4, r19	; 0x04
    21ac:	4d 83       	std	Y+5, r20	; 0x05
    21ae:	1e 82       	std	Y+6, r1	; 0x06
    21b0:	be 01       	movw	r22, r28
    21b2:	6f 5f       	subi	r22, 0xFF	; 255
    21b4:	7f 4f       	sbci	r23, 0xFF	; 255
    21b6:	11 d4       	rcall	.+2082   	; 0x29da <usart_init_spi>
    21b8:	26 96       	adiw	r28, 0x06	; 6
    21ba:	cd bf       	out	0x3d, r28	; 61
    21bc:	de bf       	out	0x3e, r29	; 62
    21be:	df 91       	pop	r29
    21c0:	cf 91       	pop	r28
    21c2:	1f 91       	pop	r17
    21c4:	0f 91       	pop	r16
    21c6:	08 95       	ret

000021c8 <usart_spi_select_device>:

void usart_spi_select_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_low(device->id);
    21c8:	fb 01       	movw	r30, r22
    21ca:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    21cc:	e8 2f       	mov	r30, r24
    21ce:	e6 95       	lsr	r30
    21d0:	e6 95       	lsr	r30
    21d2:	e6 95       	lsr	r30
    21d4:	40 e2       	ldi	r20, 0x20	; 32
    21d6:	e4 9f       	mul	r30, r20
    21d8:	f0 01       	movw	r30, r0
    21da:	11 24       	eor	r1, r1
    21dc:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    21de:	87 70       	andi	r24, 0x07	; 7
    21e0:	21 e0       	ldi	r18, 0x01	; 1
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	a9 01       	movw	r20, r18
    21e6:	02 c0       	rjmp	.+4      	; 0x21ec <usart_spi_select_device+0x24>
    21e8:	44 0f       	add	r20, r20
    21ea:	55 1f       	adc	r21, r21
    21ec:	8a 95       	dec	r24
    21ee:	e2 f7       	brpl	.-8      	; 0x21e8 <usart_spi_select_device+0x20>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    21f0:	46 83       	std	Z+6, r20	; 0x06
    21f2:	08 95       	ret

000021f4 <usart_spi_deselect_device>:
}

void usart_spi_deselect_device(USART_t *usart, struct usart_spi_device *device)
{
	ioport_set_pin_high(device->id);
    21f4:	fb 01       	movw	r30, r22
    21f6:	80 81       	ld	r24, Z
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    21f8:	e8 2f       	mov	r30, r24
    21fa:	e6 95       	lsr	r30
    21fc:	e6 95       	lsr	r30
    21fe:	e6 95       	lsr	r30
    2200:	40 e2       	ldi	r20, 0x20	; 32
    2202:	e4 9f       	mul	r30, r20
    2204:	f0 01       	movw	r30, r0
    2206:	11 24       	eor	r1, r1
    2208:	fa 5f       	subi	r31, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    220a:	87 70       	andi	r24, 0x07	; 7
    220c:	21 e0       	ldi	r18, 0x01	; 1
    220e:	30 e0       	ldi	r19, 0x00	; 0
    2210:	a9 01       	movw	r20, r18
    2212:	02 c0       	rjmp	.+4      	; 0x2218 <usart_spi_deselect_device+0x24>
    2214:	44 0f       	add	r20, r20
    2216:	55 1f       	adc	r21, r21
    2218:	8a 95       	dec	r24
    221a:	e2 f7       	brpl	.-8      	; 0x2214 <usart_spi_deselect_device+0x20>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    221c:	45 83       	std	Z+5, r20	; 0x05
    221e:	08 95       	ret

00002220 <board_init>:
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
    2220:	43 e0       	ldi	r20, 0x03	; 3
    2222:	50 e0       	ldi	r21, 0x00	; 0
    2224:	61 e0       	ldi	r22, 0x01	; 1
    2226:	80 ee       	ldi	r24, 0xE0	; 224
    2228:	97 e0       	ldi	r25, 0x07	; 7
    222a:	5e df       	rcall	.-324    	; 0x20e8 <ioport_configure_port_pin>
    222c:	43 e0       	ldi	r20, 0x03	; 3
    222e:	50 e0       	ldi	r21, 0x00	; 0
    2230:	62 e0       	ldi	r22, 0x02	; 2
    2232:	80 ee       	ldi	r24, 0xE0	; 224
    2234:	97 e0       	ldi	r25, 0x07	; 7
    2236:	58 df       	rcall	.-336    	; 0x20e8 <ioport_configure_port_pin>
    2238:	43 e0       	ldi	r20, 0x03	; 3
    223a:	50 e0       	ldi	r21, 0x00	; 0
    223c:	60 e1       	ldi	r22, 0x10	; 16
    223e:	80 e6       	ldi	r24, 0x60	; 96
    2240:	96 e0       	ldi	r25, 0x06	; 6
    2242:	52 df       	rcall	.-348    	; 0x20e8 <ioport_configure_port_pin>
    2244:	41 e0       	ldi	r20, 0x01	; 1
    2246:	50 e4       	ldi	r21, 0x40	; 64
    2248:	60 e2       	ldi	r22, 0x20	; 32
    224a:	80 e6       	ldi	r24, 0x60	; 96
    224c:	96 e0       	ldi	r25, 0x06	; 6
    224e:	4c df       	rcall	.-360    	; 0x20e8 <ioport_configure_port_pin>
    2250:	40 e0       	ldi	r20, 0x00	; 0
    2252:	5b e1       	ldi	r21, 0x1B	; 27
    2254:	60 e2       	ldi	r22, 0x20	; 32
    2256:	80 e8       	ldi	r24, 0x80	; 128
    2258:	96 e0       	ldi	r25, 0x06	; 6
    225a:	46 df       	rcall	.-372    	; 0x20e8 <ioport_configure_port_pin>
    225c:	40 e0       	ldi	r20, 0x00	; 0
    225e:	5b e1       	ldi	r21, 0x1B	; 27
    2260:	62 e0       	ldi	r22, 0x02	; 2
    2262:	80 ea       	ldi	r24, 0xA0	; 160
    2264:	96 e0       	ldi	r25, 0x06	; 6
    2266:	40 df       	rcall	.-384    	; 0x20e8 <ioport_configure_port_pin>
    2268:	40 e0       	ldi	r20, 0x00	; 0
    226a:	5b e1       	ldi	r21, 0x1B	; 27
    226c:	64 e0       	ldi	r22, 0x04	; 4
    226e:	80 ea       	ldi	r24, 0xA0	; 160
    2270:	96 e0       	ldi	r25, 0x06	; 6
    2272:	3a df       	rcall	.-396    	; 0x20e8 <ioport_configure_port_pin>
    2274:	43 e0       	ldi	r20, 0x03	; 3
    2276:	50 e0       	ldi	r21, 0x00	; 0
    2278:	62 e0       	ldi	r22, 0x02	; 2
    227a:	80 e6       	ldi	r24, 0x60	; 96
    227c:	96 e0       	ldi	r25, 0x06	; 6
    227e:	34 df       	rcall	.-408    	; 0x20e8 <ioport_configure_port_pin>
    2280:	43 e0       	ldi	r20, 0x03	; 3
    2282:	50 e0       	ldi	r21, 0x00	; 0
    2284:	68 e0       	ldi	r22, 0x08	; 8
    2286:	80 e6       	ldi	r24, 0x60	; 96
    2288:	96 e0       	ldi	r25, 0x06	; 6
    228a:	2e df       	rcall	.-420    	; 0x20e8 <ioport_configure_port_pin>
    228c:	43 e0       	ldi	r20, 0x03	; 3
    228e:	50 e0       	ldi	r21, 0x00	; 0
    2290:	68 e0       	ldi	r22, 0x08	; 8
    2292:	80 ea       	ldi	r24, 0xA0	; 160
    2294:	96 e0       	ldi	r25, 0x06	; 6
    2296:	28 df       	rcall	.-432    	; 0x20e8 <ioport_configure_port_pin>
    2298:	43 e0       	ldi	r20, 0x03	; 3
    229a:	50 e0       	ldi	r21, 0x00	; 0
    229c:	61 e0       	ldi	r22, 0x01	; 1
    229e:	80 e6       	ldi	r24, 0x60	; 96
    22a0:	96 e0       	ldi	r25, 0x06	; 6
    22a2:	22 df       	rcall	.-444    	; 0x20e8 <ioport_configure_port_pin>
    22a4:	43 e0       	ldi	r20, 0x03	; 3
    22a6:	50 e0       	ldi	r21, 0x00	; 0
    22a8:	68 e0       	ldi	r22, 0x08	; 8
    22aa:	80 e0       	ldi	r24, 0x00	; 0
    22ac:	96 e0       	ldi	r25, 0x06	; 6
    22ae:	1c df       	rcall	.-456    	; 0x20e8 <ioport_configure_port_pin>
    22b0:	41 e0       	ldi	r20, 0x01	; 1
    22b2:	50 e0       	ldi	r21, 0x00	; 0
    22b4:	60 e1       	ldi	r22, 0x10	; 16
    22b6:	80 e8       	ldi	r24, 0x80	; 128
    22b8:	96 e0       	ldi	r25, 0x06	; 6
    22ba:	16 cf       	rjmp	.-468    	; 0x20e8 <ioport_configure_port_pin>
    22bc:	08 95       	ret

000022be <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    22be:	cf 93       	push	r28
    22c0:	df 93       	push	r29
    22c2:	1f 92       	push	r1
    22c4:	cd b7       	in	r28, 0x3d	; 61
    22c6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    22c8:	2f b7       	in	r18, 0x3f	; 63
    22ca:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    22cc:	f8 94       	cli
	return flags;
    22ce:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    22d0:	28 2f       	mov	r18, r24
    22d2:	39 2f       	mov	r19, r25
    22d4:	21 15       	cp	r18, r1
    22d6:	82 e0       	ldi	r24, 0x02	; 2
    22d8:	38 07       	cpc	r19, r24
    22da:	29 f4       	brne	.+10     	; 0x22e6 <adc_set_callback+0x28>
		adca_callback = callback;
    22dc:	60 93 96 22 	sts	0x2296, r22	; 0x802296 <adca_callback>
    22e0:	70 93 97 22 	sts	0x2297, r23	; 0x802297 <adca_callback+0x1>
    22e4:	07 c0       	rjmp	.+14     	; 0x22f4 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    22e6:	20 34       	cpi	r18, 0x40	; 64
    22e8:	32 40       	sbci	r19, 0x02	; 2
    22ea:	21 f4       	brne	.+8      	; 0x22f4 <adc_set_callback+0x36>
		adcb_callback = callback;
    22ec:	60 93 94 22 	sts	0x2294, r22	; 0x802294 <adcb_callback>
    22f0:	70 93 95 22 	sts	0x2295, r23	; 0x802295 <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    22f4:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    22f6:	0f 90       	pop	r0
    22f8:	df 91       	pop	r29
    22fa:	cf 91       	pop	r28
    22fc:	08 95       	ret

000022fe <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    22fe:	81 15       	cp	r24, r1
    2300:	22 e0       	ldi	r18, 0x02	; 2
    2302:	92 07       	cpc	r25, r18
    2304:	61 f4       	brne	.+24     	; 0x231e <adc_enable_clock+0x20>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    2306:	80 91 8d 22 	lds	r24, 0x228D	; 0x80228d <adca_enable_count>
    230a:	91 e0       	ldi	r25, 0x01	; 1
    230c:	98 0f       	add	r25, r24
    230e:	90 93 8d 22 	sts	0x228D, r25	; 0x80228d <adca_enable_count>
    2312:	81 11       	cpse	r24, r1
    2314:	12 c0       	rjmp	.+36     	; 0x233a <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2316:	62 e0       	ldi	r22, 0x02	; 2
    2318:	81 e0       	ldi	r24, 0x01	; 1
    231a:	77 cc       	rjmp	.-1810   	; 0x1c0a <sysclk_enable_module>
    231c:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    231e:	80 34       	cpi	r24, 0x40	; 64
    2320:	92 40       	sbci	r25, 0x02	; 2
    2322:	59 f4       	brne	.+22     	; 0x233a <adc_enable_clock+0x3c>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    2324:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <adcb_enable_count>
    2328:	91 e0       	ldi	r25, 0x01	; 1
    232a:	98 0f       	add	r25, r24
    232c:	90 93 8c 22 	sts	0x228C, r25	; 0x80228c <adcb_enable_count>
    2330:	81 11       	cpse	r24, r1
    2332:	03 c0       	rjmp	.+6      	; 0x233a <adc_enable_clock+0x3c>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2334:	62 e0       	ldi	r22, 0x02	; 2
    2336:	82 e0       	ldi	r24, 0x02	; 2
    2338:	68 cc       	rjmp	.-1840   	; 0x1c0a <sysclk_enable_module>
    233a:	08 95       	ret

0000233c <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    233c:	81 15       	cp	r24, r1
    233e:	22 e0       	ldi	r18, 0x02	; 2
    2340:	92 07       	cpc	r25, r18
    2342:	59 f4       	brne	.+22     	; 0x235a <adc_disable_clock+0x1e>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    2344:	80 91 8d 22 	lds	r24, 0x228D	; 0x80228d <adca_enable_count>
    2348:	81 50       	subi	r24, 0x01	; 1
    234a:	80 93 8d 22 	sts	0x228D, r24	; 0x80228d <adca_enable_count>
    234e:	81 11       	cpse	r24, r1
    2350:	11 c0       	rjmp	.+34     	; 0x2374 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2352:	62 e0       	ldi	r22, 0x02	; 2
    2354:	81 e0       	ldi	r24, 0x01	; 1
    2356:	6f cc       	rjmp	.-1826   	; 0x1c36 <sysclk_disable_module>
    2358:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    235a:	80 34       	cpi	r24, 0x40	; 64
    235c:	92 40       	sbci	r25, 0x02	; 2
    235e:	51 f4       	brne	.+20     	; 0x2374 <adc_disable_clock+0x38>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    2360:	80 91 8c 22 	lds	r24, 0x228C	; 0x80228c <adcb_enable_count>
    2364:	81 50       	subi	r24, 0x01	; 1
    2366:	80 93 8c 22 	sts	0x228C, r24	; 0x80228c <adcb_enable_count>
    236a:	81 11       	cpse	r24, r1
    236c:	03 c0       	rjmp	.+6      	; 0x2374 <adc_disable_clock+0x38>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    236e:	62 e0       	ldi	r22, 0x02	; 2
    2370:	82 e0       	ldi	r24, 0x02	; 2
    2372:	61 cc       	rjmp	.-1854   	; 0x1c36 <sysclk_disable_module>
    2374:	08 95       	ret

00002376 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    2376:	ef 92       	push	r14
    2378:	ff 92       	push	r15
    237a:	1f 93       	push	r17
    237c:	cf 93       	push	r28
    237e:	df 93       	push	r29
    2380:	1f 92       	push	r1
    2382:	1f 92       	push	r1
    2384:	cd b7       	in	r28, 0x3d	; 61
    2386:	de b7       	in	r29, 0x3e	; 62
    2388:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    238a:	8f b7       	in	r24, 0x3f	; 63
    238c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    238e:	f8 94       	cli
	return flags;
    2390:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    2392:	c7 01       	movw	r24, r14
    2394:	b4 df       	rcall	.-152    	; 0x22fe <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    2396:	f7 01       	movw	r30, r14
    2398:	80 81       	ld	r24, Z
    239a:	81 60       	ori	r24, 0x01	; 1
    239c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    239e:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    23a0:	80 91 8f 22 	lds	r24, 0x228F	; 0x80228f <sleepmgr_locks+0x1>
    23a4:	8f 3f       	cpi	r24, 0xFF	; 255
    23a6:	09 f4       	brne	.+2      	; 0x23aa <adc_enable+0x34>
    23a8:	ff cf       	rjmp	.-2      	; 0x23a8 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    23aa:	8f b7       	in	r24, 0x3f	; 63
    23ac:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    23ae:	f8 94       	cli
	return flags;
    23b0:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    23b2:	ee e8       	ldi	r30, 0x8E	; 142
    23b4:	f2 e2       	ldi	r31, 0x22	; 34
    23b6:	81 81       	ldd	r24, Z+1	; 0x01
    23b8:	8f 5f       	subi	r24, 0xFF	; 255
    23ba:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    23bc:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    23be:	0f 90       	pop	r0
    23c0:	0f 90       	pop	r0
    23c2:	df 91       	pop	r29
    23c4:	cf 91       	pop	r28
    23c6:	1f 91       	pop	r17
    23c8:	ff 90       	pop	r15
    23ca:	ef 90       	pop	r14
    23cc:	08 95       	ret

000023ce <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    23ce:	1f 92       	push	r1
    23d0:	0f 92       	push	r0
    23d2:	0f b6       	in	r0, 0x3f	; 63
    23d4:	0f 92       	push	r0
    23d6:	11 24       	eor	r1, r1
    23d8:	0b b6       	in	r0, 0x3b	; 59
    23da:	0f 92       	push	r0
    23dc:	2f 93       	push	r18
    23de:	3f 93       	push	r19
    23e0:	4f 93       	push	r20
    23e2:	5f 93       	push	r21
    23e4:	6f 93       	push	r22
    23e6:	7f 93       	push	r23
    23e8:	8f 93       	push	r24
    23ea:	9f 93       	push	r25
    23ec:	af 93       	push	r26
    23ee:	bf 93       	push	r27
    23f0:	ef 93       	push	r30
    23f2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    23f4:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    23f8:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    23fc:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    2400:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    2404:	61 e0       	ldi	r22, 0x01	; 1
    2406:	80 e0       	ldi	r24, 0x00	; 0
    2408:	92 e0       	ldi	r25, 0x02	; 2
    240a:	19 95       	eicall
}
    240c:	ff 91       	pop	r31
    240e:	ef 91       	pop	r30
    2410:	bf 91       	pop	r27
    2412:	af 91       	pop	r26
    2414:	9f 91       	pop	r25
    2416:	8f 91       	pop	r24
    2418:	7f 91       	pop	r23
    241a:	6f 91       	pop	r22
    241c:	5f 91       	pop	r21
    241e:	4f 91       	pop	r20
    2420:	3f 91       	pop	r19
    2422:	2f 91       	pop	r18
    2424:	0f 90       	pop	r0
    2426:	0b be       	out	0x3b, r0	; 59
    2428:	0f 90       	pop	r0
    242a:	0f be       	out	0x3f, r0	; 63
    242c:	0f 90       	pop	r0
    242e:	1f 90       	pop	r1
    2430:	18 95       	reti

00002432 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    2432:	1f 92       	push	r1
    2434:	0f 92       	push	r0
    2436:	0f b6       	in	r0, 0x3f	; 63
    2438:	0f 92       	push	r0
    243a:	11 24       	eor	r1, r1
    243c:	0b b6       	in	r0, 0x3b	; 59
    243e:	0f 92       	push	r0
    2440:	2f 93       	push	r18
    2442:	3f 93       	push	r19
    2444:	4f 93       	push	r20
    2446:	5f 93       	push	r21
    2448:	6f 93       	push	r22
    244a:	7f 93       	push	r23
    244c:	8f 93       	push	r24
    244e:	9f 93       	push	r25
    2450:	af 93       	push	r26
    2452:	bf 93       	push	r27
    2454:	ef 93       	push	r30
    2456:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    2458:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    245c:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    2460:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    2464:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    2468:	62 e0       	ldi	r22, 0x02	; 2
    246a:	80 e0       	ldi	r24, 0x00	; 0
    246c:	92 e0       	ldi	r25, 0x02	; 2
    246e:	19 95       	eicall
}
    2470:	ff 91       	pop	r31
    2472:	ef 91       	pop	r30
    2474:	bf 91       	pop	r27
    2476:	af 91       	pop	r26
    2478:	9f 91       	pop	r25
    247a:	8f 91       	pop	r24
    247c:	7f 91       	pop	r23
    247e:	6f 91       	pop	r22
    2480:	5f 91       	pop	r21
    2482:	4f 91       	pop	r20
    2484:	3f 91       	pop	r19
    2486:	2f 91       	pop	r18
    2488:	0f 90       	pop	r0
    248a:	0b be       	out	0x3b, r0	; 59
    248c:	0f 90       	pop	r0
    248e:	0f be       	out	0x3f, r0	; 63
    2490:	0f 90       	pop	r0
    2492:	1f 90       	pop	r1
    2494:	18 95       	reti

00002496 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    2496:	1f 92       	push	r1
    2498:	0f 92       	push	r0
    249a:	0f b6       	in	r0, 0x3f	; 63
    249c:	0f 92       	push	r0
    249e:	11 24       	eor	r1, r1
    24a0:	0b b6       	in	r0, 0x3b	; 59
    24a2:	0f 92       	push	r0
    24a4:	2f 93       	push	r18
    24a6:	3f 93       	push	r19
    24a8:	4f 93       	push	r20
    24aa:	5f 93       	push	r21
    24ac:	6f 93       	push	r22
    24ae:	7f 93       	push	r23
    24b0:	8f 93       	push	r24
    24b2:	9f 93       	push	r25
    24b4:	af 93       	push	r26
    24b6:	bf 93       	push	r27
    24b8:	ef 93       	push	r30
    24ba:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    24bc:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    24c0:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    24c4:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    24c8:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    24cc:	64 e0       	ldi	r22, 0x04	; 4
    24ce:	80 e0       	ldi	r24, 0x00	; 0
    24d0:	92 e0       	ldi	r25, 0x02	; 2
    24d2:	19 95       	eicall
}
    24d4:	ff 91       	pop	r31
    24d6:	ef 91       	pop	r30
    24d8:	bf 91       	pop	r27
    24da:	af 91       	pop	r26
    24dc:	9f 91       	pop	r25
    24de:	8f 91       	pop	r24
    24e0:	7f 91       	pop	r23
    24e2:	6f 91       	pop	r22
    24e4:	5f 91       	pop	r21
    24e6:	4f 91       	pop	r20
    24e8:	3f 91       	pop	r19
    24ea:	2f 91       	pop	r18
    24ec:	0f 90       	pop	r0
    24ee:	0b be       	out	0x3b, r0	; 59
    24f0:	0f 90       	pop	r0
    24f2:	0f be       	out	0x3f, r0	; 63
    24f4:	0f 90       	pop	r0
    24f6:	1f 90       	pop	r1
    24f8:	18 95       	reti

000024fa <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    24fa:	1f 92       	push	r1
    24fc:	0f 92       	push	r0
    24fe:	0f b6       	in	r0, 0x3f	; 63
    2500:	0f 92       	push	r0
    2502:	11 24       	eor	r1, r1
    2504:	0b b6       	in	r0, 0x3b	; 59
    2506:	0f 92       	push	r0
    2508:	2f 93       	push	r18
    250a:	3f 93       	push	r19
    250c:	4f 93       	push	r20
    250e:	5f 93       	push	r21
    2510:	6f 93       	push	r22
    2512:	7f 93       	push	r23
    2514:	8f 93       	push	r24
    2516:	9f 93       	push	r25
    2518:	af 93       	push	r26
    251a:	bf 93       	push	r27
    251c:	ef 93       	push	r30
    251e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    2520:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    2524:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    2528:	e0 91 96 22 	lds	r30, 0x2296	; 0x802296 <adca_callback>
    252c:	f0 91 97 22 	lds	r31, 0x2297	; 0x802297 <adca_callback+0x1>
    2530:	68 e0       	ldi	r22, 0x08	; 8
    2532:	80 e0       	ldi	r24, 0x00	; 0
    2534:	92 e0       	ldi	r25, 0x02	; 2
    2536:	19 95       	eicall
}
    2538:	ff 91       	pop	r31
    253a:	ef 91       	pop	r30
    253c:	bf 91       	pop	r27
    253e:	af 91       	pop	r26
    2540:	9f 91       	pop	r25
    2542:	8f 91       	pop	r24
    2544:	7f 91       	pop	r23
    2546:	6f 91       	pop	r22
    2548:	5f 91       	pop	r21
    254a:	4f 91       	pop	r20
    254c:	3f 91       	pop	r19
    254e:	2f 91       	pop	r18
    2550:	0f 90       	pop	r0
    2552:	0b be       	out	0x3b, r0	; 59
    2554:	0f 90       	pop	r0
    2556:	0f be       	out	0x3f, r0	; 63
    2558:	0f 90       	pop	r0
    255a:	1f 90       	pop	r1
    255c:	18 95       	reti

0000255e <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    255e:	1f 92       	push	r1
    2560:	0f 92       	push	r0
    2562:	0f b6       	in	r0, 0x3f	; 63
    2564:	0f 92       	push	r0
    2566:	11 24       	eor	r1, r1
    2568:	0b b6       	in	r0, 0x3b	; 59
    256a:	0f 92       	push	r0
    256c:	2f 93       	push	r18
    256e:	3f 93       	push	r19
    2570:	4f 93       	push	r20
    2572:	5f 93       	push	r21
    2574:	6f 93       	push	r22
    2576:	7f 93       	push	r23
    2578:	8f 93       	push	r24
    257a:	9f 93       	push	r25
    257c:	af 93       	push	r26
    257e:	bf 93       	push	r27
    2580:	ef 93       	push	r30
    2582:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    2584:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    2588:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    258c:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    2590:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    2594:	61 e0       	ldi	r22, 0x01	; 1
    2596:	80 e4       	ldi	r24, 0x40	; 64
    2598:	92 e0       	ldi	r25, 0x02	; 2
    259a:	19 95       	eicall
}
    259c:	ff 91       	pop	r31
    259e:	ef 91       	pop	r30
    25a0:	bf 91       	pop	r27
    25a2:	af 91       	pop	r26
    25a4:	9f 91       	pop	r25
    25a6:	8f 91       	pop	r24
    25a8:	7f 91       	pop	r23
    25aa:	6f 91       	pop	r22
    25ac:	5f 91       	pop	r21
    25ae:	4f 91       	pop	r20
    25b0:	3f 91       	pop	r19
    25b2:	2f 91       	pop	r18
    25b4:	0f 90       	pop	r0
    25b6:	0b be       	out	0x3b, r0	; 59
    25b8:	0f 90       	pop	r0
    25ba:	0f be       	out	0x3f, r0	; 63
    25bc:	0f 90       	pop	r0
    25be:	1f 90       	pop	r1
    25c0:	18 95       	reti

000025c2 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    25c2:	1f 92       	push	r1
    25c4:	0f 92       	push	r0
    25c6:	0f b6       	in	r0, 0x3f	; 63
    25c8:	0f 92       	push	r0
    25ca:	11 24       	eor	r1, r1
    25cc:	0b b6       	in	r0, 0x3b	; 59
    25ce:	0f 92       	push	r0
    25d0:	2f 93       	push	r18
    25d2:	3f 93       	push	r19
    25d4:	4f 93       	push	r20
    25d6:	5f 93       	push	r21
    25d8:	6f 93       	push	r22
    25da:	7f 93       	push	r23
    25dc:	8f 93       	push	r24
    25de:	9f 93       	push	r25
    25e0:	af 93       	push	r26
    25e2:	bf 93       	push	r27
    25e4:	ef 93       	push	r30
    25e6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    25e8:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    25ec:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    25f0:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    25f4:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    25f8:	62 e0       	ldi	r22, 0x02	; 2
    25fa:	80 e4       	ldi	r24, 0x40	; 64
    25fc:	92 e0       	ldi	r25, 0x02	; 2
    25fe:	19 95       	eicall
}
    2600:	ff 91       	pop	r31
    2602:	ef 91       	pop	r30
    2604:	bf 91       	pop	r27
    2606:	af 91       	pop	r26
    2608:	9f 91       	pop	r25
    260a:	8f 91       	pop	r24
    260c:	7f 91       	pop	r23
    260e:	6f 91       	pop	r22
    2610:	5f 91       	pop	r21
    2612:	4f 91       	pop	r20
    2614:	3f 91       	pop	r19
    2616:	2f 91       	pop	r18
    2618:	0f 90       	pop	r0
    261a:	0b be       	out	0x3b, r0	; 59
    261c:	0f 90       	pop	r0
    261e:	0f be       	out	0x3f, r0	; 63
    2620:	0f 90       	pop	r0
    2622:	1f 90       	pop	r1
    2624:	18 95       	reti

00002626 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    2626:	1f 92       	push	r1
    2628:	0f 92       	push	r0
    262a:	0f b6       	in	r0, 0x3f	; 63
    262c:	0f 92       	push	r0
    262e:	11 24       	eor	r1, r1
    2630:	0b b6       	in	r0, 0x3b	; 59
    2632:	0f 92       	push	r0
    2634:	2f 93       	push	r18
    2636:	3f 93       	push	r19
    2638:	4f 93       	push	r20
    263a:	5f 93       	push	r21
    263c:	6f 93       	push	r22
    263e:	7f 93       	push	r23
    2640:	8f 93       	push	r24
    2642:	9f 93       	push	r25
    2644:	af 93       	push	r26
    2646:	bf 93       	push	r27
    2648:	ef 93       	push	r30
    264a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    264c:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    2650:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    2654:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    2658:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    265c:	64 e0       	ldi	r22, 0x04	; 4
    265e:	80 e4       	ldi	r24, 0x40	; 64
    2660:	92 e0       	ldi	r25, 0x02	; 2
    2662:	19 95       	eicall
}
    2664:	ff 91       	pop	r31
    2666:	ef 91       	pop	r30
    2668:	bf 91       	pop	r27
    266a:	af 91       	pop	r26
    266c:	9f 91       	pop	r25
    266e:	8f 91       	pop	r24
    2670:	7f 91       	pop	r23
    2672:	6f 91       	pop	r22
    2674:	5f 91       	pop	r21
    2676:	4f 91       	pop	r20
    2678:	3f 91       	pop	r19
    267a:	2f 91       	pop	r18
    267c:	0f 90       	pop	r0
    267e:	0b be       	out	0x3b, r0	; 59
    2680:	0f 90       	pop	r0
    2682:	0f be       	out	0x3f, r0	; 63
    2684:	0f 90       	pop	r0
    2686:	1f 90       	pop	r1
    2688:	18 95       	reti

0000268a <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    268a:	1f 92       	push	r1
    268c:	0f 92       	push	r0
    268e:	0f b6       	in	r0, 0x3f	; 63
    2690:	0f 92       	push	r0
    2692:	11 24       	eor	r1, r1
    2694:	0b b6       	in	r0, 0x3b	; 59
    2696:	0f 92       	push	r0
    2698:	2f 93       	push	r18
    269a:	3f 93       	push	r19
    269c:	4f 93       	push	r20
    269e:	5f 93       	push	r21
    26a0:	6f 93       	push	r22
    26a2:	7f 93       	push	r23
    26a4:	8f 93       	push	r24
    26a6:	9f 93       	push	r25
    26a8:	af 93       	push	r26
    26aa:	bf 93       	push	r27
    26ac:	ef 93       	push	r30
    26ae:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    26b0:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    26b4:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    26b8:	e0 91 94 22 	lds	r30, 0x2294	; 0x802294 <adcb_callback>
    26bc:	f0 91 95 22 	lds	r31, 0x2295	; 0x802295 <adcb_callback+0x1>
    26c0:	68 e0       	ldi	r22, 0x08	; 8
    26c2:	80 e4       	ldi	r24, 0x40	; 64
    26c4:	92 e0       	ldi	r25, 0x02	; 2
    26c6:	19 95       	eicall
}
    26c8:	ff 91       	pop	r31
    26ca:	ef 91       	pop	r30
    26cc:	bf 91       	pop	r27
    26ce:	af 91       	pop	r26
    26d0:	9f 91       	pop	r25
    26d2:	8f 91       	pop	r24
    26d4:	7f 91       	pop	r23
    26d6:	6f 91       	pop	r22
    26d8:	5f 91       	pop	r21
    26da:	4f 91       	pop	r20
    26dc:	3f 91       	pop	r19
    26de:	2f 91       	pop	r18
    26e0:	0f 90       	pop	r0
    26e2:	0b be       	out	0x3b, r0	; 59
    26e4:	0f 90       	pop	r0
    26e6:	0f be       	out	0x3f, r0	; 63
    26e8:	0f 90       	pop	r0
    26ea:	1f 90       	pop	r1
    26ec:	18 95       	reti

000026ee <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    26ee:	bf 92       	push	r11
    26f0:	cf 92       	push	r12
    26f2:	df 92       	push	r13
    26f4:	ef 92       	push	r14
    26f6:	ff 92       	push	r15
    26f8:	0f 93       	push	r16
    26fa:	1f 93       	push	r17
    26fc:	cf 93       	push	r28
    26fe:	df 93       	push	r29
    2700:	1f 92       	push	r1
    2702:	cd b7       	in	r28, 0x3d	; 61
    2704:	de b7       	in	r29, 0x3e	; 62
    2706:	8c 01       	movw	r16, r24
    2708:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    270a:	81 15       	cp	r24, r1
    270c:	22 e0       	ldi	r18, 0x02	; 2
    270e:	92 07       	cpc	r25, r18
    2710:	71 f4       	brne	.+28     	; 0x272e <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    2712:	61 e2       	ldi	r22, 0x21	; 33
    2714:	70 e0       	ldi	r23, 0x00	; 0
    2716:	82 e0       	ldi	r24, 0x02	; 2
    2718:	25 d1       	rcall	.+586    	; 0x2964 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    271a:	c8 2e       	mov	r12, r24
    271c:	d1 2c       	mov	r13, r1
    271e:	60 e2       	ldi	r22, 0x20	; 32
    2720:	70 e0       	ldi	r23, 0x00	; 0
    2722:	82 e0       	ldi	r24, 0x02	; 2
    2724:	1f d1       	rcall	.+574    	; 0x2964 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    2726:	dc 2c       	mov	r13, r12
    2728:	cc 24       	eor	r12, r12
    272a:	c8 2a       	or	r12, r24
    272c:	10 c0       	rjmp	.+32     	; 0x274e <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    272e:	80 34       	cpi	r24, 0x40	; 64
    2730:	92 40       	sbci	r25, 0x02	; 2
    2732:	c1 f5       	brne	.+112    	; 0x27a4 <adc_write_configuration+0xb6>
    2734:	65 e2       	ldi	r22, 0x25	; 37
    2736:	70 e0       	ldi	r23, 0x00	; 0
    2738:	82 e0       	ldi	r24, 0x02	; 2
    273a:	14 d1       	rcall	.+552    	; 0x2964 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    273c:	c8 2e       	mov	r12, r24
    273e:	d1 2c       	mov	r13, r1
    2740:	64 e2       	ldi	r22, 0x24	; 36
    2742:	70 e0       	ldi	r23, 0x00	; 0
    2744:	82 e0       	ldi	r24, 0x02	; 2
    2746:	0e d1       	rcall	.+540    	; 0x2964 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    2748:	dc 2c       	mov	r13, r12
    274a:	cc 24       	eor	r12, r12
    274c:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    274e:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    2750:	89 83       	std	Y+1, r24	; 0x01
	return flags;
    2752:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    2754:	b9 80       	ldd	r11, Y+1	; 0x01
    2756:	c8 01       	movw	r24, r16
    2758:	d2 dd       	rcall	.-1116   	; 0x22fe <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    275a:	f8 01       	movw	r30, r16
    275c:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    275e:	92 e0       	ldi	r25, 0x02	; 2
    2760:	90 83       	st	Z, r25
	adc->CAL = cal;
    2762:	c4 86       	std	Z+12, r12	; 0x0c
    2764:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    2766:	f7 01       	movw	r30, r14
    2768:	25 81       	ldd	r18, Z+5	; 0x05
    276a:	36 81       	ldd	r19, Z+6	; 0x06
    276c:	f8 01       	movw	r30, r16
    276e:	20 8f       	std	Z+24, r18	; 0x18
    2770:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    2772:	f7 01       	movw	r30, r14
    2774:	92 81       	ldd	r25, Z+2	; 0x02
    2776:	f8 01       	movw	r30, r16
    2778:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    277a:	f7 01       	movw	r30, r14
    277c:	94 81       	ldd	r25, Z+4	; 0x04
    277e:	f8 01       	movw	r30, r16
    2780:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    2782:	f7 01       	movw	r30, r14
    2784:	93 81       	ldd	r25, Z+3	; 0x03
    2786:	f8 01       	movw	r30, r16
    2788:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    278a:	f7 01       	movw	r30, r14
    278c:	91 81       	ldd	r25, Z+1	; 0x01
    278e:	f8 01       	movw	r30, r16
    2790:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    2792:	81 70       	andi	r24, 0x01	; 1
    2794:	f7 01       	movw	r30, r14
    2796:	90 81       	ld	r25, Z
    2798:	89 2b       	or	r24, r25
    279a:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    279c:	80 83       	st	Z, r24
    279e:	c8 01       	movw	r24, r16
    27a0:	cd dd       	rcall	.-1126   	; 0x233c <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    27a2:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    27a4:	0f 90       	pop	r0
    27a6:	df 91       	pop	r29
    27a8:	cf 91       	pop	r28
    27aa:	1f 91       	pop	r17
    27ac:	0f 91       	pop	r16
    27ae:	ff 90       	pop	r15
    27b0:	ef 90       	pop	r14
    27b2:	df 90       	pop	r13
    27b4:	cf 90       	pop	r12
    27b6:	bf 90       	pop	r11
    27b8:	08 95       	ret

000027ba <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    27ba:	df 92       	push	r13
    27bc:	ef 92       	push	r14
    27be:	ff 92       	push	r15
    27c0:	0f 93       	push	r16
    27c2:	1f 93       	push	r17
    27c4:	cf 93       	push	r28
    27c6:	df 93       	push	r29
    27c8:	1f 92       	push	r1
    27ca:	cd b7       	in	r28, 0x3d	; 61
    27cc:	de b7       	in	r29, 0x3e	; 62
    27ce:	8c 01       	movw	r16, r24
    27d0:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    27d2:	8f b7       	in	r24, 0x3f	; 63
    27d4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    27d6:	f8 94       	cli
	return flags;
    27d8:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    27da:	c8 01       	movw	r24, r16
    27dc:	90 dd       	rcall	.-1248   	; 0x22fe <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    27de:	f8 01       	movw	r30, r16
    27e0:	80 81       	ld	r24, Z
    27e2:	80 7c       	andi	r24, 0xC0	; 192
    27e4:	f7 01       	movw	r30, r14
    27e6:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    27e8:	f8 01       	movw	r30, r16
    27ea:	80 8d       	ldd	r24, Z+24	; 0x18
    27ec:	91 8d       	ldd	r25, Z+25	; 0x19
    27ee:	f7 01       	movw	r30, r14
    27f0:	85 83       	std	Z+5, r24	; 0x05
    27f2:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    27f4:	f8 01       	movw	r30, r16
    27f6:	82 81       	ldd	r24, Z+2	; 0x02
    27f8:	f7 01       	movw	r30, r14
    27fa:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    27fc:	f8 01       	movw	r30, r16
    27fe:	84 81       	ldd	r24, Z+4	; 0x04
    2800:	f7 01       	movw	r30, r14
    2802:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    2804:	f8 01       	movw	r30, r16
    2806:	83 81       	ldd	r24, Z+3	; 0x03
    2808:	f7 01       	movw	r30, r14
    280a:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    280c:	f8 01       	movw	r30, r16
    280e:	81 81       	ldd	r24, Z+1	; 0x01
    2810:	f7 01       	movw	r30, r14
    2812:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    2814:	c8 01       	movw	r24, r16
    2816:	92 dd       	rcall	.-1244   	; 0x233c <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2818:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    281a:	0f 90       	pop	r0
    281c:	df 91       	pop	r29
    281e:	cf 91       	pop	r28
    2820:	1f 91       	pop	r17
    2822:	0f 91       	pop	r16
    2824:	ff 90       	pop	r15
    2826:	ef 90       	pop	r14
    2828:	df 90       	pop	r13
    282a:	08 95       	ret

0000282c <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    282c:	af 92       	push	r10
    282e:	bf 92       	push	r11
    2830:	cf 92       	push	r12
    2832:	df 92       	push	r13
    2834:	ef 92       	push	r14
    2836:	ff 92       	push	r15
    2838:	0f 93       	push	r16
    283a:	1f 93       	push	r17
    283c:	cf 93       	push	r28
    283e:	df 93       	push	r29
    2840:	1f 92       	push	r1
    2842:	cd b7       	in	r28, 0x3d	; 61
    2844:	de b7       	in	r29, 0x3e	; 62
    2846:	6c 01       	movw	r12, r24
    2848:	b6 2e       	mov	r11, r22
    284a:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    284c:	86 2f       	mov	r24, r22
    284e:	83 70       	andi	r24, 0x03	; 3
    2850:	29 f4       	brne	.+10     	; 0x285c <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    2852:	96 2f       	mov	r25, r22
    2854:	96 95       	lsr	r25
    2856:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    2858:	82 e0       	ldi	r24, 0x02	; 2
    285a:	02 c0       	rjmp	.+4      	; 0x2860 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    285c:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    285e:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    2860:	90 ff       	sbrs	r25, 0
		index++;
    2862:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    2864:	86 01       	movw	r16, r12
    2866:	00 5e       	subi	r16, 0xE0	; 224
    2868:	1f 4f       	sbci	r17, 0xFF	; 255
    286a:	98 e0       	ldi	r25, 0x08	; 8
    286c:	89 9f       	mul	r24, r25
    286e:	00 0d       	add	r16, r0
    2870:	11 1d       	adc	r17, r1
    2872:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2874:	8f b7       	in	r24, 0x3f	; 63
    2876:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    2878:	f8 94       	cli
	return flags;
    287a:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    287c:	c6 01       	movw	r24, r12
    287e:	3f dd       	rcall	.-1410   	; 0x22fe <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    2880:	f7 01       	movw	r30, r14
    2882:	80 81       	ld	r24, Z
    2884:	f8 01       	movw	r30, r16
    2886:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    2888:	f7 01       	movw	r30, r14
    288a:	82 81       	ldd	r24, Z+2	; 0x02
    288c:	f8 01       	movw	r30, r16
    288e:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    2890:	f7 01       	movw	r30, r14
    2892:	81 81       	ldd	r24, Z+1	; 0x01
    2894:	f8 01       	movw	r30, r16
    2896:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    2898:	b0 fe       	sbrs	r11, 0
    289a:	04 c0       	rjmp	.+8      	; 0x28a4 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    289c:	f7 01       	movw	r30, r14
    289e:	83 81       	ldd	r24, Z+3	; 0x03
    28a0:	f8 01       	movw	r30, r16
    28a2:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    28a4:	c6 01       	movw	r24, r12
    28a6:	4a dd       	rcall	.-1388   	; 0x233c <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    28a8:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    28aa:	0f 90       	pop	r0
    28ac:	df 91       	pop	r29
    28ae:	cf 91       	pop	r28
    28b0:	1f 91       	pop	r17
    28b2:	0f 91       	pop	r16
    28b4:	ff 90       	pop	r15
    28b6:	ef 90       	pop	r14
    28b8:	df 90       	pop	r13
    28ba:	cf 90       	pop	r12
    28bc:	bf 90       	pop	r11
    28be:	af 90       	pop	r10
    28c0:	08 95       	ret

000028c2 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    28c2:	af 92       	push	r10
    28c4:	bf 92       	push	r11
    28c6:	cf 92       	push	r12
    28c8:	df 92       	push	r13
    28ca:	ef 92       	push	r14
    28cc:	ff 92       	push	r15
    28ce:	0f 93       	push	r16
    28d0:	1f 93       	push	r17
    28d2:	cf 93       	push	r28
    28d4:	df 93       	push	r29
    28d6:	1f 92       	push	r1
    28d8:	cd b7       	in	r28, 0x3d	; 61
    28da:	de b7       	in	r29, 0x3e	; 62
    28dc:	6c 01       	movw	r12, r24
    28de:	b6 2e       	mov	r11, r22
    28e0:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    28e2:	86 2f       	mov	r24, r22
    28e4:	83 70       	andi	r24, 0x03	; 3
    28e6:	29 f4       	brne	.+10     	; 0x28f2 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    28e8:	96 2f       	mov	r25, r22
    28ea:	96 95       	lsr	r25
    28ec:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    28ee:	82 e0       	ldi	r24, 0x02	; 2
    28f0:	02 c0       	rjmp	.+4      	; 0x28f6 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    28f2:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    28f4:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    28f6:	90 ff       	sbrs	r25, 0
		index++;
    28f8:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    28fa:	86 01       	movw	r16, r12
    28fc:	00 5e       	subi	r16, 0xE0	; 224
    28fe:	1f 4f       	sbci	r17, 0xFF	; 255
    2900:	98 e0       	ldi	r25, 0x08	; 8
    2902:	89 9f       	mul	r24, r25
    2904:	00 0d       	add	r16, r0
    2906:	11 1d       	adc	r17, r1
    2908:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    290a:	8f b7       	in	r24, 0x3f	; 63
    290c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    290e:	f8 94       	cli
	return flags;
    2910:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    2912:	c6 01       	movw	r24, r12
    2914:	f4 dc       	rcall	.-1560   	; 0x22fe <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    2916:	f8 01       	movw	r30, r16
    2918:	80 81       	ld	r24, Z
    291a:	f7 01       	movw	r30, r14
    291c:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    291e:	f8 01       	movw	r30, r16
    2920:	82 81       	ldd	r24, Z+2	; 0x02
    2922:	f7 01       	movw	r30, r14
    2924:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    2926:	f8 01       	movw	r30, r16
    2928:	81 81       	ldd	r24, Z+1	; 0x01
    292a:	f7 01       	movw	r30, r14
    292c:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    292e:	b0 fe       	sbrs	r11, 0
    2930:	04 c0       	rjmp	.+8      	; 0x293a <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    2932:	f8 01       	movw	r30, r16
    2934:	86 81       	ldd	r24, Z+6	; 0x06
    2936:	f7 01       	movw	r30, r14
    2938:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    293a:	c6 01       	movw	r24, r12
    293c:	ff dc       	rcall	.-1538   	; 0x233c <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    293e:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    2940:	0f 90       	pop	r0
    2942:	df 91       	pop	r29
    2944:	cf 91       	pop	r28
    2946:	1f 91       	pop	r17
    2948:	0f 91       	pop	r16
    294a:	ff 90       	pop	r15
    294c:	ef 90       	pop	r14
    294e:	df 90       	pop	r13
    2950:	cf 90       	pop	r12
    2952:	bf 90       	pop	r11
    2954:	af 90       	pop	r10
    2956:	08 95       	ret

00002958 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    2958:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    295a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    295c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    295e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    2960:	60 83       	st	Z, r22
	ret                             // Return to caller
    2962:	08 95       	ret

00002964 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    2964:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    2968:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    296a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    296c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    2970:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    2972:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    2976:	08 95       	ret

00002978 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    2978:	cf 92       	push	r12
    297a:	df 92       	push	r13
    297c:	ef 92       	push	r14
    297e:	ff 92       	push	r15
    2980:	0f 93       	push	r16
    2982:	1f 93       	push	r17
    2984:	cf 93       	push	r28
    2986:	df 93       	push	r29
    2988:	ec 01       	movw	r28, r24
	uint16_t bsel_value;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    298a:	d9 01       	movw	r26, r18
    298c:	c8 01       	movw	r24, r16
    298e:	b6 95       	lsr	r27
    2990:	a7 95       	ror	r26
    2992:	97 95       	ror	r25
    2994:	87 95       	ror	r24
    2996:	48 17       	cp	r20, r24
    2998:	59 07       	cpc	r21, r25
    299a:	6a 07       	cpc	r22, r26
    299c:	7b 07       	cpc	r23, r27
    299e:	70 f4       	brcc	.+28     	; 0x29bc <usart_spi_set_baudrate+0x44>
		bsel_value = (cpu_hz / (baud * 2)) - 1;
    29a0:	6a 01       	movw	r12, r20
    29a2:	7b 01       	movw	r14, r22
    29a4:	cc 0c       	add	r12, r12
    29a6:	dd 1c       	adc	r13, r13
    29a8:	ee 1c       	adc	r14, r14
    29aa:	ff 1c       	adc	r15, r15
    29ac:	c9 01       	movw	r24, r18
    29ae:	b8 01       	movw	r22, r16
    29b0:	a7 01       	movw	r20, r14
    29b2:	96 01       	movw	r18, r12
    29b4:	7d d3       	rcall	.+1786   	; 0x30b0 <__udivmodsi4>
    29b6:	21 50       	subi	r18, 0x01	; 1
    29b8:	31 09       	sbc	r19, r1
    29ba:	02 c0       	rjmp	.+4      	; 0x29c0 <usart_spi_set_baudrate+0x48>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		bsel_value = 0;
    29bc:	20 e0       	ldi	r18, 0x00	; 0
    29be:	30 e0       	ldi	r19, 0x00	; 0
	}

	(usart)->BAUDCTRLB = (uint8_t)((~USART_BSCALE_gm) & (bsel_value >> 8));
    29c0:	83 2f       	mov	r24, r19
    29c2:	8f 70       	andi	r24, 0x0F	; 15
    29c4:	8f 83       	std	Y+7, r24	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)(bsel_value);
    29c6:	2e 83       	std	Y+6, r18	; 0x06
}
    29c8:	df 91       	pop	r29
    29ca:	cf 91       	pop	r28
    29cc:	1f 91       	pop	r17
    29ce:	0f 91       	pop	r16
    29d0:	ff 90       	pop	r15
    29d2:	ef 90       	pop	r14
    29d4:	df 90       	pop	r13
    29d6:	cf 90       	pop	r12
    29d8:	08 95       	ret

000029da <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    29da:	df 92       	push	r13
    29dc:	ef 92       	push	r14
    29de:	ff 92       	push	r15
    29e0:	0f 93       	push	r16
    29e2:	1f 93       	push	r17
    29e4:	cf 93       	push	r28
    29e6:	df 93       	push	r29
    29e8:	1f 92       	push	r1
    29ea:	cd b7       	in	r28, 0x3d	; 61
    29ec:	de b7       	in	r29, 0x3e	; 62
    29ee:	7c 01       	movw	r14, r24
    29f0:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    29f2:	00 97       	sbiw	r24, 0x00	; 0
    29f4:	09 f4       	brne	.+2      	; 0x29f8 <usart_init_spi+0x1e>
    29f6:	b2 c1       	rjmp	.+868    	; 0x2d5c <usart_init_spi+0x382>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    29f8:	80 3c       	cpi	r24, 0xC0	; 192
    29fa:	91 05       	cpc	r25, r1
    29fc:	21 f4       	brne	.+8      	; 0x2a06 <usart_init_spi+0x2c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    29fe:	60 e1       	ldi	r22, 0x10	; 16
    2a00:	80 e0       	ldi	r24, 0x00	; 0
    2a02:	03 d9       	rcall	.-3578   	; 0x1c0a <sysclk_enable_module>
    2a04:	ab c1       	rjmp	.+854    	; 0x2d5c <usart_init_spi+0x382>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    2a06:	80 e8       	ldi	r24, 0x80	; 128
    2a08:	e8 16       	cp	r14, r24
    2a0a:	81 e0       	ldi	r24, 0x01	; 1
    2a0c:	f8 06       	cpc	r15, r24
    2a0e:	21 f4       	brne	.+8      	; 0x2a18 <usart_init_spi+0x3e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2a10:	62 e0       	ldi	r22, 0x02	; 2
    2a12:	80 e0       	ldi	r24, 0x00	; 0
    2a14:	fa d8       	rcall	.-3596   	; 0x1c0a <sysclk_enable_module>
    2a16:	a2 c1       	rjmp	.+836    	; 0x2d5c <usart_init_spi+0x382>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    2a18:	e1 14       	cp	r14, r1
    2a1a:	e1 e0       	ldi	r30, 0x01	; 1
    2a1c:	fe 06       	cpc	r15, r30
    2a1e:	21 f4       	brne	.+8      	; 0x2a28 <usart_init_spi+0x4e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    2a20:	61 e0       	ldi	r22, 0x01	; 1
    2a22:	80 e0       	ldi	r24, 0x00	; 0
    2a24:	f2 d8       	rcall	.-3612   	; 0x1c0a <sysclk_enable_module>
    2a26:	9a c1       	rjmp	.+820    	; 0x2d5c <usart_init_spi+0x382>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    2a28:	f0 e8       	ldi	r31, 0x80	; 128
    2a2a:	ef 16       	cp	r14, r31
    2a2c:	f3 e0       	ldi	r31, 0x03	; 3
    2a2e:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    2a30:	21 f4       	brne	.+8      	; 0x2a3a <usart_init_spi+0x60>
    2a32:	61 e0       	ldi	r22, 0x01	; 1
    2a34:	81 e0       	ldi	r24, 0x01	; 1
    2a36:	e9 d8       	rcall	.-3630   	; 0x1c0a <sysclk_enable_module>
    2a38:	91 c1       	rjmp	.+802    	; 0x2d5c <usart_init_spi+0x382>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    2a3a:	30 e9       	ldi	r19, 0x90	; 144
    2a3c:	e3 16       	cp	r14, r19
    2a3e:	33 e0       	ldi	r19, 0x03	; 3
    2a40:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    2a42:	21 f4       	brne	.+8      	; 0x2a4c <usart_init_spi+0x72>
    2a44:	61 e0       	ldi	r22, 0x01	; 1
    2a46:	82 e0       	ldi	r24, 0x02	; 2
    2a48:	e0 d8       	rcall	.-3648   	; 0x1c0a <sysclk_enable_module>
    2a4a:	88 c1       	rjmp	.+784    	; 0x2d5c <usart_init_spi+0x382>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    2a4c:	e1 14       	cp	r14, r1
    2a4e:	82 e0       	ldi	r24, 0x02	; 2
    2a50:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2a52:	21 f4       	brne	.+8      	; 0x2a5c <usart_init_spi+0x82>
    2a54:	62 e0       	ldi	r22, 0x02	; 2
    2a56:	81 e0       	ldi	r24, 0x01	; 1
    2a58:	d8 d8       	rcall	.-3664   	; 0x1c0a <sysclk_enable_module>
    2a5a:	80 c1       	rjmp	.+768    	; 0x2d5c <usart_init_spi+0x382>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    2a5c:	e0 e4       	ldi	r30, 0x40	; 64
    2a5e:	ee 16       	cp	r14, r30
    2a60:	e2 e0       	ldi	r30, 0x02	; 2
    2a62:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2a64:	21 f4       	brne	.+8      	; 0x2a6e <usart_init_spi+0x94>
    2a66:	62 e0       	ldi	r22, 0x02	; 2
    2a68:	82 e0       	ldi	r24, 0x02	; 2
    2a6a:	cf d8       	rcall	.-3682   	; 0x1c0a <sysclk_enable_module>
    2a6c:	77 c1       	rjmp	.+750    	; 0x2d5c <usart_init_spi+0x382>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    2a6e:	f0 e2       	ldi	r31, 0x20	; 32
    2a70:	ef 16       	cp	r14, r31
    2a72:	f3 e0       	ldi	r31, 0x03	; 3
    2a74:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    2a76:	21 f4       	brne	.+8      	; 0x2a80 <usart_init_spi+0xa6>
    2a78:	64 e0       	ldi	r22, 0x04	; 4
    2a7a:	82 e0       	ldi	r24, 0x02	; 2
    2a7c:	c6 d8       	rcall	.-3700   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    2a7e:	6e c1       	rjmp	.+732    	; 0x2d5c <usart_init_spi+0x382>
    2a80:	e1 14       	cp	r14, r1
    2a82:	38 e0       	ldi	r19, 0x08	; 8
    2a84:	f3 06       	cpc	r15, r19
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    2a86:	21 f4       	brne	.+8      	; 0x2a90 <usart_init_spi+0xb6>
    2a88:	61 e0       	ldi	r22, 0x01	; 1
    2a8a:	83 e0       	ldi	r24, 0x03	; 3
    2a8c:	be d8       	rcall	.-3716   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    2a8e:	66 c1       	rjmp	.+716    	; 0x2d5c <usart_init_spi+0x382>
    2a90:	e1 14       	cp	r14, r1
    2a92:	89 e0       	ldi	r24, 0x09	; 9
    2a94:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    2a96:	21 f4       	brne	.+8      	; 0x2aa0 <usart_init_spi+0xc6>
    2a98:	61 e0       	ldi	r22, 0x01	; 1
    2a9a:	84 e0       	ldi	r24, 0x04	; 4
    2a9c:	b6 d8       	rcall	.-3732   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    2a9e:	5e c1       	rjmp	.+700    	; 0x2d5c <usart_init_spi+0x382>
    2aa0:	e1 14       	cp	r14, r1
    2aa2:	ea e0       	ldi	r30, 0x0A	; 10
    2aa4:	fe 06       	cpc	r15, r30
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    2aa6:	21 f4       	brne	.+8      	; 0x2ab0 <usart_init_spi+0xd6>
    2aa8:	61 e0       	ldi	r22, 0x01	; 1
    2aaa:	85 e0       	ldi	r24, 0x05	; 5
    2aac:	ae d8       	rcall	.-3748   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    2aae:	56 c1       	rjmp	.+684    	; 0x2d5c <usart_init_spi+0x382>
    2ab0:	e1 14       	cp	r14, r1
    2ab2:	fb e0       	ldi	r31, 0x0B	; 11
    2ab4:	ff 06       	cpc	r15, r31
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    2ab6:	21 f4       	brne	.+8      	; 0x2ac0 <usart_init_spi+0xe6>
    2ab8:	61 e0       	ldi	r22, 0x01	; 1
    2aba:	86 e0       	ldi	r24, 0x06	; 6
    2abc:	a6 d8       	rcall	.-3764   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    2abe:	4e c1       	rjmp	.+668    	; 0x2d5c <usart_init_spi+0x382>
    2ac0:	30 e4       	ldi	r19, 0x40	; 64
    2ac2:	e3 16       	cp	r14, r19
    2ac4:	38 e0       	ldi	r19, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    2ac6:	f3 06       	cpc	r15, r19
    2ac8:	21 f4       	brne	.+8      	; 0x2ad2 <usart_init_spi+0xf8>
    2aca:	62 e0       	ldi	r22, 0x02	; 2
    2acc:	83 e0       	ldi	r24, 0x03	; 3
    2ace:	9d d8       	rcall	.-3782   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    2ad0:	45 c1       	rjmp	.+650    	; 0x2d5c <usart_init_spi+0x382>
    2ad2:	80 e4       	ldi	r24, 0x40	; 64
    2ad4:	e8 16       	cp	r14, r24
    2ad6:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    2ad8:	f8 06       	cpc	r15, r24
    2ada:	21 f4       	brne	.+8      	; 0x2ae4 <usart_init_spi+0x10a>
    2adc:	62 e0       	ldi	r22, 0x02	; 2
    2ade:	84 e0       	ldi	r24, 0x04	; 4
    2ae0:	94 d8       	rcall	.-3800   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    2ae2:	3c c1       	rjmp	.+632    	; 0x2d5c <usart_init_spi+0x382>
    2ae4:	e0 e4       	ldi	r30, 0x40	; 64
    2ae6:	ee 16       	cp	r14, r30
    2ae8:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    2aea:	fe 06       	cpc	r15, r30
    2aec:	21 f4       	brne	.+8      	; 0x2af6 <usart_init_spi+0x11c>
    2aee:	62 e0       	ldi	r22, 0x02	; 2
    2af0:	85 e0       	ldi	r24, 0x05	; 5
    2af2:	8b d8       	rcall	.-3818   	; 0x1c0a <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    2af4:	33 c1       	rjmp	.+614    	; 0x2d5c <usart_init_spi+0x382>
    2af6:	f0 e9       	ldi	r31, 0x90	; 144
    2af8:	ef 16       	cp	r14, r31
    2afa:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    2afc:	ff 06       	cpc	r15, r31
    2afe:	21 f4       	brne	.+8      	; 0x2b08 <usart_init_spi+0x12e>
    2b00:	64 e0       	ldi	r22, 0x04	; 4
    2b02:	83 e0       	ldi	r24, 0x03	; 3
    2b04:	82 d8       	rcall	.-3836   	; 0x1c0a <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    2b06:	2a c1       	rjmp	.+596    	; 0x2d5c <usart_init_spi+0x382>
    2b08:	30 e9       	ldi	r19, 0x90	; 144
    2b0a:	e3 16       	cp	r14, r19
    2b0c:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    2b0e:	f3 06       	cpc	r15, r19
    2b10:	21 f4       	brne	.+8      	; 0x2b1a <usart_init_spi+0x140>
    2b12:	64 e0       	ldi	r22, 0x04	; 4
    2b14:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    2b16:	79 d8       	rcall	.-3854   	; 0x1c0a <sysclk_enable_module>
    2b18:	21 c1       	rjmp	.+578    	; 0x2d5c <usart_init_spi+0x382>
    2b1a:	80 e9       	ldi	r24, 0x90	; 144
    2b1c:	e8 16       	cp	r14, r24
    2b1e:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    2b20:	f8 06       	cpc	r15, r24
    2b22:	21 f4       	brne	.+8      	; 0x2b2c <usart_init_spi+0x152>
    2b24:	64 e0       	ldi	r22, 0x04	; 4
    2b26:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    2b28:	70 d8       	rcall	.-3872   	; 0x1c0a <sysclk_enable_module>
    2b2a:	18 c1       	rjmp	.+560    	; 0x2d5c <usart_init_spi+0x382>
    2b2c:	e0 e9       	ldi	r30, 0x90	; 144
    2b2e:	ee 16       	cp	r14, r30
    2b30:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    2b32:	fe 06       	cpc	r15, r30
    2b34:	21 f4       	brne	.+8      	; 0x2b3e <usart_init_spi+0x164>
    2b36:	64 e0       	ldi	r22, 0x04	; 4
    2b38:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    2b3a:	67 d8       	rcall	.-3890   	; 0x1c0a <sysclk_enable_module>
    2b3c:	0f c1       	rjmp	.+542    	; 0x2d5c <usart_init_spi+0x382>
    2b3e:	f0 ec       	ldi	r31, 0xC0	; 192
    2b40:	ef 16       	cp	r14, r31
    2b42:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    2b44:	ff 06       	cpc	r15, r31
    2b46:	21 f4       	brne	.+8      	; 0x2b50 <usart_init_spi+0x176>
    2b48:	68 e0       	ldi	r22, 0x08	; 8
    2b4a:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    2b4c:	5e d8       	rcall	.-3908   	; 0x1c0a <sysclk_enable_module>
    2b4e:	06 c1       	rjmp	.+524    	; 0x2d5c <usart_init_spi+0x382>
    2b50:	30 ec       	ldi	r19, 0xC0	; 192
    2b52:	e3 16       	cp	r14, r19
    2b54:	39 e0       	ldi	r19, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    2b56:	f3 06       	cpc	r15, r19
    2b58:	21 f4       	brne	.+8      	; 0x2b62 <usart_init_spi+0x188>
    2b5a:	68 e0       	ldi	r22, 0x08	; 8
    2b5c:	84 e0       	ldi	r24, 0x04	; 4
    2b5e:	55 d8       	rcall	.-3926   	; 0x1c0a <sysclk_enable_module>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    2b60:	fd c0       	rjmp	.+506    	; 0x2d5c <usart_init_spi+0x382>
    2b62:	80 ea       	ldi	r24, 0xA0	; 160
    2b64:	e8 16       	cp	r14, r24
    2b66:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    2b68:	f8 06       	cpc	r15, r24
    2b6a:	61 f4       	brne	.+24     	; 0x2b84 <usart_init_spi+0x1aa>
    2b6c:	60 e1       	ldi	r22, 0x10	; 16
    2b6e:	83 e0       	ldi	r24, 0x03	; 3
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    2b70:	4c d8       	rcall	.-3944   	; 0x1c0a <sysclk_enable_module>
    2b72:	e0 ea       	ldi	r30, 0xA0	; 160
    2b74:	f8 e0       	ldi	r31, 0x08	; 8
    2b76:	84 81       	ldd	r24, Z+4	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    2b78:	8f 7e       	andi	r24, 0xEF	; 239
    2b7a:	84 83       	std	Z+4, r24	; 0x04
    2b7c:	f8 01       	movw	r30, r16
    2b7e:	24 81       	ldd	r18, Z+4	; 0x04
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    2b80:	22 50       	subi	r18, 0x02	; 2
    2b82:	4c c0       	rjmp	.+152    	; 0x2c1c <usart_init_spi+0x242>
    2b84:	f0 ea       	ldi	r31, 0xA0	; 160
    2b86:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    2b88:	f9 e0       	ldi	r31, 0x09	; 9
    2b8a:	ff 06       	cpc	r15, r31
    2b8c:	21 f4       	brne	.+8      	; 0x2b96 <usart_init_spi+0x1bc>
    2b8e:	60 e1       	ldi	r22, 0x10	; 16
    2b90:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    2b92:	3b d8       	rcall	.-3978   	; 0x1c0a <sysclk_enable_module>
    2b94:	e3 c0       	rjmp	.+454    	; 0x2d5c <usart_init_spi+0x382>
    2b96:	30 ea       	ldi	r19, 0xA0	; 160
    2b98:	e3 16       	cp	r14, r19
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    2b9a:	3a e0       	ldi	r19, 0x0A	; 10
    2b9c:	f3 06       	cpc	r15, r19
    2b9e:	21 f4       	brne	.+8      	; 0x2ba8 <usart_init_spi+0x1ce>
    2ba0:	60 e1       	ldi	r22, 0x10	; 16
    2ba2:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    2ba4:	32 d8       	rcall	.-3996   	; 0x1c0a <sysclk_enable_module>
    2ba6:	da c0       	rjmp	.+436    	; 0x2d5c <usart_init_spi+0x382>
    2ba8:	80 ea       	ldi	r24, 0xA0	; 160
    2baa:	e8 16       	cp	r14, r24
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    2bac:	8b e0       	ldi	r24, 0x0B	; 11
    2bae:	f8 06       	cpc	r15, r24
    2bb0:	21 f4       	brne	.+8      	; 0x2bba <usart_init_spi+0x1e0>
    2bb2:	60 e1       	ldi	r22, 0x10	; 16
    2bb4:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    2bb6:	29 d8       	rcall	.-4014   	; 0x1c0a <sysclk_enable_module>
    2bb8:	d1 c0       	rjmp	.+418    	; 0x2d5c <usart_init_spi+0x382>
    2bba:	e0 eb       	ldi	r30, 0xB0	; 176
    2bbc:	ee 16       	cp	r14, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    2bbe:	e8 e0       	ldi	r30, 0x08	; 8
    2bc0:	fe 06       	cpc	r15, r30
    2bc2:	21 f4       	brne	.+8      	; 0x2bcc <usart_init_spi+0x1f2>
    2bc4:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    2bc6:	83 e0       	ldi	r24, 0x03	; 3
    2bc8:	20 d8       	rcall	.-4032   	; 0x1c0a <sysclk_enable_module>
    2bca:	c8 c0       	rjmp	.+400    	; 0x2d5c <usart_init_spi+0x382>
    2bcc:	f0 eb       	ldi	r31, 0xB0	; 176
    2bce:	ef 16       	cp	r14, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    2bd0:	f9 e0       	ldi	r31, 0x09	; 9
    2bd2:	ff 06       	cpc	r15, r31
    2bd4:	21 f4       	brne	.+8      	; 0x2bde <usart_init_spi+0x204>
    2bd6:	60 e2       	ldi	r22, 0x20	; 32
    2bd8:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2bda:	17 d8       	rcall	.-4050   	; 0x1c0a <sysclk_enable_module>
    2bdc:	bf c0       	rjmp	.+382    	; 0x2d5c <usart_init_spi+0x382>
    2bde:	30 e8       	ldi	r19, 0x80	; 128
    2be0:	e3 16       	cp	r14, r19
    2be2:	34 e0       	ldi	r19, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    2be4:	f3 06       	cpc	r15, r19
    2be6:	21 f4       	brne	.+8      	; 0x2bf0 <usart_init_spi+0x216>
    2be8:	60 e4       	ldi	r22, 0x40	; 64
    2bea:	83 e0       	ldi	r24, 0x03	; 3
    2bec:	0e d8       	rcall	.-4068   	; 0x1c0a <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    2bee:	b6 c0       	rjmp	.+364    	; 0x2d5c <usart_init_spi+0x382>
    2bf0:	80 ea       	ldi	r24, 0xA0	; 160
    2bf2:	e8 16       	cp	r14, r24
    2bf4:	84 e0       	ldi	r24, 0x04	; 4
    2bf6:	f8 06       	cpc	r15, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    2bf8:	21 f4       	brne	.+8      	; 0x2c02 <usart_init_spi+0x228>
    2bfa:	60 e4       	ldi	r22, 0x40	; 64
    2bfc:	85 e0       	ldi	r24, 0x05	; 5
    2bfe:	05 d8       	rcall	.-4086   	; 0x1c0a <sysclk_enable_module>
    2c00:	ad c0       	rjmp	.+346    	; 0x2d5c <usart_init_spi+0x382>
    2c02:	f7 01       	movw	r30, r14
    2c04:	84 81       	ldd	r24, Z+4	; 0x04
    2c06:	8f 7e       	andi	r24, 0xEF	; 239
    2c08:	84 83       	std	Z+4, r24	; 0x04
    2c0a:	fb 01       	movw	r30, r22
    2c0c:	24 81       	ldd	r18, Z+4	; 0x04
    2c0e:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    2c10:	c7 01       	movw	r24, r14
    2c12:	f0 ea       	ldi	r31, 0xA0	; 160
    2c14:	ef 16       	cp	r14, r31
    2c16:	f8 e0       	ldi	r31, 0x08	; 8
    2c18:	ff 06       	cpc	r15, r31
    2c1a:	49 f4       	brne	.+18     	; 0x2c2e <usart_init_spi+0x254>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
    2c1c:	80 91 4e 06 	lds	r24, 0x064E	; 0x80064e <__TEXT_REGION_LENGTH__+0x70064e>
    2c20:	84 fd       	sbrc	r24, 4
    2c22:	a5 c0       	rjmp	.+330    	; 0x2d6e <usart_init_spi+0x394>
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
    2c24:	0f 2e       	mov	r0, r31
    2c26:	f1 e1       	ldi	r31, 0x11	; 17
    2c28:	df 2e       	mov	r13, r31
    2c2a:	f0 2d       	mov	r31, r0
    2c2c:	a4 c0       	rjmp	.+328    	; 0x2d76 <usart_init_spi+0x39c>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 1);
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
    2c2e:	80 3b       	cpi	r24, 0xB0	; 176
    2c30:	38 e0       	ldi	r19, 0x08	; 8
    2c32:	93 07       	cpc	r25, r19
    2c34:	91 f0       	breq	.+36     	; 0x2c5a <usart_init_spi+0x280>
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
	}
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
    2c36:	80 3a       	cpi	r24, 0xA0	; 160
    2c38:	e9 e0       	ldi	r30, 0x09	; 9
    2c3a:	9e 07       	cpc	r25, r30
    2c3c:	49 f4       	brne	.+18     	; 0x2c50 <usart_init_spi+0x276>
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
    2c3e:	30 91 6e 06 	lds	r19, 0x066E	; 0x80066e <__TEXT_REGION_LENGTH__+0x70066e>
    2c42:	34 fd       	sbrc	r19, 4
    2c44:	9b c0       	rjmp	.+310    	; 0x2d7c <usart_init_spi+0x3a2>
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
    2c46:	0f 2e       	mov	r0, r31
    2c48:	f9 e1       	ldi	r31, 0x19	; 25
    2c4a:	df 2e       	mov	r13, r31
    2c4c:	f0 2d       	mov	r31, r0
    2c4e:	16 c0       	rjmp	.+44     	; 0x2c7c <usart_init_spi+0x2a2>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 1);
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
    2c50:	80 3b       	cpi	r24, 0xB0	; 176
    2c52:	f9 e0       	ldi	r31, 0x09	; 9
    2c54:	9f 07       	cpc	r25, r31
    2c56:	f1 f0       	breq	.+60     	; 0x2c94 <usart_init_spi+0x2ba>
    2c58:	04 c0       	rjmp	.+8      	; 0x2c62 <usart_init_spi+0x288>
#  endif
	}
#endif
#ifdef USARTC1
	if ((uint16_t)usart == (uint16_t)&USARTC1) {
		sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    2c5a:	0f 2e       	mov	r0, r31
    2c5c:	f5 e1       	ldi	r31, 0x15	; 21
    2c5e:	df 2e       	mov	r13, r31
    2c60:	f0 2d       	mov	r31, r0
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
	}
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
    2c62:	80 3a       	cpi	r24, 0xA0	; 160
    2c64:	3a e0       	ldi	r19, 0x0A	; 10
    2c66:	93 07       	cpc	r25, r19
    2c68:	49 f4       	brne	.+18     	; 0x2c7c <usart_init_spi+0x2a2>
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
    2c6a:	80 91 8e 06 	lds	r24, 0x068E	; 0x80068e <__TEXT_REGION_LENGTH__+0x70068e>
    2c6e:	84 fd       	sbrc	r24, 4
    2c70:	8a c0       	rjmp	.+276    	; 0x2d86 <usart_init_spi+0x3ac>
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 1);
    2c72:	0f 2e       	mov	r0, r31
    2c74:	f1 e2       	ldi	r31, 0x21	; 33
    2c76:	df 2e       	mov	r13, r31
    2c78:	f0 2d       	mov	r31, r0
    2c7a:	15 c0       	rjmp	.+42     	; 0x2ca6 <usart_init_spi+0x2cc>
	if ((uint16_t)usart == (uint16_t)&USARTE1) {
		sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
	}
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
    2c7c:	80 3a       	cpi	r24, 0xA0	; 160
    2c7e:	9b 40       	sbci	r25, 0x0B	; 11
    2c80:	91 f4       	brne	.+36     	; 0x2ca6 <usart_init_spi+0x2cc>
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
    2c82:	80 91 ae 06 	lds	r24, 0x06AE	; 0x8006ae <__TEXT_REGION_LENGTH__+0x7006ae>
    2c86:	84 fd       	sbrc	r24, 4
    2c88:	0a c0       	rjmp	.+20     	; 0x2c9e <usart_init_spi+0x2c4>
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
		} else {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 1);
    2c8a:	0f 2e       	mov	r0, r31
    2c8c:	f9 e2       	ldi	r31, 0x29	; 41
    2c8e:	df 2e       	mov	r13, r31
    2c90:	f0 2d       	mov	r31, r0
    2c92:	09 c0       	rjmp	.+18     	; 0x2ca6 <usart_init_spi+0x2cc>
#  endif
	}
#endif
#ifdef USARTD1
	if ((uint16_t)usart == (uint16_t)&USARTD1) {
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    2c94:	0f 2e       	mov	r0, r31
    2c96:	fd e1       	ldi	r31, 0x1D	; 29
    2c98:	df 2e       	mov	r13, r31
    2c9a:	f0 2d       	mov	r31, r0
    2c9c:	04 c0       	rjmp	.+8      	; 0x2ca6 <usart_init_spi+0x2cc>
#endif
#ifdef USARTF0
	if ((uint16_t)usart == (uint16_t)&USARTF0) {
#  ifdef PORT_USART0_bm
		if(PORTF.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTF, 5);
    2c9e:	0f 2e       	mov	r0, r31
    2ca0:	fd e2       	ldi	r31, 0x2D	; 45
    2ca2:	df 2e       	mov	r13, r31
    2ca4:	f0 2d       	mov	r31, r0
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    2ca6:	ed 2d       	mov	r30, r13
    2ca8:	e6 95       	lsr	r30
    2caa:	e6 95       	lsr	r30
    2cac:	e6 95       	lsr	r30
    2cae:	30 e2       	ldi	r19, 0x20	; 32
    2cb0:	e3 9f       	mul	r30, r19
    2cb2:	f0 01       	movw	r30, r0
    2cb4:	11 24       	eor	r1, r1
    2cb6:	fa 5f       	subi	r31, 0xFA	; 250
    2cb8:	3d 2d       	mov	r19, r13
    2cba:	37 70       	andi	r19, 0x07	; 7
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    2cbc:	81 e0       	ldi	r24, 0x01	; 1
    2cbe:	90 e0       	ldi	r25, 0x00	; 0
    2cc0:	03 2e       	mov	r0, r19
    2cc2:	02 c0       	rjmp	.+4      	; 0x2cc8 <usart_init_spi+0x2ee>
    2cc4:	88 0f       	add	r24, r24
    2cc6:	99 1f       	adc	r25, r25
    2cc8:	0a 94       	dec	r0
    2cca:	e2 f7       	brpl	.-8      	; 0x2cc4 <usart_init_spi+0x2ea>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    2ccc:	81 83       	std	Z+1, r24	; 0x01
	}
#endif

	/* Configure the USART output pin */
	ioport_set_pin_dir(sck_pin, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(sck_pin,
    2cce:	22 30       	cpi	r18, 0x02	; 2
    2cd0:	10 f0       	brcs	.+4      	; 0x2cd6 <usart_init_spi+0x2fc>
    2cd2:	40 e0       	ldi	r20, 0x00	; 0
    2cd4:	01 c0       	rjmp	.+2      	; 0x2cd8 <usart_init_spi+0x2fe>
    2cd6:	40 e4       	ldi	r20, 0x40	; 64
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    2cd8:	df 01       	movw	r26, r30
    2cda:	50 96       	adiw	r26, 0x10	; 16

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    2cdc:	a3 0f       	add	r26, r19
    2cde:	b1 1d       	adc	r27, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2ce0:	9f b7       	in	r25, 0x3f	; 63
    2ce2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    2ce4:	f8 94       	cli
	return flags;
    2ce6:	39 81       	ldd	r19, Y+1	; 0x01
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();

	*pin_ctrl &= PORT_ISC_gm;
    2ce8:	2c 91       	ld	r18, X
    2cea:	27 70       	andi	r18, 0x07	; 7
    2cec:	2c 93       	st	X, r18
	*pin_ctrl |= mode;
    2cee:	9c 91       	ld	r25, X
    2cf0:	94 2b       	or	r25, r20
    2cf2:	9c 93       	st	X, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2cf4:	3f bf       	out	0x3f, r19	; 63
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    2cf6:	85 83       	std	Z+5, r24	; 0x05
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    2cf8:	f7 01       	movw	r30, r14
    2cfa:	85 81       	ldd	r24, Z+5	; 0x05
    2cfc:	80 6c       	ori	r24, 0xC0	; 192
    2cfe:	85 83       	std	Z+5, r24	; 0x05
			IOPORT_MODE_TOTEM | (invert_sck? IOPORT_MODE_INVERT_PIN : 0));
	ioport_set_pin_level(sck_pin, IOPORT_PIN_LEVEL_HIGH);

	usart_set_mode(usart, USART_CMODE_MSPI_gc);

	if (opt->spimode == 1 || opt->spimode == 3) {
    2d00:	f8 01       	movw	r30, r16
    2d02:	84 81       	ldd	r24, Z+4	; 0x04
    2d04:	8d 7f       	andi	r24, 0xFD	; 253
    2d06:	81 30       	cpi	r24, 0x01	; 1
    2d08:	29 f4       	brne	.+10     	; 0x2d14 <usart_init_spi+0x33a>
		usart->CTRLC |= USART_UCPHA_bm;
    2d0a:	f7 01       	movw	r30, r14
    2d0c:	85 81       	ldd	r24, Z+5	; 0x05
    2d0e:	82 60       	ori	r24, 0x02	; 2
    2d10:	85 83       	std	Z+5, r24	; 0x05
    2d12:	04 c0       	rjmp	.+8      	; 0x2d1c <usart_init_spi+0x342>
	} else {
		usart->CTRLC &= ~USART_UCPHA_bm;
    2d14:	f7 01       	movw	r30, r14
    2d16:	85 81       	ldd	r24, Z+5	; 0x05
    2d18:	8d 7f       	andi	r24, 0xFD	; 253
    2d1a:	85 83       	std	Z+5, r24	; 0x05
	}
	if (opt->data_order) {
    2d1c:	f8 01       	movw	r30, r16
    2d1e:	85 81       	ldd	r24, Z+5	; 0x05
    2d20:	88 23       	and	r24, r24
    2d22:	29 f0       	breq	.+10     	; 0x2d2e <usart_init_spi+0x354>
		(usart)->CTRLC |= USART_DORD_bm;
    2d24:	f7 01       	movw	r30, r14
    2d26:	85 81       	ldd	r24, Z+5	; 0x05
    2d28:	84 60       	ori	r24, 0x04	; 4
    2d2a:	85 83       	std	Z+5, r24	; 0x05
	} else {
		(usart)->CTRLC &= ~USART_DORD_bm;
    2d2c:	04 c0       	rjmp	.+8      	; 0x2d36 <usart_init_spi+0x35c>
    2d2e:	f7 01       	movw	r30, r14
    2d30:	85 81       	ldd	r24, Z+5	; 0x05
    2d32:	8b 7f       	andi	r24, 0xFB	; 251
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    2d34:	85 83       	std	Z+5, r24	; 0x05
    2d36:	f8 01       	movw	r30, r16
    2d38:	40 81       	ld	r20, Z
    2d3a:	51 81       	ldd	r21, Z+1	; 0x01
    2d3c:	62 81       	ldd	r22, Z+2	; 0x02
    2d3e:	73 81       	ldd	r23, Z+3	; 0x03
    2d40:	00 e0       	ldi	r16, 0x00	; 0
    2d42:	12 e1       	ldi	r17, 0x12	; 18
    2d44:	2a e7       	ldi	r18, 0x7A	; 122
    2d46:	30 e0       	ldi	r19, 0x00	; 0
    2d48:	c7 01       	movw	r24, r14
    2d4a:	16 de       	rcall	.-980    	; 0x2978 <usart_spi_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    2d4c:	f7 01       	movw	r30, r14
    2d4e:	84 81       	ldd	r24, Z+4	; 0x04
    2d50:	88 60       	ori	r24, 0x08	; 8
    2d52:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    2d54:	84 81       	ldd	r24, Z+4	; 0x04
    2d56:	80 61       	ori	r24, 0x10	; 16
    2d58:	84 83       	std	Z+4, r24	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    2d5a:	1a c0       	rjmp	.+52     	; 0x2d90 <usart_init_spi+0x3b6>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_disable(USART_t *usart)
{
	(usart)->CTRLB &= ~USART_RXEN_bm;
    2d5c:	f7 01       	movw	r30, r14
    2d5e:	84 81       	ldd	r24, Z+4	; 0x04
    2d60:	8f 7e       	andi	r24, 0xEF	; 239
    2d62:	84 83       	std	Z+4, r24	; 0x04
	sysclk_enable_peripheral_clock(usart);

	usart_rx_disable(usart);

	/* configure Clock polarity using INVEN bit of the correct SCK I/O port **/
	invert_sck = (opt->spimode == 2) || (opt->spimode == 3);
    2d64:	f8 01       	movw	r30, r16
    2d66:	24 81       	ldd	r18, Z+4	; 0x04
    2d68:	22 50       	subi	r18, 0x02	; 2
	UNUSED(invert_sck);

#ifdef USARTC0
	if ((uint16_t)usart == (uint16_t)&USARTC0) {
    2d6a:	c7 01       	movw	r24, r14
    2d6c:	60 cf       	rjmp	.-320    	; 0x2c2e <usart_init_spi+0x254>
#  ifdef PORT_USART0_bm
		if (PORTC.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTC, 5);
    2d6e:	0f 2e       	mov	r0, r31
    2d70:	f5 e1       	ldi	r31, 0x15	; 21
    2d72:	df 2e       	mov	r13, r31
    2d74:	f0 2d       	mov	r31, r0
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    2d76:	80 ea       	ldi	r24, 0xA0	; 160
    2d78:	98 e0       	ldi	r25, 0x08	; 8
    2d7a:	6a cf       	rjmp	.-300    	; 0x2c50 <usart_init_spi+0x276>
#endif
#ifdef USARTD0
	if ((uint16_t)usart == (uint16_t)&USARTD0) {
#  ifdef PORT_USART0_bm
		if (PORTD.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    2d7c:	0f 2e       	mov	r0, r31
    2d7e:	fd e1       	ldi	r31, 0x1D	; 29
    2d80:	df 2e       	mov	r13, r31
    2d82:	f0 2d       	mov	r31, r0
    2d84:	7b cf       	rjmp	.-266    	; 0x2c7c <usart_init_spi+0x2a2>
#endif
#ifdef USARTE0
	if ((uint16_t)usart == (uint16_t)&USARTE0) {
#  ifdef PORT_USART0_bm
		if(PORTE.REMAP & PORT_USART0_bm) {
			sck_pin = IOPORT_CREATE_PIN(PORTE, 5);
    2d86:	0f 2e       	mov	r0, r31
    2d88:	f5 e2       	ldi	r31, 0x25	; 37
    2d8a:	df 2e       	mov	r13, r31
    2d8c:	f0 2d       	mov	r31, r0
    2d8e:	8b cf       	rjmp	.-234    	; 0x2ca6 <usart_init_spi+0x2cc>
	}

	usart_spi_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
}
    2d90:	0f 90       	pop	r0
    2d92:	df 91       	pop	r29
    2d94:	cf 91       	pop	r28
    2d96:	1f 91       	pop	r17
    2d98:	0f 91       	pop	r16
    2d9a:	ff 90       	pop	r15
    2d9c:	ef 90       	pop	r14
    2d9e:	df 90       	pop	r13
    2da0:	08 95       	ret

00002da2 <__subsf3>:
    2da2:	50 58       	subi	r21, 0x80	; 128

00002da4 <__addsf3>:
    2da4:	bb 27       	eor	r27, r27
    2da6:	aa 27       	eor	r26, r26
    2da8:	0e d0       	rcall	.+28     	; 0x2dc6 <__addsf3x>
    2daa:	e5 c0       	rjmp	.+458    	; 0x2f76 <__fp_round>
    2dac:	d6 d0       	rcall	.+428    	; 0x2f5a <__fp_pscA>
    2dae:	30 f0       	brcs	.+12     	; 0x2dbc <__addsf3+0x18>
    2db0:	db d0       	rcall	.+438    	; 0x2f68 <__fp_pscB>
    2db2:	20 f0       	brcs	.+8      	; 0x2dbc <__addsf3+0x18>
    2db4:	31 f4       	brne	.+12     	; 0x2dc2 <__addsf3+0x1e>
    2db6:	9f 3f       	cpi	r25, 0xFF	; 255
    2db8:	11 f4       	brne	.+4      	; 0x2dbe <__addsf3+0x1a>
    2dba:	1e f4       	brtc	.+6      	; 0x2dc2 <__addsf3+0x1e>
    2dbc:	cb c0       	rjmp	.+406    	; 0x2f54 <__fp_nan>
    2dbe:	0e f4       	brtc	.+2      	; 0x2dc2 <__addsf3+0x1e>
    2dc0:	e0 95       	com	r30
    2dc2:	e7 fb       	bst	r30, 7
    2dc4:	c1 c0       	rjmp	.+386    	; 0x2f48 <__fp_inf>

00002dc6 <__addsf3x>:
    2dc6:	e9 2f       	mov	r30, r25
    2dc8:	e7 d0       	rcall	.+462    	; 0x2f98 <__fp_split3>
    2dca:	80 f3       	brcs	.-32     	; 0x2dac <__addsf3+0x8>
    2dcc:	ba 17       	cp	r27, r26
    2dce:	62 07       	cpc	r22, r18
    2dd0:	73 07       	cpc	r23, r19
    2dd2:	84 07       	cpc	r24, r20
    2dd4:	95 07       	cpc	r25, r21
    2dd6:	18 f0       	brcs	.+6      	; 0x2dde <__addsf3x+0x18>
    2dd8:	71 f4       	brne	.+28     	; 0x2df6 <__addsf3x+0x30>
    2dda:	9e f5       	brtc	.+102    	; 0x2e42 <__addsf3x+0x7c>
    2ddc:	ff c0       	rjmp	.+510    	; 0x2fdc <__fp_zero>
    2dde:	0e f4       	brtc	.+2      	; 0x2de2 <__addsf3x+0x1c>
    2de0:	e0 95       	com	r30
    2de2:	0b 2e       	mov	r0, r27
    2de4:	ba 2f       	mov	r27, r26
    2de6:	a0 2d       	mov	r26, r0
    2de8:	0b 01       	movw	r0, r22
    2dea:	b9 01       	movw	r22, r18
    2dec:	90 01       	movw	r18, r0
    2dee:	0c 01       	movw	r0, r24
    2df0:	ca 01       	movw	r24, r20
    2df2:	a0 01       	movw	r20, r0
    2df4:	11 24       	eor	r1, r1
    2df6:	ff 27       	eor	r31, r31
    2df8:	59 1b       	sub	r21, r25
    2dfa:	99 f0       	breq	.+38     	; 0x2e22 <__addsf3x+0x5c>
    2dfc:	59 3f       	cpi	r21, 0xF9	; 249
    2dfe:	50 f4       	brcc	.+20     	; 0x2e14 <__addsf3x+0x4e>
    2e00:	50 3e       	cpi	r21, 0xE0	; 224
    2e02:	68 f1       	brcs	.+90     	; 0x2e5e <__addsf3x+0x98>
    2e04:	1a 16       	cp	r1, r26
    2e06:	f0 40       	sbci	r31, 0x00	; 0
    2e08:	a2 2f       	mov	r26, r18
    2e0a:	23 2f       	mov	r18, r19
    2e0c:	34 2f       	mov	r19, r20
    2e0e:	44 27       	eor	r20, r20
    2e10:	58 5f       	subi	r21, 0xF8	; 248
    2e12:	f3 cf       	rjmp	.-26     	; 0x2dfa <__addsf3x+0x34>
    2e14:	46 95       	lsr	r20
    2e16:	37 95       	ror	r19
    2e18:	27 95       	ror	r18
    2e1a:	a7 95       	ror	r26
    2e1c:	f0 40       	sbci	r31, 0x00	; 0
    2e1e:	53 95       	inc	r21
    2e20:	c9 f7       	brne	.-14     	; 0x2e14 <__addsf3x+0x4e>
    2e22:	7e f4       	brtc	.+30     	; 0x2e42 <__addsf3x+0x7c>
    2e24:	1f 16       	cp	r1, r31
    2e26:	ba 0b       	sbc	r27, r26
    2e28:	62 0b       	sbc	r22, r18
    2e2a:	73 0b       	sbc	r23, r19
    2e2c:	84 0b       	sbc	r24, r20
    2e2e:	ba f0       	brmi	.+46     	; 0x2e5e <__addsf3x+0x98>
    2e30:	91 50       	subi	r25, 0x01	; 1
    2e32:	a1 f0       	breq	.+40     	; 0x2e5c <__addsf3x+0x96>
    2e34:	ff 0f       	add	r31, r31
    2e36:	bb 1f       	adc	r27, r27
    2e38:	66 1f       	adc	r22, r22
    2e3a:	77 1f       	adc	r23, r23
    2e3c:	88 1f       	adc	r24, r24
    2e3e:	c2 f7       	brpl	.-16     	; 0x2e30 <__addsf3x+0x6a>
    2e40:	0e c0       	rjmp	.+28     	; 0x2e5e <__addsf3x+0x98>
    2e42:	ba 0f       	add	r27, r26
    2e44:	62 1f       	adc	r22, r18
    2e46:	73 1f       	adc	r23, r19
    2e48:	84 1f       	adc	r24, r20
    2e4a:	48 f4       	brcc	.+18     	; 0x2e5e <__addsf3x+0x98>
    2e4c:	87 95       	ror	r24
    2e4e:	77 95       	ror	r23
    2e50:	67 95       	ror	r22
    2e52:	b7 95       	ror	r27
    2e54:	f7 95       	ror	r31
    2e56:	9e 3f       	cpi	r25, 0xFE	; 254
    2e58:	08 f0       	brcs	.+2      	; 0x2e5c <__addsf3x+0x96>
    2e5a:	b3 cf       	rjmp	.-154    	; 0x2dc2 <__addsf3+0x1e>
    2e5c:	93 95       	inc	r25
    2e5e:	88 0f       	add	r24, r24
    2e60:	08 f0       	brcs	.+2      	; 0x2e64 <__addsf3x+0x9e>
    2e62:	99 27       	eor	r25, r25
    2e64:	ee 0f       	add	r30, r30
    2e66:	97 95       	ror	r25
    2e68:	87 95       	ror	r24
    2e6a:	08 95       	ret

00002e6c <__fixsfsi>:
    2e6c:	04 d0       	rcall	.+8      	; 0x2e76 <__fixunssfsi>
    2e6e:	68 94       	set
    2e70:	b1 11       	cpse	r27, r1
    2e72:	b5 c0       	rjmp	.+362    	; 0x2fde <__fp_szero>
    2e74:	08 95       	ret

00002e76 <__fixunssfsi>:
    2e76:	98 d0       	rcall	.+304    	; 0x2fa8 <__fp_splitA>
    2e78:	88 f0       	brcs	.+34     	; 0x2e9c <__fixunssfsi+0x26>
    2e7a:	9f 57       	subi	r25, 0x7F	; 127
    2e7c:	90 f0       	brcs	.+36     	; 0x2ea2 <__fixunssfsi+0x2c>
    2e7e:	b9 2f       	mov	r27, r25
    2e80:	99 27       	eor	r25, r25
    2e82:	b7 51       	subi	r27, 0x17	; 23
    2e84:	a0 f0       	brcs	.+40     	; 0x2eae <__fixunssfsi+0x38>
    2e86:	d1 f0       	breq	.+52     	; 0x2ebc <__fixunssfsi+0x46>
    2e88:	66 0f       	add	r22, r22
    2e8a:	77 1f       	adc	r23, r23
    2e8c:	88 1f       	adc	r24, r24
    2e8e:	99 1f       	adc	r25, r25
    2e90:	1a f0       	brmi	.+6      	; 0x2e98 <__fixunssfsi+0x22>
    2e92:	ba 95       	dec	r27
    2e94:	c9 f7       	brne	.-14     	; 0x2e88 <__fixunssfsi+0x12>
    2e96:	12 c0       	rjmp	.+36     	; 0x2ebc <__fixunssfsi+0x46>
    2e98:	b1 30       	cpi	r27, 0x01	; 1
    2e9a:	81 f0       	breq	.+32     	; 0x2ebc <__fixunssfsi+0x46>
    2e9c:	9f d0       	rcall	.+318    	; 0x2fdc <__fp_zero>
    2e9e:	b1 e0       	ldi	r27, 0x01	; 1
    2ea0:	08 95       	ret
    2ea2:	9c c0       	rjmp	.+312    	; 0x2fdc <__fp_zero>
    2ea4:	67 2f       	mov	r22, r23
    2ea6:	78 2f       	mov	r23, r24
    2ea8:	88 27       	eor	r24, r24
    2eaa:	b8 5f       	subi	r27, 0xF8	; 248
    2eac:	39 f0       	breq	.+14     	; 0x2ebc <__fixunssfsi+0x46>
    2eae:	b9 3f       	cpi	r27, 0xF9	; 249
    2eb0:	cc f3       	brlt	.-14     	; 0x2ea4 <__fixunssfsi+0x2e>
    2eb2:	86 95       	lsr	r24
    2eb4:	77 95       	ror	r23
    2eb6:	67 95       	ror	r22
    2eb8:	b3 95       	inc	r27
    2eba:	d9 f7       	brne	.-10     	; 0x2eb2 <__fixunssfsi+0x3c>
    2ebc:	3e f4       	brtc	.+14     	; 0x2ecc <__fixunssfsi+0x56>
    2ebe:	90 95       	com	r25
    2ec0:	80 95       	com	r24
    2ec2:	70 95       	com	r23
    2ec4:	61 95       	neg	r22
    2ec6:	7f 4f       	sbci	r23, 0xFF	; 255
    2ec8:	8f 4f       	sbci	r24, 0xFF	; 255
    2eca:	9f 4f       	sbci	r25, 0xFF	; 255
    2ecc:	08 95       	ret

00002ece <__floatunsisf>:
    2ece:	e8 94       	clt
    2ed0:	09 c0       	rjmp	.+18     	; 0x2ee4 <__floatsisf+0x12>

00002ed2 <__floatsisf>:
    2ed2:	97 fb       	bst	r25, 7
    2ed4:	3e f4       	brtc	.+14     	; 0x2ee4 <__floatsisf+0x12>
    2ed6:	90 95       	com	r25
    2ed8:	80 95       	com	r24
    2eda:	70 95       	com	r23
    2edc:	61 95       	neg	r22
    2ede:	7f 4f       	sbci	r23, 0xFF	; 255
    2ee0:	8f 4f       	sbci	r24, 0xFF	; 255
    2ee2:	9f 4f       	sbci	r25, 0xFF	; 255
    2ee4:	99 23       	and	r25, r25
    2ee6:	a9 f0       	breq	.+42     	; 0x2f12 <__floatsisf+0x40>
    2ee8:	f9 2f       	mov	r31, r25
    2eea:	96 e9       	ldi	r25, 0x96	; 150
    2eec:	bb 27       	eor	r27, r27
    2eee:	93 95       	inc	r25
    2ef0:	f6 95       	lsr	r31
    2ef2:	87 95       	ror	r24
    2ef4:	77 95       	ror	r23
    2ef6:	67 95       	ror	r22
    2ef8:	b7 95       	ror	r27
    2efa:	f1 11       	cpse	r31, r1
    2efc:	f8 cf       	rjmp	.-16     	; 0x2eee <__floatsisf+0x1c>
    2efe:	fa f4       	brpl	.+62     	; 0x2f3e <__floatsisf+0x6c>
    2f00:	bb 0f       	add	r27, r27
    2f02:	11 f4       	brne	.+4      	; 0x2f08 <__floatsisf+0x36>
    2f04:	60 ff       	sbrs	r22, 0
    2f06:	1b c0       	rjmp	.+54     	; 0x2f3e <__floatsisf+0x6c>
    2f08:	6f 5f       	subi	r22, 0xFF	; 255
    2f0a:	7f 4f       	sbci	r23, 0xFF	; 255
    2f0c:	8f 4f       	sbci	r24, 0xFF	; 255
    2f0e:	9f 4f       	sbci	r25, 0xFF	; 255
    2f10:	16 c0       	rjmp	.+44     	; 0x2f3e <__floatsisf+0x6c>
    2f12:	88 23       	and	r24, r24
    2f14:	11 f0       	breq	.+4      	; 0x2f1a <__floatsisf+0x48>
    2f16:	96 e9       	ldi	r25, 0x96	; 150
    2f18:	11 c0       	rjmp	.+34     	; 0x2f3c <__floatsisf+0x6a>
    2f1a:	77 23       	and	r23, r23
    2f1c:	21 f0       	breq	.+8      	; 0x2f26 <__floatsisf+0x54>
    2f1e:	9e e8       	ldi	r25, 0x8E	; 142
    2f20:	87 2f       	mov	r24, r23
    2f22:	76 2f       	mov	r23, r22
    2f24:	05 c0       	rjmp	.+10     	; 0x2f30 <__floatsisf+0x5e>
    2f26:	66 23       	and	r22, r22
    2f28:	71 f0       	breq	.+28     	; 0x2f46 <__floatsisf+0x74>
    2f2a:	96 e8       	ldi	r25, 0x86	; 134
    2f2c:	86 2f       	mov	r24, r22
    2f2e:	70 e0       	ldi	r23, 0x00	; 0
    2f30:	60 e0       	ldi	r22, 0x00	; 0
    2f32:	2a f0       	brmi	.+10     	; 0x2f3e <__floatsisf+0x6c>
    2f34:	9a 95       	dec	r25
    2f36:	66 0f       	add	r22, r22
    2f38:	77 1f       	adc	r23, r23
    2f3a:	88 1f       	adc	r24, r24
    2f3c:	da f7       	brpl	.-10     	; 0x2f34 <__floatsisf+0x62>
    2f3e:	88 0f       	add	r24, r24
    2f40:	96 95       	lsr	r25
    2f42:	87 95       	ror	r24
    2f44:	97 f9       	bld	r25, 7
    2f46:	08 95       	ret

00002f48 <__fp_inf>:
    2f48:	97 f9       	bld	r25, 7
    2f4a:	9f 67       	ori	r25, 0x7F	; 127
    2f4c:	80 e8       	ldi	r24, 0x80	; 128
    2f4e:	70 e0       	ldi	r23, 0x00	; 0
    2f50:	60 e0       	ldi	r22, 0x00	; 0
    2f52:	08 95       	ret

00002f54 <__fp_nan>:
    2f54:	9f ef       	ldi	r25, 0xFF	; 255
    2f56:	80 ec       	ldi	r24, 0xC0	; 192
    2f58:	08 95       	ret

00002f5a <__fp_pscA>:
    2f5a:	00 24       	eor	r0, r0
    2f5c:	0a 94       	dec	r0
    2f5e:	16 16       	cp	r1, r22
    2f60:	17 06       	cpc	r1, r23
    2f62:	18 06       	cpc	r1, r24
    2f64:	09 06       	cpc	r0, r25
    2f66:	08 95       	ret

00002f68 <__fp_pscB>:
    2f68:	00 24       	eor	r0, r0
    2f6a:	0a 94       	dec	r0
    2f6c:	12 16       	cp	r1, r18
    2f6e:	13 06       	cpc	r1, r19
    2f70:	14 06       	cpc	r1, r20
    2f72:	05 06       	cpc	r0, r21
    2f74:	08 95       	ret

00002f76 <__fp_round>:
    2f76:	09 2e       	mov	r0, r25
    2f78:	03 94       	inc	r0
    2f7a:	00 0c       	add	r0, r0
    2f7c:	11 f4       	brne	.+4      	; 0x2f82 <__fp_round+0xc>
    2f7e:	88 23       	and	r24, r24
    2f80:	52 f0       	brmi	.+20     	; 0x2f96 <__fp_round+0x20>
    2f82:	bb 0f       	add	r27, r27
    2f84:	40 f4       	brcc	.+16     	; 0x2f96 <__fp_round+0x20>
    2f86:	bf 2b       	or	r27, r31
    2f88:	11 f4       	brne	.+4      	; 0x2f8e <__fp_round+0x18>
    2f8a:	60 ff       	sbrs	r22, 0
    2f8c:	04 c0       	rjmp	.+8      	; 0x2f96 <__fp_round+0x20>
    2f8e:	6f 5f       	subi	r22, 0xFF	; 255
    2f90:	7f 4f       	sbci	r23, 0xFF	; 255
    2f92:	8f 4f       	sbci	r24, 0xFF	; 255
    2f94:	9f 4f       	sbci	r25, 0xFF	; 255
    2f96:	08 95       	ret

00002f98 <__fp_split3>:
    2f98:	57 fd       	sbrc	r21, 7
    2f9a:	90 58       	subi	r25, 0x80	; 128
    2f9c:	44 0f       	add	r20, r20
    2f9e:	55 1f       	adc	r21, r21
    2fa0:	59 f0       	breq	.+22     	; 0x2fb8 <__fp_splitA+0x10>
    2fa2:	5f 3f       	cpi	r21, 0xFF	; 255
    2fa4:	71 f0       	breq	.+28     	; 0x2fc2 <__fp_splitA+0x1a>
    2fa6:	47 95       	ror	r20

00002fa8 <__fp_splitA>:
    2fa8:	88 0f       	add	r24, r24
    2faa:	97 fb       	bst	r25, 7
    2fac:	99 1f       	adc	r25, r25
    2fae:	61 f0       	breq	.+24     	; 0x2fc8 <__fp_splitA+0x20>
    2fb0:	9f 3f       	cpi	r25, 0xFF	; 255
    2fb2:	79 f0       	breq	.+30     	; 0x2fd2 <__fp_splitA+0x2a>
    2fb4:	87 95       	ror	r24
    2fb6:	08 95       	ret
    2fb8:	12 16       	cp	r1, r18
    2fba:	13 06       	cpc	r1, r19
    2fbc:	14 06       	cpc	r1, r20
    2fbe:	55 1f       	adc	r21, r21
    2fc0:	f2 cf       	rjmp	.-28     	; 0x2fa6 <__fp_split3+0xe>
    2fc2:	46 95       	lsr	r20
    2fc4:	f1 df       	rcall	.-30     	; 0x2fa8 <__fp_splitA>
    2fc6:	08 c0       	rjmp	.+16     	; 0x2fd8 <__fp_splitA+0x30>
    2fc8:	16 16       	cp	r1, r22
    2fca:	17 06       	cpc	r1, r23
    2fcc:	18 06       	cpc	r1, r24
    2fce:	99 1f       	adc	r25, r25
    2fd0:	f1 cf       	rjmp	.-30     	; 0x2fb4 <__fp_splitA+0xc>
    2fd2:	86 95       	lsr	r24
    2fd4:	71 05       	cpc	r23, r1
    2fd6:	61 05       	cpc	r22, r1
    2fd8:	08 94       	sec
    2fda:	08 95       	ret

00002fdc <__fp_zero>:
    2fdc:	e8 94       	clt

00002fde <__fp_szero>:
    2fde:	bb 27       	eor	r27, r27
    2fe0:	66 27       	eor	r22, r22
    2fe2:	77 27       	eor	r23, r23
    2fe4:	cb 01       	movw	r24, r22
    2fe6:	97 f9       	bld	r25, 7
    2fe8:	08 95       	ret

00002fea <__mulsf3>:
    2fea:	0b d0       	rcall	.+22     	; 0x3002 <__mulsf3x>
    2fec:	c4 cf       	rjmp	.-120    	; 0x2f76 <__fp_round>
    2fee:	b5 df       	rcall	.-150    	; 0x2f5a <__fp_pscA>
    2ff0:	28 f0       	brcs	.+10     	; 0x2ffc <__mulsf3+0x12>
    2ff2:	ba df       	rcall	.-140    	; 0x2f68 <__fp_pscB>
    2ff4:	18 f0       	brcs	.+6      	; 0x2ffc <__mulsf3+0x12>
    2ff6:	95 23       	and	r25, r21
    2ff8:	09 f0       	breq	.+2      	; 0x2ffc <__mulsf3+0x12>
    2ffa:	a6 cf       	rjmp	.-180    	; 0x2f48 <__fp_inf>
    2ffc:	ab cf       	rjmp	.-170    	; 0x2f54 <__fp_nan>
    2ffe:	11 24       	eor	r1, r1
    3000:	ee cf       	rjmp	.-36     	; 0x2fde <__fp_szero>

00003002 <__mulsf3x>:
    3002:	ca df       	rcall	.-108    	; 0x2f98 <__fp_split3>
    3004:	a0 f3       	brcs	.-24     	; 0x2fee <__mulsf3+0x4>

00003006 <__mulsf3_pse>:
    3006:	95 9f       	mul	r25, r21
    3008:	d1 f3       	breq	.-12     	; 0x2ffe <__mulsf3+0x14>
    300a:	95 0f       	add	r25, r21
    300c:	50 e0       	ldi	r21, 0x00	; 0
    300e:	55 1f       	adc	r21, r21
    3010:	62 9f       	mul	r22, r18
    3012:	f0 01       	movw	r30, r0
    3014:	72 9f       	mul	r23, r18
    3016:	bb 27       	eor	r27, r27
    3018:	f0 0d       	add	r31, r0
    301a:	b1 1d       	adc	r27, r1
    301c:	63 9f       	mul	r22, r19
    301e:	aa 27       	eor	r26, r26
    3020:	f0 0d       	add	r31, r0
    3022:	b1 1d       	adc	r27, r1
    3024:	aa 1f       	adc	r26, r26
    3026:	64 9f       	mul	r22, r20
    3028:	66 27       	eor	r22, r22
    302a:	b0 0d       	add	r27, r0
    302c:	a1 1d       	adc	r26, r1
    302e:	66 1f       	adc	r22, r22
    3030:	82 9f       	mul	r24, r18
    3032:	22 27       	eor	r18, r18
    3034:	b0 0d       	add	r27, r0
    3036:	a1 1d       	adc	r26, r1
    3038:	62 1f       	adc	r22, r18
    303a:	73 9f       	mul	r23, r19
    303c:	b0 0d       	add	r27, r0
    303e:	a1 1d       	adc	r26, r1
    3040:	62 1f       	adc	r22, r18
    3042:	83 9f       	mul	r24, r19
    3044:	a0 0d       	add	r26, r0
    3046:	61 1d       	adc	r22, r1
    3048:	22 1f       	adc	r18, r18
    304a:	74 9f       	mul	r23, r20
    304c:	33 27       	eor	r19, r19
    304e:	a0 0d       	add	r26, r0
    3050:	61 1d       	adc	r22, r1
    3052:	23 1f       	adc	r18, r19
    3054:	84 9f       	mul	r24, r20
    3056:	60 0d       	add	r22, r0
    3058:	21 1d       	adc	r18, r1
    305a:	82 2f       	mov	r24, r18
    305c:	76 2f       	mov	r23, r22
    305e:	6a 2f       	mov	r22, r26
    3060:	11 24       	eor	r1, r1
    3062:	9f 57       	subi	r25, 0x7F	; 127
    3064:	50 40       	sbci	r21, 0x00	; 0
    3066:	8a f0       	brmi	.+34     	; 0x308a <__mulsf3_pse+0x84>
    3068:	e1 f0       	breq	.+56     	; 0x30a2 <__mulsf3_pse+0x9c>
    306a:	88 23       	and	r24, r24
    306c:	4a f0       	brmi	.+18     	; 0x3080 <__mulsf3_pse+0x7a>
    306e:	ee 0f       	add	r30, r30
    3070:	ff 1f       	adc	r31, r31
    3072:	bb 1f       	adc	r27, r27
    3074:	66 1f       	adc	r22, r22
    3076:	77 1f       	adc	r23, r23
    3078:	88 1f       	adc	r24, r24
    307a:	91 50       	subi	r25, 0x01	; 1
    307c:	50 40       	sbci	r21, 0x00	; 0
    307e:	a9 f7       	brne	.-22     	; 0x306a <__mulsf3_pse+0x64>
    3080:	9e 3f       	cpi	r25, 0xFE	; 254
    3082:	51 05       	cpc	r21, r1
    3084:	70 f0       	brcs	.+28     	; 0x30a2 <__mulsf3_pse+0x9c>
    3086:	60 cf       	rjmp	.-320    	; 0x2f48 <__fp_inf>
    3088:	aa cf       	rjmp	.-172    	; 0x2fde <__fp_szero>
    308a:	5f 3f       	cpi	r21, 0xFF	; 255
    308c:	ec f3       	brlt	.-6      	; 0x3088 <__mulsf3_pse+0x82>
    308e:	98 3e       	cpi	r25, 0xE8	; 232
    3090:	dc f3       	brlt	.-10     	; 0x3088 <__mulsf3_pse+0x82>
    3092:	86 95       	lsr	r24
    3094:	77 95       	ror	r23
    3096:	67 95       	ror	r22
    3098:	b7 95       	ror	r27
    309a:	f7 95       	ror	r31
    309c:	e7 95       	ror	r30
    309e:	9f 5f       	subi	r25, 0xFF	; 255
    30a0:	c1 f7       	brne	.-16     	; 0x3092 <__mulsf3_pse+0x8c>
    30a2:	fe 2b       	or	r31, r30
    30a4:	88 0f       	add	r24, r24
    30a6:	91 1d       	adc	r25, r1
    30a8:	96 95       	lsr	r25
    30aa:	87 95       	ror	r24
    30ac:	97 f9       	bld	r25, 7
    30ae:	08 95       	ret

000030b0 <__udivmodsi4>:
    30b0:	a1 e2       	ldi	r26, 0x21	; 33
    30b2:	1a 2e       	mov	r1, r26
    30b4:	aa 1b       	sub	r26, r26
    30b6:	bb 1b       	sub	r27, r27
    30b8:	fd 01       	movw	r30, r26
    30ba:	0d c0       	rjmp	.+26     	; 0x30d6 <__udivmodsi4_ep>

000030bc <__udivmodsi4_loop>:
    30bc:	aa 1f       	adc	r26, r26
    30be:	bb 1f       	adc	r27, r27
    30c0:	ee 1f       	adc	r30, r30
    30c2:	ff 1f       	adc	r31, r31
    30c4:	a2 17       	cp	r26, r18
    30c6:	b3 07       	cpc	r27, r19
    30c8:	e4 07       	cpc	r30, r20
    30ca:	f5 07       	cpc	r31, r21
    30cc:	20 f0       	brcs	.+8      	; 0x30d6 <__udivmodsi4_ep>
    30ce:	a2 1b       	sub	r26, r18
    30d0:	b3 0b       	sbc	r27, r19
    30d2:	e4 0b       	sbc	r30, r20
    30d4:	f5 0b       	sbc	r31, r21

000030d6 <__udivmodsi4_ep>:
    30d6:	66 1f       	adc	r22, r22
    30d8:	77 1f       	adc	r23, r23
    30da:	88 1f       	adc	r24, r24
    30dc:	99 1f       	adc	r25, r25
    30de:	1a 94       	dec	r1
    30e0:	69 f7       	brne	.-38     	; 0x30bc <__udivmodsi4_loop>
    30e2:	60 95       	com	r22
    30e4:	70 95       	com	r23
    30e6:	80 95       	com	r24
    30e8:	90 95       	com	r25
    30ea:	9b 01       	movw	r18, r22
    30ec:	ac 01       	movw	r20, r24
    30ee:	bd 01       	movw	r22, r26
    30f0:	cf 01       	movw	r24, r30
    30f2:	08 95       	ret

000030f4 <__tablejump2__>:
    30f4:	ee 0f       	add	r30, r30
    30f6:	ff 1f       	adc	r31, r31
    30f8:	88 1f       	adc	r24, r24
    30fa:	8b bf       	out	0x3b, r24	; 59
    30fc:	07 90       	elpm	r0, Z+
    30fe:	f6 91       	elpm	r31, Z
    3100:	e0 2d       	mov	r30, r0
    3102:	19 94       	eijmp

00003104 <__umulhisi3>:
    3104:	a2 9f       	mul	r26, r18
    3106:	b0 01       	movw	r22, r0
    3108:	b3 9f       	mul	r27, r19
    310a:	c0 01       	movw	r24, r0
    310c:	a3 9f       	mul	r26, r19
    310e:	70 0d       	add	r23, r0
    3110:	81 1d       	adc	r24, r1
    3112:	11 24       	eor	r1, r1
    3114:	91 1d       	adc	r25, r1
    3116:	b2 9f       	mul	r27, r18
    3118:	70 0d       	add	r23, r0
    311a:	81 1d       	adc	r24, r1
    311c:	11 24       	eor	r1, r1
    311e:	91 1d       	adc	r25, r1
    3120:	08 95       	ret

00003122 <snprintf>:
    3122:	0f 93       	push	r16
    3124:	1f 93       	push	r17
    3126:	cf 93       	push	r28
    3128:	df 93       	push	r29
    312a:	cd b7       	in	r28, 0x3d	; 61
    312c:	de b7       	in	r29, 0x3e	; 62
    312e:	2e 97       	sbiw	r28, 0x0e	; 14
    3130:	cd bf       	out	0x3d, r28	; 61
    3132:	de bf       	out	0x3e, r29	; 62
    3134:	0e 89       	ldd	r16, Y+22	; 0x16
    3136:	1f 89       	ldd	r17, Y+23	; 0x17
    3138:	88 8d       	ldd	r24, Y+24	; 0x18
    313a:	99 8d       	ldd	r25, Y+25	; 0x19
    313c:	26 e0       	ldi	r18, 0x06	; 6
    313e:	2c 83       	std	Y+4, r18	; 0x04
    3140:	09 83       	std	Y+1, r16	; 0x01
    3142:	1a 83       	std	Y+2, r17	; 0x02
    3144:	97 ff       	sbrs	r25, 7
    3146:	02 c0       	rjmp	.+4      	; 0x314c <snprintf+0x2a>
    3148:	80 e0       	ldi	r24, 0x00	; 0
    314a:	90 e8       	ldi	r25, 0x80	; 128
    314c:	01 97       	sbiw	r24, 0x01	; 1
    314e:	8d 83       	std	Y+5, r24	; 0x05
    3150:	9e 83       	std	Y+6, r25	; 0x06
    3152:	ae 01       	movw	r20, r28
    3154:	44 5e       	subi	r20, 0xE4	; 228
    3156:	5f 4f       	sbci	r21, 0xFF	; 255
    3158:	6a 8d       	ldd	r22, Y+26	; 0x1a
    315a:	7b 8d       	ldd	r23, Y+27	; 0x1b
    315c:	ce 01       	movw	r24, r28
    315e:	01 96       	adiw	r24, 0x01	; 1
    3160:	16 d0       	rcall	.+44     	; 0x318e <vfprintf>
    3162:	4d 81       	ldd	r20, Y+5	; 0x05
    3164:	5e 81       	ldd	r21, Y+6	; 0x06
    3166:	57 fd       	sbrc	r21, 7
    3168:	0a c0       	rjmp	.+20     	; 0x317e <snprintf+0x5c>
    316a:	2f 81       	ldd	r18, Y+7	; 0x07
    316c:	38 85       	ldd	r19, Y+8	; 0x08
    316e:	42 17       	cp	r20, r18
    3170:	53 07       	cpc	r21, r19
    3172:	0c f4       	brge	.+2      	; 0x3176 <snprintf+0x54>
    3174:	9a 01       	movw	r18, r20
    3176:	f8 01       	movw	r30, r16
    3178:	e2 0f       	add	r30, r18
    317a:	f3 1f       	adc	r31, r19
    317c:	10 82       	st	Z, r1
    317e:	2e 96       	adiw	r28, 0x0e	; 14
    3180:	cd bf       	out	0x3d, r28	; 61
    3182:	de bf       	out	0x3e, r29	; 62
    3184:	df 91       	pop	r29
    3186:	cf 91       	pop	r28
    3188:	1f 91       	pop	r17
    318a:	0f 91       	pop	r16
    318c:	08 95       	ret

0000318e <vfprintf>:
    318e:	2f 92       	push	r2
    3190:	3f 92       	push	r3
    3192:	4f 92       	push	r4
    3194:	5f 92       	push	r5
    3196:	6f 92       	push	r6
    3198:	7f 92       	push	r7
    319a:	8f 92       	push	r8
    319c:	9f 92       	push	r9
    319e:	af 92       	push	r10
    31a0:	bf 92       	push	r11
    31a2:	cf 92       	push	r12
    31a4:	df 92       	push	r13
    31a6:	ef 92       	push	r14
    31a8:	ff 92       	push	r15
    31aa:	0f 93       	push	r16
    31ac:	1f 93       	push	r17
    31ae:	cf 93       	push	r28
    31b0:	df 93       	push	r29
    31b2:	cd b7       	in	r28, 0x3d	; 61
    31b4:	de b7       	in	r29, 0x3e	; 62
    31b6:	2b 97       	sbiw	r28, 0x0b	; 11
    31b8:	cd bf       	out	0x3d, r28	; 61
    31ba:	de bf       	out	0x3e, r29	; 62
    31bc:	6c 01       	movw	r12, r24
    31be:	7b 01       	movw	r14, r22
    31c0:	8a 01       	movw	r16, r20
    31c2:	fc 01       	movw	r30, r24
    31c4:	16 82       	std	Z+6, r1	; 0x06
    31c6:	17 82       	std	Z+7, r1	; 0x07
    31c8:	83 81       	ldd	r24, Z+3	; 0x03
    31ca:	81 ff       	sbrs	r24, 1
    31cc:	bf c1       	rjmp	.+894    	; 0x354c <vfprintf+0x3be>
    31ce:	ce 01       	movw	r24, r28
    31d0:	01 96       	adiw	r24, 0x01	; 1
    31d2:	3c 01       	movw	r6, r24
    31d4:	f6 01       	movw	r30, r12
    31d6:	93 81       	ldd	r25, Z+3	; 0x03
    31d8:	f7 01       	movw	r30, r14
    31da:	93 fd       	sbrc	r25, 3
    31dc:	85 91       	lpm	r24, Z+
    31de:	93 ff       	sbrs	r25, 3
    31e0:	81 91       	ld	r24, Z+
    31e2:	7f 01       	movw	r14, r30
    31e4:	88 23       	and	r24, r24
    31e6:	09 f4       	brne	.+2      	; 0x31ea <vfprintf+0x5c>
    31e8:	ad c1       	rjmp	.+858    	; 0x3544 <vfprintf+0x3b6>
    31ea:	85 32       	cpi	r24, 0x25	; 37
    31ec:	39 f4       	brne	.+14     	; 0x31fc <vfprintf+0x6e>
    31ee:	93 fd       	sbrc	r25, 3
    31f0:	85 91       	lpm	r24, Z+
    31f2:	93 ff       	sbrs	r25, 3
    31f4:	81 91       	ld	r24, Z+
    31f6:	7f 01       	movw	r14, r30
    31f8:	85 32       	cpi	r24, 0x25	; 37
    31fa:	21 f4       	brne	.+8      	; 0x3204 <vfprintf+0x76>
    31fc:	b6 01       	movw	r22, r12
    31fe:	90 e0       	ldi	r25, 0x00	; 0
    3200:	d3 d1       	rcall	.+934    	; 0x35a8 <fputc>
    3202:	e8 cf       	rjmp	.-48     	; 0x31d4 <vfprintf+0x46>
    3204:	91 2c       	mov	r9, r1
    3206:	21 2c       	mov	r2, r1
    3208:	31 2c       	mov	r3, r1
    320a:	ff e1       	ldi	r31, 0x1F	; 31
    320c:	f3 15       	cp	r31, r3
    320e:	d8 f0       	brcs	.+54     	; 0x3246 <vfprintf+0xb8>
    3210:	8b 32       	cpi	r24, 0x2B	; 43
    3212:	79 f0       	breq	.+30     	; 0x3232 <vfprintf+0xa4>
    3214:	38 f4       	brcc	.+14     	; 0x3224 <vfprintf+0x96>
    3216:	80 32       	cpi	r24, 0x20	; 32
    3218:	79 f0       	breq	.+30     	; 0x3238 <vfprintf+0xaa>
    321a:	83 32       	cpi	r24, 0x23	; 35
    321c:	a1 f4       	brne	.+40     	; 0x3246 <vfprintf+0xb8>
    321e:	23 2d       	mov	r18, r3
    3220:	20 61       	ori	r18, 0x10	; 16
    3222:	1d c0       	rjmp	.+58     	; 0x325e <vfprintf+0xd0>
    3224:	8d 32       	cpi	r24, 0x2D	; 45
    3226:	61 f0       	breq	.+24     	; 0x3240 <vfprintf+0xb2>
    3228:	80 33       	cpi	r24, 0x30	; 48
    322a:	69 f4       	brne	.+26     	; 0x3246 <vfprintf+0xb8>
    322c:	23 2d       	mov	r18, r3
    322e:	21 60       	ori	r18, 0x01	; 1
    3230:	16 c0       	rjmp	.+44     	; 0x325e <vfprintf+0xd0>
    3232:	83 2d       	mov	r24, r3
    3234:	82 60       	ori	r24, 0x02	; 2
    3236:	38 2e       	mov	r3, r24
    3238:	e3 2d       	mov	r30, r3
    323a:	e4 60       	ori	r30, 0x04	; 4
    323c:	3e 2e       	mov	r3, r30
    323e:	2a c0       	rjmp	.+84     	; 0x3294 <vfprintf+0x106>
    3240:	f3 2d       	mov	r31, r3
    3242:	f8 60       	ori	r31, 0x08	; 8
    3244:	1d c0       	rjmp	.+58     	; 0x3280 <vfprintf+0xf2>
    3246:	37 fc       	sbrc	r3, 7
    3248:	2d c0       	rjmp	.+90     	; 0x32a4 <vfprintf+0x116>
    324a:	20 ed       	ldi	r18, 0xD0	; 208
    324c:	28 0f       	add	r18, r24
    324e:	2a 30       	cpi	r18, 0x0A	; 10
    3250:	40 f0       	brcs	.+16     	; 0x3262 <vfprintf+0xd4>
    3252:	8e 32       	cpi	r24, 0x2E	; 46
    3254:	b9 f4       	brne	.+46     	; 0x3284 <vfprintf+0xf6>
    3256:	36 fc       	sbrc	r3, 6
    3258:	75 c1       	rjmp	.+746    	; 0x3544 <vfprintf+0x3b6>
    325a:	23 2d       	mov	r18, r3
    325c:	20 64       	ori	r18, 0x40	; 64
    325e:	32 2e       	mov	r3, r18
    3260:	19 c0       	rjmp	.+50     	; 0x3294 <vfprintf+0x106>
    3262:	36 fe       	sbrs	r3, 6
    3264:	06 c0       	rjmp	.+12     	; 0x3272 <vfprintf+0xe4>
    3266:	8a e0       	ldi	r24, 0x0A	; 10
    3268:	98 9e       	mul	r9, r24
    326a:	20 0d       	add	r18, r0
    326c:	11 24       	eor	r1, r1
    326e:	92 2e       	mov	r9, r18
    3270:	11 c0       	rjmp	.+34     	; 0x3294 <vfprintf+0x106>
    3272:	ea e0       	ldi	r30, 0x0A	; 10
    3274:	2e 9e       	mul	r2, r30
    3276:	20 0d       	add	r18, r0
    3278:	11 24       	eor	r1, r1
    327a:	22 2e       	mov	r2, r18
    327c:	f3 2d       	mov	r31, r3
    327e:	f0 62       	ori	r31, 0x20	; 32
    3280:	3f 2e       	mov	r3, r31
    3282:	08 c0       	rjmp	.+16     	; 0x3294 <vfprintf+0x106>
    3284:	8c 36       	cpi	r24, 0x6C	; 108
    3286:	21 f4       	brne	.+8      	; 0x3290 <vfprintf+0x102>
    3288:	83 2d       	mov	r24, r3
    328a:	80 68       	ori	r24, 0x80	; 128
    328c:	38 2e       	mov	r3, r24
    328e:	02 c0       	rjmp	.+4      	; 0x3294 <vfprintf+0x106>
    3290:	88 36       	cpi	r24, 0x68	; 104
    3292:	41 f4       	brne	.+16     	; 0x32a4 <vfprintf+0x116>
    3294:	f7 01       	movw	r30, r14
    3296:	93 fd       	sbrc	r25, 3
    3298:	85 91       	lpm	r24, Z+
    329a:	93 ff       	sbrs	r25, 3
    329c:	81 91       	ld	r24, Z+
    329e:	7f 01       	movw	r14, r30
    32a0:	81 11       	cpse	r24, r1
    32a2:	b3 cf       	rjmp	.-154    	; 0x320a <vfprintf+0x7c>
    32a4:	98 2f       	mov	r25, r24
    32a6:	9f 7d       	andi	r25, 0xDF	; 223
    32a8:	95 54       	subi	r25, 0x45	; 69
    32aa:	93 30       	cpi	r25, 0x03	; 3
    32ac:	28 f4       	brcc	.+10     	; 0x32b8 <vfprintf+0x12a>
    32ae:	0c 5f       	subi	r16, 0xFC	; 252
    32b0:	1f 4f       	sbci	r17, 0xFF	; 255
    32b2:	9f e3       	ldi	r25, 0x3F	; 63
    32b4:	99 83       	std	Y+1, r25	; 0x01
    32b6:	0d c0       	rjmp	.+26     	; 0x32d2 <vfprintf+0x144>
    32b8:	83 36       	cpi	r24, 0x63	; 99
    32ba:	31 f0       	breq	.+12     	; 0x32c8 <vfprintf+0x13a>
    32bc:	83 37       	cpi	r24, 0x73	; 115
    32be:	71 f0       	breq	.+28     	; 0x32dc <vfprintf+0x14e>
    32c0:	83 35       	cpi	r24, 0x53	; 83
    32c2:	09 f0       	breq	.+2      	; 0x32c6 <vfprintf+0x138>
    32c4:	55 c0       	rjmp	.+170    	; 0x3370 <vfprintf+0x1e2>
    32c6:	20 c0       	rjmp	.+64     	; 0x3308 <vfprintf+0x17a>
    32c8:	f8 01       	movw	r30, r16
    32ca:	80 81       	ld	r24, Z
    32cc:	89 83       	std	Y+1, r24	; 0x01
    32ce:	0e 5f       	subi	r16, 0xFE	; 254
    32d0:	1f 4f       	sbci	r17, 0xFF	; 255
    32d2:	88 24       	eor	r8, r8
    32d4:	83 94       	inc	r8
    32d6:	91 2c       	mov	r9, r1
    32d8:	53 01       	movw	r10, r6
    32da:	12 c0       	rjmp	.+36     	; 0x3300 <vfprintf+0x172>
    32dc:	28 01       	movw	r4, r16
    32de:	f2 e0       	ldi	r31, 0x02	; 2
    32e0:	4f 0e       	add	r4, r31
    32e2:	51 1c       	adc	r5, r1
    32e4:	f8 01       	movw	r30, r16
    32e6:	a0 80       	ld	r10, Z
    32e8:	b1 80       	ldd	r11, Z+1	; 0x01
    32ea:	36 fe       	sbrs	r3, 6
    32ec:	03 c0       	rjmp	.+6      	; 0x32f4 <vfprintf+0x166>
    32ee:	69 2d       	mov	r22, r9
    32f0:	70 e0       	ldi	r23, 0x00	; 0
    32f2:	02 c0       	rjmp	.+4      	; 0x32f8 <vfprintf+0x16a>
    32f4:	6f ef       	ldi	r22, 0xFF	; 255
    32f6:	7f ef       	ldi	r23, 0xFF	; 255
    32f8:	c5 01       	movw	r24, r10
    32fa:	4b d1       	rcall	.+662    	; 0x3592 <strnlen>
    32fc:	4c 01       	movw	r8, r24
    32fe:	82 01       	movw	r16, r4
    3300:	f3 2d       	mov	r31, r3
    3302:	ff 77       	andi	r31, 0x7F	; 127
    3304:	3f 2e       	mov	r3, r31
    3306:	15 c0       	rjmp	.+42     	; 0x3332 <vfprintf+0x1a4>
    3308:	28 01       	movw	r4, r16
    330a:	22 e0       	ldi	r18, 0x02	; 2
    330c:	42 0e       	add	r4, r18
    330e:	51 1c       	adc	r5, r1
    3310:	f8 01       	movw	r30, r16
    3312:	a0 80       	ld	r10, Z
    3314:	b1 80       	ldd	r11, Z+1	; 0x01
    3316:	36 fe       	sbrs	r3, 6
    3318:	03 c0       	rjmp	.+6      	; 0x3320 <vfprintf+0x192>
    331a:	69 2d       	mov	r22, r9
    331c:	70 e0       	ldi	r23, 0x00	; 0
    331e:	02 c0       	rjmp	.+4      	; 0x3324 <vfprintf+0x196>
    3320:	6f ef       	ldi	r22, 0xFF	; 255
    3322:	7f ef       	ldi	r23, 0xFF	; 255
    3324:	c5 01       	movw	r24, r10
    3326:	2a d1       	rcall	.+596    	; 0x357c <strnlen_P>
    3328:	4c 01       	movw	r8, r24
    332a:	f3 2d       	mov	r31, r3
    332c:	f0 68       	ori	r31, 0x80	; 128
    332e:	3f 2e       	mov	r3, r31
    3330:	82 01       	movw	r16, r4
    3332:	33 fc       	sbrc	r3, 3
    3334:	19 c0       	rjmp	.+50     	; 0x3368 <vfprintf+0x1da>
    3336:	82 2d       	mov	r24, r2
    3338:	90 e0       	ldi	r25, 0x00	; 0
    333a:	88 16       	cp	r8, r24
    333c:	99 06       	cpc	r9, r25
    333e:	a0 f4       	brcc	.+40     	; 0x3368 <vfprintf+0x1da>
    3340:	b6 01       	movw	r22, r12
    3342:	80 e2       	ldi	r24, 0x20	; 32
    3344:	90 e0       	ldi	r25, 0x00	; 0
    3346:	30 d1       	rcall	.+608    	; 0x35a8 <fputc>
    3348:	2a 94       	dec	r2
    334a:	f5 cf       	rjmp	.-22     	; 0x3336 <vfprintf+0x1a8>
    334c:	f5 01       	movw	r30, r10
    334e:	37 fc       	sbrc	r3, 7
    3350:	85 91       	lpm	r24, Z+
    3352:	37 fe       	sbrs	r3, 7
    3354:	81 91       	ld	r24, Z+
    3356:	5f 01       	movw	r10, r30
    3358:	b6 01       	movw	r22, r12
    335a:	90 e0       	ldi	r25, 0x00	; 0
    335c:	25 d1       	rcall	.+586    	; 0x35a8 <fputc>
    335e:	21 10       	cpse	r2, r1
    3360:	2a 94       	dec	r2
    3362:	21 e0       	ldi	r18, 0x01	; 1
    3364:	82 1a       	sub	r8, r18
    3366:	91 08       	sbc	r9, r1
    3368:	81 14       	cp	r8, r1
    336a:	91 04       	cpc	r9, r1
    336c:	79 f7       	brne	.-34     	; 0x334c <vfprintf+0x1be>
    336e:	e1 c0       	rjmp	.+450    	; 0x3532 <vfprintf+0x3a4>
    3370:	84 36       	cpi	r24, 0x64	; 100
    3372:	11 f0       	breq	.+4      	; 0x3378 <vfprintf+0x1ea>
    3374:	89 36       	cpi	r24, 0x69	; 105
    3376:	39 f5       	brne	.+78     	; 0x33c6 <vfprintf+0x238>
    3378:	f8 01       	movw	r30, r16
    337a:	37 fe       	sbrs	r3, 7
    337c:	07 c0       	rjmp	.+14     	; 0x338c <vfprintf+0x1fe>
    337e:	60 81       	ld	r22, Z
    3380:	71 81       	ldd	r23, Z+1	; 0x01
    3382:	82 81       	ldd	r24, Z+2	; 0x02
    3384:	93 81       	ldd	r25, Z+3	; 0x03
    3386:	0c 5f       	subi	r16, 0xFC	; 252
    3388:	1f 4f       	sbci	r17, 0xFF	; 255
    338a:	08 c0       	rjmp	.+16     	; 0x339c <vfprintf+0x20e>
    338c:	60 81       	ld	r22, Z
    338e:	71 81       	ldd	r23, Z+1	; 0x01
    3390:	07 2e       	mov	r0, r23
    3392:	00 0c       	add	r0, r0
    3394:	88 0b       	sbc	r24, r24
    3396:	99 0b       	sbc	r25, r25
    3398:	0e 5f       	subi	r16, 0xFE	; 254
    339a:	1f 4f       	sbci	r17, 0xFF	; 255
    339c:	f3 2d       	mov	r31, r3
    339e:	ff 76       	andi	r31, 0x6F	; 111
    33a0:	3f 2e       	mov	r3, r31
    33a2:	97 ff       	sbrs	r25, 7
    33a4:	09 c0       	rjmp	.+18     	; 0x33b8 <vfprintf+0x22a>
    33a6:	90 95       	com	r25
    33a8:	80 95       	com	r24
    33aa:	70 95       	com	r23
    33ac:	61 95       	neg	r22
    33ae:	7f 4f       	sbci	r23, 0xFF	; 255
    33b0:	8f 4f       	sbci	r24, 0xFF	; 255
    33b2:	9f 4f       	sbci	r25, 0xFF	; 255
    33b4:	f0 68       	ori	r31, 0x80	; 128
    33b6:	3f 2e       	mov	r3, r31
    33b8:	2a e0       	ldi	r18, 0x0A	; 10
    33ba:	30 e0       	ldi	r19, 0x00	; 0
    33bc:	a3 01       	movw	r20, r6
    33be:	30 d1       	rcall	.+608    	; 0x3620 <__ultoa_invert>
    33c0:	88 2e       	mov	r8, r24
    33c2:	86 18       	sub	r8, r6
    33c4:	44 c0       	rjmp	.+136    	; 0x344e <vfprintf+0x2c0>
    33c6:	85 37       	cpi	r24, 0x75	; 117
    33c8:	31 f4       	brne	.+12     	; 0x33d6 <vfprintf+0x248>
    33ca:	23 2d       	mov	r18, r3
    33cc:	2f 7e       	andi	r18, 0xEF	; 239
    33ce:	b2 2e       	mov	r11, r18
    33d0:	2a e0       	ldi	r18, 0x0A	; 10
    33d2:	30 e0       	ldi	r19, 0x00	; 0
    33d4:	25 c0       	rjmp	.+74     	; 0x3420 <vfprintf+0x292>
    33d6:	93 2d       	mov	r25, r3
    33d8:	99 7f       	andi	r25, 0xF9	; 249
    33da:	b9 2e       	mov	r11, r25
    33dc:	8f 36       	cpi	r24, 0x6F	; 111
    33de:	c1 f0       	breq	.+48     	; 0x3410 <vfprintf+0x282>
    33e0:	18 f4       	brcc	.+6      	; 0x33e8 <vfprintf+0x25a>
    33e2:	88 35       	cpi	r24, 0x58	; 88
    33e4:	79 f0       	breq	.+30     	; 0x3404 <vfprintf+0x276>
    33e6:	ae c0       	rjmp	.+348    	; 0x3544 <vfprintf+0x3b6>
    33e8:	80 37       	cpi	r24, 0x70	; 112
    33ea:	19 f0       	breq	.+6      	; 0x33f2 <vfprintf+0x264>
    33ec:	88 37       	cpi	r24, 0x78	; 120
    33ee:	21 f0       	breq	.+8      	; 0x33f8 <vfprintf+0x26a>
    33f0:	a9 c0       	rjmp	.+338    	; 0x3544 <vfprintf+0x3b6>
    33f2:	e9 2f       	mov	r30, r25
    33f4:	e0 61       	ori	r30, 0x10	; 16
    33f6:	be 2e       	mov	r11, r30
    33f8:	b4 fe       	sbrs	r11, 4
    33fa:	0d c0       	rjmp	.+26     	; 0x3416 <vfprintf+0x288>
    33fc:	fb 2d       	mov	r31, r11
    33fe:	f4 60       	ori	r31, 0x04	; 4
    3400:	bf 2e       	mov	r11, r31
    3402:	09 c0       	rjmp	.+18     	; 0x3416 <vfprintf+0x288>
    3404:	34 fe       	sbrs	r3, 4
    3406:	0a c0       	rjmp	.+20     	; 0x341c <vfprintf+0x28e>
    3408:	29 2f       	mov	r18, r25
    340a:	26 60       	ori	r18, 0x06	; 6
    340c:	b2 2e       	mov	r11, r18
    340e:	06 c0       	rjmp	.+12     	; 0x341c <vfprintf+0x28e>
    3410:	28 e0       	ldi	r18, 0x08	; 8
    3412:	30 e0       	ldi	r19, 0x00	; 0
    3414:	05 c0       	rjmp	.+10     	; 0x3420 <vfprintf+0x292>
    3416:	20 e1       	ldi	r18, 0x10	; 16
    3418:	30 e0       	ldi	r19, 0x00	; 0
    341a:	02 c0       	rjmp	.+4      	; 0x3420 <vfprintf+0x292>
    341c:	20 e1       	ldi	r18, 0x10	; 16
    341e:	32 e0       	ldi	r19, 0x02	; 2
    3420:	f8 01       	movw	r30, r16
    3422:	b7 fe       	sbrs	r11, 7
    3424:	07 c0       	rjmp	.+14     	; 0x3434 <vfprintf+0x2a6>
    3426:	60 81       	ld	r22, Z
    3428:	71 81       	ldd	r23, Z+1	; 0x01
    342a:	82 81       	ldd	r24, Z+2	; 0x02
    342c:	93 81       	ldd	r25, Z+3	; 0x03
    342e:	0c 5f       	subi	r16, 0xFC	; 252
    3430:	1f 4f       	sbci	r17, 0xFF	; 255
    3432:	06 c0       	rjmp	.+12     	; 0x3440 <vfprintf+0x2b2>
    3434:	60 81       	ld	r22, Z
    3436:	71 81       	ldd	r23, Z+1	; 0x01
    3438:	80 e0       	ldi	r24, 0x00	; 0
    343a:	90 e0       	ldi	r25, 0x00	; 0
    343c:	0e 5f       	subi	r16, 0xFE	; 254
    343e:	1f 4f       	sbci	r17, 0xFF	; 255
    3440:	a3 01       	movw	r20, r6
    3442:	ee d0       	rcall	.+476    	; 0x3620 <__ultoa_invert>
    3444:	88 2e       	mov	r8, r24
    3446:	86 18       	sub	r8, r6
    3448:	fb 2d       	mov	r31, r11
    344a:	ff 77       	andi	r31, 0x7F	; 127
    344c:	3f 2e       	mov	r3, r31
    344e:	36 fe       	sbrs	r3, 6
    3450:	0d c0       	rjmp	.+26     	; 0x346c <vfprintf+0x2de>
    3452:	23 2d       	mov	r18, r3
    3454:	2e 7f       	andi	r18, 0xFE	; 254
    3456:	a2 2e       	mov	r10, r18
    3458:	89 14       	cp	r8, r9
    345a:	58 f4       	brcc	.+22     	; 0x3472 <vfprintf+0x2e4>
    345c:	34 fe       	sbrs	r3, 4
    345e:	0b c0       	rjmp	.+22     	; 0x3476 <vfprintf+0x2e8>
    3460:	32 fc       	sbrc	r3, 2
    3462:	09 c0       	rjmp	.+18     	; 0x3476 <vfprintf+0x2e8>
    3464:	83 2d       	mov	r24, r3
    3466:	8e 7e       	andi	r24, 0xEE	; 238
    3468:	a8 2e       	mov	r10, r24
    346a:	05 c0       	rjmp	.+10     	; 0x3476 <vfprintf+0x2e8>
    346c:	b8 2c       	mov	r11, r8
    346e:	a3 2c       	mov	r10, r3
    3470:	03 c0       	rjmp	.+6      	; 0x3478 <vfprintf+0x2ea>
    3472:	b8 2c       	mov	r11, r8
    3474:	01 c0       	rjmp	.+2      	; 0x3478 <vfprintf+0x2ea>
    3476:	b9 2c       	mov	r11, r9
    3478:	a4 fe       	sbrs	r10, 4
    347a:	0f c0       	rjmp	.+30     	; 0x349a <vfprintf+0x30c>
    347c:	fe 01       	movw	r30, r28
    347e:	e8 0d       	add	r30, r8
    3480:	f1 1d       	adc	r31, r1
    3482:	80 81       	ld	r24, Z
    3484:	80 33       	cpi	r24, 0x30	; 48
    3486:	21 f4       	brne	.+8      	; 0x3490 <vfprintf+0x302>
    3488:	9a 2d       	mov	r25, r10
    348a:	99 7e       	andi	r25, 0xE9	; 233
    348c:	a9 2e       	mov	r10, r25
    348e:	09 c0       	rjmp	.+18     	; 0x34a2 <vfprintf+0x314>
    3490:	a2 fe       	sbrs	r10, 2
    3492:	06 c0       	rjmp	.+12     	; 0x34a0 <vfprintf+0x312>
    3494:	b3 94       	inc	r11
    3496:	b3 94       	inc	r11
    3498:	04 c0       	rjmp	.+8      	; 0x34a2 <vfprintf+0x314>
    349a:	8a 2d       	mov	r24, r10
    349c:	86 78       	andi	r24, 0x86	; 134
    349e:	09 f0       	breq	.+2      	; 0x34a2 <vfprintf+0x314>
    34a0:	b3 94       	inc	r11
    34a2:	a3 fc       	sbrc	r10, 3
    34a4:	10 c0       	rjmp	.+32     	; 0x34c6 <vfprintf+0x338>
    34a6:	a0 fe       	sbrs	r10, 0
    34a8:	06 c0       	rjmp	.+12     	; 0x34b6 <vfprintf+0x328>
    34aa:	b2 14       	cp	r11, r2
    34ac:	80 f4       	brcc	.+32     	; 0x34ce <vfprintf+0x340>
    34ae:	28 0c       	add	r2, r8
    34b0:	92 2c       	mov	r9, r2
    34b2:	9b 18       	sub	r9, r11
    34b4:	0d c0       	rjmp	.+26     	; 0x34d0 <vfprintf+0x342>
    34b6:	b2 14       	cp	r11, r2
    34b8:	58 f4       	brcc	.+22     	; 0x34d0 <vfprintf+0x342>
    34ba:	b6 01       	movw	r22, r12
    34bc:	80 e2       	ldi	r24, 0x20	; 32
    34be:	90 e0       	ldi	r25, 0x00	; 0
    34c0:	73 d0       	rcall	.+230    	; 0x35a8 <fputc>
    34c2:	b3 94       	inc	r11
    34c4:	f8 cf       	rjmp	.-16     	; 0x34b6 <vfprintf+0x328>
    34c6:	b2 14       	cp	r11, r2
    34c8:	18 f4       	brcc	.+6      	; 0x34d0 <vfprintf+0x342>
    34ca:	2b 18       	sub	r2, r11
    34cc:	02 c0       	rjmp	.+4      	; 0x34d2 <vfprintf+0x344>
    34ce:	98 2c       	mov	r9, r8
    34d0:	21 2c       	mov	r2, r1
    34d2:	a4 fe       	sbrs	r10, 4
    34d4:	0f c0       	rjmp	.+30     	; 0x34f4 <vfprintf+0x366>
    34d6:	b6 01       	movw	r22, r12
    34d8:	80 e3       	ldi	r24, 0x30	; 48
    34da:	90 e0       	ldi	r25, 0x00	; 0
    34dc:	65 d0       	rcall	.+202    	; 0x35a8 <fputc>
    34de:	a2 fe       	sbrs	r10, 2
    34e0:	16 c0       	rjmp	.+44     	; 0x350e <vfprintf+0x380>
    34e2:	a1 fc       	sbrc	r10, 1
    34e4:	03 c0       	rjmp	.+6      	; 0x34ec <vfprintf+0x35e>
    34e6:	88 e7       	ldi	r24, 0x78	; 120
    34e8:	90 e0       	ldi	r25, 0x00	; 0
    34ea:	02 c0       	rjmp	.+4      	; 0x34f0 <vfprintf+0x362>
    34ec:	88 e5       	ldi	r24, 0x58	; 88
    34ee:	90 e0       	ldi	r25, 0x00	; 0
    34f0:	b6 01       	movw	r22, r12
    34f2:	0c c0       	rjmp	.+24     	; 0x350c <vfprintf+0x37e>
    34f4:	8a 2d       	mov	r24, r10
    34f6:	86 78       	andi	r24, 0x86	; 134
    34f8:	51 f0       	breq	.+20     	; 0x350e <vfprintf+0x380>
    34fa:	a1 fe       	sbrs	r10, 1
    34fc:	02 c0       	rjmp	.+4      	; 0x3502 <vfprintf+0x374>
    34fe:	8b e2       	ldi	r24, 0x2B	; 43
    3500:	01 c0       	rjmp	.+2      	; 0x3504 <vfprintf+0x376>
    3502:	80 e2       	ldi	r24, 0x20	; 32
    3504:	a7 fc       	sbrc	r10, 7
    3506:	8d e2       	ldi	r24, 0x2D	; 45
    3508:	b6 01       	movw	r22, r12
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	4d d0       	rcall	.+154    	; 0x35a8 <fputc>
    350e:	89 14       	cp	r8, r9
    3510:	30 f4       	brcc	.+12     	; 0x351e <vfprintf+0x390>
    3512:	b6 01       	movw	r22, r12
    3514:	80 e3       	ldi	r24, 0x30	; 48
    3516:	90 e0       	ldi	r25, 0x00	; 0
    3518:	47 d0       	rcall	.+142    	; 0x35a8 <fputc>
    351a:	9a 94       	dec	r9
    351c:	f8 cf       	rjmp	.-16     	; 0x350e <vfprintf+0x380>
    351e:	8a 94       	dec	r8
    3520:	f3 01       	movw	r30, r6
    3522:	e8 0d       	add	r30, r8
    3524:	f1 1d       	adc	r31, r1
    3526:	80 81       	ld	r24, Z
    3528:	b6 01       	movw	r22, r12
    352a:	90 e0       	ldi	r25, 0x00	; 0
    352c:	3d d0       	rcall	.+122    	; 0x35a8 <fputc>
    352e:	81 10       	cpse	r8, r1
    3530:	f6 cf       	rjmp	.-20     	; 0x351e <vfprintf+0x390>
    3532:	22 20       	and	r2, r2
    3534:	09 f4       	brne	.+2      	; 0x3538 <vfprintf+0x3aa>
    3536:	4e ce       	rjmp	.-868    	; 0x31d4 <vfprintf+0x46>
    3538:	b6 01       	movw	r22, r12
    353a:	80 e2       	ldi	r24, 0x20	; 32
    353c:	90 e0       	ldi	r25, 0x00	; 0
    353e:	34 d0       	rcall	.+104    	; 0x35a8 <fputc>
    3540:	2a 94       	dec	r2
    3542:	f7 cf       	rjmp	.-18     	; 0x3532 <vfprintf+0x3a4>
    3544:	f6 01       	movw	r30, r12
    3546:	86 81       	ldd	r24, Z+6	; 0x06
    3548:	97 81       	ldd	r25, Z+7	; 0x07
    354a:	02 c0       	rjmp	.+4      	; 0x3550 <vfprintf+0x3c2>
    354c:	8f ef       	ldi	r24, 0xFF	; 255
    354e:	9f ef       	ldi	r25, 0xFF	; 255
    3550:	2b 96       	adiw	r28, 0x0b	; 11
    3552:	cd bf       	out	0x3d, r28	; 61
    3554:	de bf       	out	0x3e, r29	; 62
    3556:	df 91       	pop	r29
    3558:	cf 91       	pop	r28
    355a:	1f 91       	pop	r17
    355c:	0f 91       	pop	r16
    355e:	ff 90       	pop	r15
    3560:	ef 90       	pop	r14
    3562:	df 90       	pop	r13
    3564:	cf 90       	pop	r12
    3566:	bf 90       	pop	r11
    3568:	af 90       	pop	r10
    356a:	9f 90       	pop	r9
    356c:	8f 90       	pop	r8
    356e:	7f 90       	pop	r7
    3570:	6f 90       	pop	r6
    3572:	5f 90       	pop	r5
    3574:	4f 90       	pop	r4
    3576:	3f 90       	pop	r3
    3578:	2f 90       	pop	r2
    357a:	08 95       	ret

0000357c <strnlen_P>:
    357c:	fc 01       	movw	r30, r24
    357e:	05 90       	lpm	r0, Z+
    3580:	61 50       	subi	r22, 0x01	; 1
    3582:	70 40       	sbci	r23, 0x00	; 0
    3584:	01 10       	cpse	r0, r1
    3586:	d8 f7       	brcc	.-10     	; 0x357e <strnlen_P+0x2>
    3588:	80 95       	com	r24
    358a:	90 95       	com	r25
    358c:	8e 0f       	add	r24, r30
    358e:	9f 1f       	adc	r25, r31
    3590:	08 95       	ret

00003592 <strnlen>:
    3592:	fc 01       	movw	r30, r24
    3594:	61 50       	subi	r22, 0x01	; 1
    3596:	70 40       	sbci	r23, 0x00	; 0
    3598:	01 90       	ld	r0, Z+
    359a:	01 10       	cpse	r0, r1
    359c:	d8 f7       	brcc	.-10     	; 0x3594 <strnlen+0x2>
    359e:	80 95       	com	r24
    35a0:	90 95       	com	r25
    35a2:	8e 0f       	add	r24, r30
    35a4:	9f 1f       	adc	r25, r31
    35a6:	08 95       	ret

000035a8 <fputc>:
    35a8:	0f 93       	push	r16
    35aa:	1f 93       	push	r17
    35ac:	cf 93       	push	r28
    35ae:	df 93       	push	r29
    35b0:	fb 01       	movw	r30, r22
    35b2:	23 81       	ldd	r18, Z+3	; 0x03
    35b4:	21 fd       	sbrc	r18, 1
    35b6:	03 c0       	rjmp	.+6      	; 0x35be <fputc+0x16>
    35b8:	8f ef       	ldi	r24, 0xFF	; 255
    35ba:	9f ef       	ldi	r25, 0xFF	; 255
    35bc:	2c c0       	rjmp	.+88     	; 0x3616 <fputc+0x6e>
    35be:	22 ff       	sbrs	r18, 2
    35c0:	16 c0       	rjmp	.+44     	; 0x35ee <fputc+0x46>
    35c2:	46 81       	ldd	r20, Z+6	; 0x06
    35c4:	57 81       	ldd	r21, Z+7	; 0x07
    35c6:	24 81       	ldd	r18, Z+4	; 0x04
    35c8:	35 81       	ldd	r19, Z+5	; 0x05
    35ca:	42 17       	cp	r20, r18
    35cc:	53 07       	cpc	r21, r19
    35ce:	44 f4       	brge	.+16     	; 0x35e0 <fputc+0x38>
    35d0:	a0 81       	ld	r26, Z
    35d2:	b1 81       	ldd	r27, Z+1	; 0x01
    35d4:	9d 01       	movw	r18, r26
    35d6:	2f 5f       	subi	r18, 0xFF	; 255
    35d8:	3f 4f       	sbci	r19, 0xFF	; 255
    35da:	20 83       	st	Z, r18
    35dc:	31 83       	std	Z+1, r19	; 0x01
    35de:	8c 93       	st	X, r24
    35e0:	26 81       	ldd	r18, Z+6	; 0x06
    35e2:	37 81       	ldd	r19, Z+7	; 0x07
    35e4:	2f 5f       	subi	r18, 0xFF	; 255
    35e6:	3f 4f       	sbci	r19, 0xFF	; 255
    35e8:	26 83       	std	Z+6, r18	; 0x06
    35ea:	37 83       	std	Z+7, r19	; 0x07
    35ec:	14 c0       	rjmp	.+40     	; 0x3616 <fputc+0x6e>
    35ee:	8b 01       	movw	r16, r22
    35f0:	ec 01       	movw	r28, r24
    35f2:	fb 01       	movw	r30, r22
    35f4:	00 84       	ldd	r0, Z+8	; 0x08
    35f6:	f1 85       	ldd	r31, Z+9	; 0x09
    35f8:	e0 2d       	mov	r30, r0
    35fa:	19 95       	eicall
    35fc:	89 2b       	or	r24, r25
    35fe:	e1 f6       	brne	.-72     	; 0x35b8 <fputc+0x10>
    3600:	d8 01       	movw	r26, r16
    3602:	16 96       	adiw	r26, 0x06	; 6
    3604:	8d 91       	ld	r24, X+
    3606:	9c 91       	ld	r25, X
    3608:	17 97       	sbiw	r26, 0x07	; 7
    360a:	01 96       	adiw	r24, 0x01	; 1
    360c:	16 96       	adiw	r26, 0x06	; 6
    360e:	8d 93       	st	X+, r24
    3610:	9c 93       	st	X, r25
    3612:	17 97       	sbiw	r26, 0x07	; 7
    3614:	ce 01       	movw	r24, r28
    3616:	df 91       	pop	r29
    3618:	cf 91       	pop	r28
    361a:	1f 91       	pop	r17
    361c:	0f 91       	pop	r16
    361e:	08 95       	ret

00003620 <__ultoa_invert>:
    3620:	fa 01       	movw	r30, r20
    3622:	aa 27       	eor	r26, r26
    3624:	28 30       	cpi	r18, 0x08	; 8
    3626:	51 f1       	breq	.+84     	; 0x367c <__ultoa_invert+0x5c>
    3628:	20 31       	cpi	r18, 0x10	; 16
    362a:	81 f1       	breq	.+96     	; 0x368c <__ultoa_invert+0x6c>
    362c:	e8 94       	clt
    362e:	6f 93       	push	r22
    3630:	6e 7f       	andi	r22, 0xFE	; 254
    3632:	6e 5f       	subi	r22, 0xFE	; 254
    3634:	7f 4f       	sbci	r23, 0xFF	; 255
    3636:	8f 4f       	sbci	r24, 0xFF	; 255
    3638:	9f 4f       	sbci	r25, 0xFF	; 255
    363a:	af 4f       	sbci	r26, 0xFF	; 255
    363c:	b1 e0       	ldi	r27, 0x01	; 1
    363e:	3e d0       	rcall	.+124    	; 0x36bc <__ultoa_invert+0x9c>
    3640:	b4 e0       	ldi	r27, 0x04	; 4
    3642:	3c d0       	rcall	.+120    	; 0x36bc <__ultoa_invert+0x9c>
    3644:	67 0f       	add	r22, r23
    3646:	78 1f       	adc	r23, r24
    3648:	89 1f       	adc	r24, r25
    364a:	9a 1f       	adc	r25, r26
    364c:	a1 1d       	adc	r26, r1
    364e:	68 0f       	add	r22, r24
    3650:	79 1f       	adc	r23, r25
    3652:	8a 1f       	adc	r24, r26
    3654:	91 1d       	adc	r25, r1
    3656:	a1 1d       	adc	r26, r1
    3658:	6a 0f       	add	r22, r26
    365a:	71 1d       	adc	r23, r1
    365c:	81 1d       	adc	r24, r1
    365e:	91 1d       	adc	r25, r1
    3660:	a1 1d       	adc	r26, r1
    3662:	20 d0       	rcall	.+64     	; 0x36a4 <__ultoa_invert+0x84>
    3664:	09 f4       	brne	.+2      	; 0x3668 <__ultoa_invert+0x48>
    3666:	68 94       	set
    3668:	3f 91       	pop	r19
    366a:	2a e0       	ldi	r18, 0x0A	; 10
    366c:	26 9f       	mul	r18, r22
    366e:	11 24       	eor	r1, r1
    3670:	30 19       	sub	r19, r0
    3672:	30 5d       	subi	r19, 0xD0	; 208
    3674:	31 93       	st	Z+, r19
    3676:	de f6       	brtc	.-74     	; 0x362e <__ultoa_invert+0xe>
    3678:	cf 01       	movw	r24, r30
    367a:	08 95       	ret
    367c:	46 2f       	mov	r20, r22
    367e:	47 70       	andi	r20, 0x07	; 7
    3680:	40 5d       	subi	r20, 0xD0	; 208
    3682:	41 93       	st	Z+, r20
    3684:	b3 e0       	ldi	r27, 0x03	; 3
    3686:	0f d0       	rcall	.+30     	; 0x36a6 <__ultoa_invert+0x86>
    3688:	c9 f7       	brne	.-14     	; 0x367c <__ultoa_invert+0x5c>
    368a:	f6 cf       	rjmp	.-20     	; 0x3678 <__ultoa_invert+0x58>
    368c:	46 2f       	mov	r20, r22
    368e:	4f 70       	andi	r20, 0x0F	; 15
    3690:	40 5d       	subi	r20, 0xD0	; 208
    3692:	4a 33       	cpi	r20, 0x3A	; 58
    3694:	18 f0       	brcs	.+6      	; 0x369c <__ultoa_invert+0x7c>
    3696:	49 5d       	subi	r20, 0xD9	; 217
    3698:	31 fd       	sbrc	r19, 1
    369a:	40 52       	subi	r20, 0x20	; 32
    369c:	41 93       	st	Z+, r20
    369e:	02 d0       	rcall	.+4      	; 0x36a4 <__ultoa_invert+0x84>
    36a0:	a9 f7       	brne	.-22     	; 0x368c <__ultoa_invert+0x6c>
    36a2:	ea cf       	rjmp	.-44     	; 0x3678 <__ultoa_invert+0x58>
    36a4:	b4 e0       	ldi	r27, 0x04	; 4
    36a6:	a6 95       	lsr	r26
    36a8:	97 95       	ror	r25
    36aa:	87 95       	ror	r24
    36ac:	77 95       	ror	r23
    36ae:	67 95       	ror	r22
    36b0:	ba 95       	dec	r27
    36b2:	c9 f7       	brne	.-14     	; 0x36a6 <__ultoa_invert+0x86>
    36b4:	00 97       	sbiw	r24, 0x00	; 0
    36b6:	61 05       	cpc	r22, r1
    36b8:	71 05       	cpc	r23, r1
    36ba:	08 95       	ret
    36bc:	9b 01       	movw	r18, r22
    36be:	ac 01       	movw	r20, r24
    36c0:	0a 2e       	mov	r0, r26
    36c2:	06 94       	lsr	r0
    36c4:	57 95       	ror	r21
    36c6:	47 95       	ror	r20
    36c8:	37 95       	ror	r19
    36ca:	27 95       	ror	r18
    36cc:	ba 95       	dec	r27
    36ce:	c9 f7       	brne	.-14     	; 0x36c2 <__ultoa_invert+0xa2>
    36d0:	62 0f       	add	r22, r18
    36d2:	73 1f       	adc	r23, r19
    36d4:	84 1f       	adc	r24, r20
    36d6:	95 1f       	adc	r25, r21
    36d8:	a0 1d       	adc	r26, r0
    36da:	08 95       	ret

000036dc <_exit>:
    36dc:	f8 94       	cli

000036de <__stop_program>:
    36de:	ff cf       	rjmp	.-2      	; 0x36de <__stop_program>
