Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nist_lwapi_pkg
Compiling package xil_defaultlib.design_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=8)...]
Compiling architecture behavioral of entity xil_defaultlib.KEY_PISO [key_piso_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_PISO [data_piso_default]
Compiling architecture stepdowncountld of entity xil_defaultlib.StepDownCountLd [\StepDownCountLd(n=16,step=4)\]
Compiling architecture preprocessor of entity xil_defaultlib.PreProcessor [preprocessor_default]
Compiling module xil_defaultlib.d_ff(WIDTH=3)
Compiling module xil_defaultlib.d_ff(WIDTH=64)
Compiling module xil_defaultlib.d_ff(WIDTH=8)
Compiling module xil_defaultlib.SB
Compiling module xil_defaultlib.SLiSCP_step
Compiling module xil_defaultlib.d_ff(WIDTH=5)
Compiling module xil_defaultlib.d_ff(WIDTH=128)
Compiling module xil_defaultlib.d_ff(WIDTH=256)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CryptoCore
Compiling architecture behavioral of entity xil_defaultlib.DATA_SIPO [data_sipo_default]
Compiling architecture postprocessor of entity xil_defaultlib.PostProcessor [postprocessor_default]
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=2)...]
Compiling architecture structure of entity xil_defaultlib.LWC [lwc_default]
Compiling architecture behavior of entity xil_defaultlib.lwc_tb
Built simulation snapshot LWC_TB_behav
