Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Mar  8 22:04:13 2018
| Host         : t480s running 64-bit unknown
| Command      : report_timing_summary -file ../IMPL/post_place_timing_summary.rpt
| Design       : fifo
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.539        0.000                      0                   86        0.047        0.000                      0                   86        4.600        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             7.539        0.000                      0                   86        0.047        0.000                      0                   86        4.600        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.657ns (27.874%)  route 1.700ns (72.126%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AU32                                              0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  iClk_IBUF_inst/O
                         net (fo=1, estimated)        2.644     3.286    iClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  iClk_IBUF_BUFG_inst/O
                         net (fo=26, estimated)       1.940     5.319    iClk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.259     5.578 r  rd_addr_reg[3]/Q
                         net (fo=10, estimated)       0.599     6.177    rd_addr_reg_n_0_[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.043     6.220 r  full_reg_i_10/O
                         net (fo=4, estimated)        0.287     6.507    full_reg_i_10_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.043     6.550 f  full_reg_i_11/O
                         net (fo=1, estimated)        0.213     6.763    full_reg_i_11_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.043     6.806 r  full_reg_i_7/O
                         net (fo=1, routed)           0.000     6.806    full_reg_i_7_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.989 r  full_reg_reg_i_3/CO[3]
                         net (fo=1, estimated)        0.192     7.181    full_next2
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.043     7.224 r  full_reg_i_2/O
                         net (fo=1, estimated)        0.409     7.633    full_next
    SLICE_X44Y33         LUT5 (Prop_lut5_I0_O)        0.043     7.676 r  full_reg_i_1/O
                         net (fo=1, routed)           0.000     7.676    full_reg_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    AU32                                              0.000    10.000 r  iClk (IN)
                         net (fo=0)                   0.000    10.000    iClk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  iClk_IBUF_inst/O
                         net (fo=1, estimated)        2.512    13.047    iClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.130 r  iClk_IBUF_BUFG_inst/O
                         net (fo=26, estimated)       1.746    14.876    iClk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  full_reg_reg/C
                         clock pessimism              0.341    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.033    15.214    full_reg_reg
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.267%)  route 0.155ns (56.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    AU32                                              0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  iClk_IBUF_inst/O
                         net (fo=1, estimated)        1.311     1.459    iClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.485 r  iClk_IBUF_BUFG_inst/O
                         net (fo=26, estimated)       0.821     2.306    iClk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.118     2.424 r  wr_addr_reg[9]/Q
                         net (fo=7, estimated)        0.155     2.579    I_DPRAM_SCLK/Q[9]
    RAMB36_X3Y6          RAMB36E1                                     r  I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    AU32                                              0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  iClk_IBUF_inst/O
                         net (fo=1, estimated)        1.380     1.695    iClk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.725 r  iClk_IBUF_BUFG_inst/O
                         net (fo=26, estimated)       1.112     2.836    I_DPRAM_SCLK/iClk_IBUF_BUFG
    RAMB36_X3Y6          RAMB36E1                                     r  I_DPRAM_SCLK/MEM_reg_0/CLKARDCLK
                         clock pessimism             -0.487     2.349    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.532    I_DPRAM_SCLK/MEM_reg_0
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y14  I_DPRAM_SCLK/MEM_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X43Y33  rd_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y33  empty_reg_reg/C



