<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1118" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1118{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1118{left:491px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1118{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1118{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1118{left:96px;bottom:1035px;letter-spacing:0.14px;}
#t6_1118{left:168px;bottom:1035px;letter-spacing:0.18px;word-spacing:0.02px;}
#t7_1118{left:96px;bottom:1003px;letter-spacing:0.12px;word-spacing:-0.71px;}
#t8_1118{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_1118{left:96px;bottom:951px;}
#ta_1118{left:124px;bottom:951px;letter-spacing:0.18px;word-spacing:-0.45px;}
#tb_1118{left:96px;bottom:924px;}
#tc_1118{left:124px;bottom:924px;letter-spacing:0.19px;word-spacing:-0.45px;}
#td_1118{left:96px;bottom:896px;}
#te_1118{left:124px;bottom:896px;letter-spacing:0.15px;word-spacing:-0.44px;}
#tf_1118{left:96px;bottom:861px;letter-spacing:0.1px;word-spacing:-0.46px;}
#tg_1118{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.48px;}
#th_1118{left:96px;bottom:818px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_1118{left:96px;bottom:783px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_1118{left:607px;bottom:783px;letter-spacing:-0.03px;}
#tk_1118{left:660px;bottom:783px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tl_1118{left:96px;bottom:762px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tm_1118{left:96px;bottom:740px;letter-spacing:0.09px;word-spacing:-0.45px;}
#tn_1118{left:96px;bottom:719px;letter-spacing:0.13px;word-spacing:-0.47px;}
#to_1118{left:96px;bottom:698px;letter-spacing:0.08px;word-spacing:-0.49px;}
#tp_1118{left:96px;bottom:662px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tq_1118{left:96px;bottom:641px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tr_1118{left:96px;bottom:620px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ts_1118{left:96px;bottom:598px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_1118{left:96px;bottom:552px;letter-spacing:0.14px;}
#tu_1118{left:168px;bottom:552px;letter-spacing:0.19px;word-spacing:-0.81px;}
#tv_1118{left:96px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tw_1118{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tx_1118{left:348px;bottom:496px;}
#ty_1118{left:360px;bottom:499px;letter-spacing:0.09px;word-spacing:-0.5px;}
#tz_1118{left:671px;bottom:496px;}
#t10_1118{left:687px;bottom:499px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_1118{left:96px;bottom:478px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_1118{left:96px;bottom:447px;}
#t13_1118{left:124px;bottom:447px;letter-spacing:0.11px;word-spacing:-0.48px;}
#t14_1118{left:124px;bottom:426px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t15_1118{left:478px;bottom:426px;}
#t16_1118{left:490px;bottom:426px;}
#t17_1118{left:124px;bottom:398px;}
#t18_1118{left:140px;bottom:398px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t19_1118{left:96px;bottom:371px;}
#t1a_1118{left:124px;bottom:371px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1b_1118{left:124px;bottom:343px;letter-spacing:0.17px;}
#t1c_1118{left:167px;bottom:343px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t1d_1118{left:96px;bottom:316px;}
#t1e_1118{left:124px;bottom:316px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1f_1118{left:183px;bottom:316px;}
#t1g_1118{left:191px;bottom:316px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t1h_1118{left:124px;bottom:288px;}
#t1i_1118{left:132px;bottom:285px;}
#t1j_1118{left:143px;bottom:288px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1k_1118{left:124px;bottom:261px;}
#t1l_1118{left:134px;bottom:258px;}
#t1m_1118{left:145px;bottom:261px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1n_1118{left:96px;bottom:233px;}
#t1o_1118{left:124px;bottom:233px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1p_1118{left:183px;bottom:233px;}
#t1q_1118{left:191px;bottom:233px;letter-spacing:0.14px;word-spacing:-0.5px;}
#t1r_1118{left:124px;bottom:206px;}
#t1s_1118{left:132px;bottom:203px;}
#t1t_1118{left:143px;bottom:206px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1u_1118{left:124px;bottom:178px;}
#t1v_1118{left:134px;bottom:175px;}
#t1w_1118{left:145px;bottom:178px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1x_1118{left:96px;bottom:132px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1y_1118{left:804px;bottom:129px;letter-spacing:-0.17px;word-spacing:-0.34px;}
#t1z_1118{left:96px;bottom:111px;}
#t20_1118{left:102px;bottom:111px;letter-spacing:-1.2px;}
#t21_1118{left:123px;bottom:111px;}
#t22_1118{left:137px;bottom:111px;letter-spacing:0.24px;}
#t23_1118{left:155px;bottom:111px;letter-spacing:0.1px;}
#t24_1118{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1118{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1118{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1118{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s4_1118{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1118{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1118{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1118{font-size:15px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_1118{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1118" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1118Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1118" style="-webkit-user-select: none;"><object width="935" height="1210" data="1118/1118.svg" type="image/svg+xml" id="pdf1118" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1118" class="t s1_1118">663 </span><span id="t2_1118" class="t s2_1118">Hardware Performance Monitoring and Control </span>
<span id="t3_1118" class="t s1_1118">AMD64 Technology </span><span id="t4_1118" class="t s1_1118">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1118" class="t s3_1118">17.5.1 </span><span id="t6_1118" class="t s3_1118">Processor Facilities </span>
<span id="t7_1118" class="t s4_1118">Estimating core average power involves the use of several processor facilities. Processors that support </span>
<span id="t8_1118" class="t s4_1118">the processor power reporting interface define the following three facilities: </span>
<span id="t9_1118" class="t s5_1118">• </span><span id="ta_1118" class="t s4_1118">CpuSwPwrAcc MSR </span>
<span id="tb_1118" class="t s5_1118">• </span><span id="tc_1118" class="t s4_1118">MaxCpuSwPwrAcc MSR </span>
<span id="td_1118" class="t s5_1118">• </span><span id="te_1118" class="t s4_1118">CpuPwrSampleTimeRatio (CPUID Fn8000_0007_ECX) </span>
<span id="tf_1118" class="t s4_1118">A fourth facility, available on all processors, is the time-stamp counter (TSC). The TSC is a free- </span>
<span id="tg_1118" class="t s4_1118">running counter that increments on every processor clock cycle. The current value o f this counter is </span>
<span id="th_1118" class="t s4_1118">read using the RDTSC instruction. </span>
<span id="ti_1118" class="t s4_1118">The contents of the CpuSwPwrAcc register represents the cumulative </span><span id="tj_1118" class="t s6_1118">energy </span><span id="tk_1118" class="t s4_1118">consumed by the core. </span>
<span id="tl_1118" class="t s4_1118">Each hardware-determined sample period (Tsample) a value that represents the energy consumed </span>
<span id="tm_1118" class="t s4_1118">since the previous sample is added to the contents of this register. Tsample is on the order of a few </span>
<span id="tn_1118" class="t s4_1118">microseconds. The exact value is immaterial because the CpuPwrSampleTimeRatio register provides </span>
<span id="to_1118" class="t s4_1118">the ratio of Tsample to the TSC period. </span>
<span id="tp_1118" class="t s4_1118">CpuSwPwrAcc is cleared to zero at power-on and is never reset. Therefore, it is possible for this </span>
<span id="tq_1118" class="t s4_1118">counter to overflow and roll over to zero. To account for this, the interface provides the </span>
<span id="tr_1118" class="t s4_1118">MaxCpuSwPwrAcc register. When read, this register provides a value that represents the maximum </span>
<span id="ts_1118" class="t s4_1118">energy that the CpuSwPwrAcc register can report. </span>
<span id="tt_1118" class="t s3_1118">17.5.2 </span><span id="tu_1118" class="t s3_1118">Software Algorithm </span>
<span id="tv_1118" class="t s4_1118">The following algorithm should be used to calculate the average power consumed by a processor core </span>
<span id="tw_1118" class="t s4_1118">during the measurement interval T </span>
<span id="tx_1118" class="t s7_1118">M </span>
<span id="ty_1118" class="t s4_1118">. To obtain a stable average power value, T </span>
<span id="tz_1118" class="t s7_1118">M </span>
<span id="t10_1118" class="t s4_1118">should be on the </span>
<span id="t11_1118" class="t s4_1118">order of several milliseconds. </span>
<span id="t12_1118" class="t s5_1118">• </span><span id="t13_1118" class="t s4_1118">Determine the value of the ratio of Tsample to the TSC period (CpuPwrSampleTimeRatio) by </span>
<span id="t14_1118" class="t s4_1118">executing CPUID Fn8000_0007. Call this value </span><span id="t15_1118" class="t s6_1118">N</span><span id="t16_1118" class="t s4_1118">. </span>
<span id="t17_1118" class="t s6_1118">N </span><span id="t18_1118" class="t s4_1118">= CPUID Fn8000_0007_ECX[31:0]. </span>
<span id="t19_1118" class="t s5_1118">• </span><span id="t1a_1118" class="t s4_1118">Read the full range of the cumulative energy value from the register MaxCpuSwPwrAcc. </span>
<span id="t1b_1118" class="t s6_1118">Jmax </span><span id="t1c_1118" class="t s4_1118">= value returned from RDMSR MaxCpuSwPwrAcc. </span>
<span id="t1d_1118" class="t s5_1118">• </span><span id="t1e_1118" class="t s4_1118">At time </span><span id="t1f_1118" class="t s6_1118">x</span><span id="t1g_1118" class="t s4_1118">, read CpuSwPwrAcc and the TSC </span>
<span id="t1h_1118" class="t s6_1118">J </span>
<span id="t1i_1118" class="t s7_1118">x </span>
<span id="t1j_1118" class="t s4_1118">= value returned by RDMSR CpuSwPwrAcc </span>
<span id="t1k_1118" class="t s6_1118">T </span>
<span id="t1l_1118" class="t s7_1118">x </span>
<span id="t1m_1118" class="t s4_1118">= value returned by RDTSC </span>
<span id="t1n_1118" class="t s5_1118">• </span><span id="t1o_1118" class="t s4_1118">At time </span><span id="t1p_1118" class="t s6_1118">y</span><span id="t1q_1118" class="t s4_1118">, read CpuSwPwrAcc and the TSC again </span>
<span id="t1r_1118" class="t s6_1118">J </span>
<span id="t1s_1118" class="t s7_1118">y </span>
<span id="t1t_1118" class="t s4_1118">= value returned by RDMSR CpuSwPwrAcc </span>
<span id="t1u_1118" class="t s6_1118">T </span>
<span id="t1v_1118" class="t s7_1118">y </span>
<span id="t1w_1118" class="t s4_1118">= value returned by RDTSC </span>
<span id="t1x_1118" class="t s4_1118">Calculate the average power consumption for the processor core over the measurement interval T </span>
<span id="t1y_1118" class="t s7_1118">M = </span>
<span id="t1z_1118" class="t s4_1118">(</span><span id="t20_1118" class="t s6_1118">Ty </span><span id="t21_1118" class="t s4_1118">– </span><span id="t22_1118" class="t s6_1118">Tx</span><span id="t23_1118" class="t s4_1118">). </span>
<span id="t24_1118" class="t s8_1118">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
