# UpDownCounter
Up Down Counter using FSM in Verilog HDL Top-down design.
Initially, I cannot tell if the code is working (as of 2/14/2015). I have to run it on Quartus. 
