
@book{PattersonDavid2016RuRD,
  series    = {De Gruyter Studium},
  abstract  = {Deutsche Übersetzung des Standardwerkes zur Rechnerorganisation. In der neuen Auflage sind die Inhalte in den Kapiteln 1-5 an vielen Stellen punktuell verbessert und aktualisiert, mit der Vorstellung neuerer Prozessoren worden, und der Kapitel 6 "... from Client to Cloud" wurde stark überarbeitet. Umfangreiches Zusatzmaterial (Werkzeuge mit Tutorien etc.) steht Online zur Verfügung.},
  publisher = {De Gruyter},
  isbn      = {3110446057},
  year      = {2016},
  title     = {Rechnerorganisation und Rechnerentwurf: Die Hardware/Software-Schnittstelle},
  language  = {eng},
  author    = {Patterson, David and Hennessy, John LeRoy}
}
@book{LoweDoug555,
  isbn      = {978-1-119-32079-1},
  year      = {2017},
  title     = {Electronics All-in-One For Dummies, 2nd Edition},
  language  = {eng},
  author    = {Lowe, Doug}
}

 @misc{chen_novick_shimano_2000,
  title   = {RISC Architecture},
  url     = {https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/},
  author  = {Chen, Crystal and Novick, Greg and Shimano, Kirk},
  year    = {2000}
}
@MISC{CVE-2017-5753,
  title = {{CVE}-2017-5753.},
  year = {2018},
  url={https://www.cve.org/CVERecord?id=CVE-2017-5753 },
  urldate={03 January 2018}
}
@online{eater_clock,
  title = {8-bit computer: Clock Module},
  date = {2016},
  author = {Ben Eater},
  url={https://eater.net/8bit/clock}
}
@online{eater_cpu,
  title = {Build an 8-bit computer from scratch},
  date = {2018},
  author = {Ben Eater},
  url={https://eater.net/8bit}
}
@online{vivado,
  title = {Vivado ML Editions - Free Vivado Standard Edition},
  date = {2022},
  organization = {AMD - Xilinx},
  author = {AMD - Xilinx},
  url={https://www.xilinx.com/products/design-tools/vivado.html}
}
@online{vhdlVerilog,
  title={VHDL vs. Verilog - Which language should you use for your FPGA and ASIC designs?},
  date = {2014},
  organization = {NandLand},
  author = {NandLand},
  url={https://www.nandland.com/articles/vhdl-or-verilog-for-fpga-asic.html}
}