This folder contains the implementation of or gate using cmos logic by switch level modelling , which is a nor gate followed by an inverter
