{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541342792758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541342792763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 15:46:32 2018 " "Processing started: Sun Nov 04 15:46:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541342792763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342792763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2leds -c nios2leds " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2leds -c nios2leds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342792763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541342793782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541342793782 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "HostSystem.Qsys " "Elaborating Platform Designer system entity \"HostSystem.Qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342804276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:48 Progress: Loading nios2leds/HostSystem.Qsys " "2018.11.04.15:46:48 Progress: Loading nios2leds/HostSystem.Qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342808678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:49 Progress: Reading input file " "2018.11.04.15:46:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342809102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:49 Progress: Adding clk_50 \[clock_source 18.1\] " "2018.11.04.15:46:49 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342809233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing module clk_50 " "2018.11.04.15:46:50 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2018.11.04.15:46:50 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing module cpu " "2018.11.04.15:46:50 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\] " "2018.11.04.15:46:50 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing module dipsw_pio " "2018.11.04.15:46:50 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2018.11.04.15:46:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing module jtag_uart " "2018.11.04.15:46:50 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2018.11.04.15:46:50 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing module led_pio " "2018.11.04.15:46:50 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\] " "2018.11.04.15:46:50 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing module memory " "2018.11.04.15:46:50 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2018.11.04.15:46:50 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing module sys_clk_timer " "2018.11.04.15:46:50 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Building connections " "2018.11.04.15:46:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Parameterizing connections " "2018.11.04.15:46:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:50 Progress: Validating " "2018.11.04.15:46:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342810715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.04.15:46:51 Progress: Done reading input file " "2018.11.04.15:46:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342811785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "HostSystem.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342812327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "HostSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342812327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem: Generating HostSystem \"HostSystem\" for QUARTUS_SYNTH " "HostSystem: Generating HostSystem \"HostSystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342812992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"HostSystem\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"HostSystem\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Starting RTL generation for module 'HostSystem_dipsw_pio' " "Dipsw_pio: Starting RTL generation for module 'HostSystem_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_dipsw_pio --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0002_dipsw_pio_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0002_dipsw_pio_gen//HostSystem_dipsw_pio_component_configuration.pl  --do_build_sim=0  \] " "Dipsw_pio:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_dipsw_pio --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0002_dipsw_pio_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0002_dipsw_pio_gen//HostSystem_dipsw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Done RTL generation for module 'HostSystem_dipsw_pio' " "Dipsw_pio: Done RTL generation for module 'HostSystem_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: \"HostSystem\" instantiated altera_avalon_pio \"dipsw_pio\" " "Dipsw_pio: \"HostSystem\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'HostSystem_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'HostSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=HostSystem_jtag_uart --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0003_jtag_uart_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0003_jtag_uart_gen//HostSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=HostSystem_jtag_uart --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0003_jtag_uart_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0003_jtag_uart_gen//HostSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'HostSystem_jtag_uart' " "Jtag_uart: Done RTL generation for module 'HostSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342816992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"HostSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"HostSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'HostSystem_led_pio' " "Led_pio: Starting RTL generation for module 'HostSystem_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_led_pio --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0004_led_pio_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0004_led_pio_gen//HostSystem_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_led_pio --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0004_led_pio_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0004_led_pio_gen//HostSystem_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'HostSystem_led_pio' " "Led_pio: Done RTL generation for module 'HostSystem_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"HostSystem\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"HostSystem\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'HostSystem_memory' " "Memory: Starting RTL generation for module 'HostSystem_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=HostSystem_memory --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0005_memory_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0005_memory_gen//HostSystem_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec E:/quartus/quartus/bin64/perl/bin/perl.exe -I E:/quartus/quartus/bin64/perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=HostSystem_memory --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0005_memory_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0005_memory_gen//HostSystem_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'HostSystem_memory' " "Memory: Done RTL generation for module 'HostSystem_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"HostSystem\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"HostSystem\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'HostSystem_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'HostSystem_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec E:/Quartus/quartus/bin64//perl/bin/perl.exe -I E:/Quartus/quartus/bin64//perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=HostSystem_sys_clk_timer --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0006_sys_clk_timer_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0006_sys_clk_timer_gen//HostSystem_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec E:/Quartus/quartus/bin64//perl/bin/perl.exe -I E:/Quartus/quartus/bin64//perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=HostSystem_sys_clk_timer --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0006_sys_clk_timer_gen/ --quartus_dir=E:/quartus/quartus --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0006_sys_clk_timer_gen//HostSystem_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342817792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'HostSystem_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'HostSystem_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342818087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"HostSystem\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"HostSystem\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342818090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342819120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342819213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342819301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342819397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342819482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342819579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"HostSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"HostSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342820284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"HostSystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"HostSystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342820304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"HostSystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"HostSystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342820315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'HostSystem_cpu_cpu' " "Cpu: Starting RTL generation for module 'HostSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342820345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec E:/Quartus/quartus/bin64//eperlcmd.exe -I E:/Quartus/quartus/bin64//perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=HostSystem_cpu_cpu --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0009_cpu_gen/ --quartus_bindir=E:/Quartus/quartus/bin64/ --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0009_cpu_gen//HostSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec E:/Quartus/quartus/bin64//eperlcmd.exe -I E:/Quartus/quartus/bin64//perl/lib -I E:/quartus/quartus/sopc_builder/bin/europa -I E:/quartus/quartus/sopc_builder/bin/perl_lib -I E:/quartus/quartus/sopc_builder/bin -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- E:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=HostSystem_cpu_cpu --dir=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0009_cpu_gen/ --quartus_bindir=E:/Quartus/quartus/bin64/ --verilog --config=C:/Users/Cell/AppData/Local/Temp/alt7839_5959193441572266286.dir/0009_cpu_gen//HostSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342820345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:00 (*) Starting Nios II generation " "Cpu: # 2018.11.04 15:47:00 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:00 (*)   Checking for plaintext license. " "Cpu: # 2018.11.04 15:47:00 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:01 (*)   Couldn't query license setup in Quartus directory E:/Quartus/quartus/bin64/ " "Cpu: # 2018.11.04 15:47:01 (*)   Couldn't query license setup in Quartus directory E:/Quartus/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.11.04 15:47:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:01 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.11.04 15:47:01 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:01 (*)   Plaintext license not found. " "Cpu: # 2018.11.04 15:47:01 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:01 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.11.04 15:47:01 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:01 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.11.04 15:47:01 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:01 (*)   Creating all objects for CPU " "Cpu: # 2018.11.04 15:47:01 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:03 (*)   Generating RTL from CPU objects " "Cpu: # 2018.11.04 15:47:03 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:03 (*)   Creating plain-text RTL " "Cpu: # 2018.11.04 15:47:03 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.04 15:47:04 (*) Done Nios II generation " "Cpu: # 2018.11.04 15:47:04 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'HostSystem_cpu_cpu' " "Cpu: Done RTL generation for module 'HostSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/School/EmbeddedSystem/nios2leds/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/School/EmbeddedSystem/nios2leds/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/School/EmbeddedSystem/nios2leds/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/School/EmbeddedSystem/nios2leds/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/School/EmbeddedSystem/nios2leds/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/School/EmbeddedSystem/nios2leds/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem: Done \"HostSystem\" with 29 modules, 42 files " "HostSystem: Done \"HostSystem\" with 29 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342824526 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "HostSystem.Qsys " "Finished elaborating Platform Designer system entity \"HostSystem.Qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342825516 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HostSystem/synthesis/HostSystem.vhd " "Can't analyze file -- file HostSystem/synthesis/HostSystem.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1541342825724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_irq_mapper " "Found entity 1: HostSystem_irq_mapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0 " "Found entity 1: HostSystem_mm_interconnect_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: HostSystem_mm_interconnect_0_rsp_mux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825750 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_mux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_demux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_mux_001 " "Found entity 1: HostSystem_mm_interconnect_0_cmd_mux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_mux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: HostSystem_mm_interconnect_0_cmd_demux_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_demux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_003_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825766 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_003 " "Found entity 2: HostSystem_mm_interconnect_0_router_003" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_002_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825769 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_002 " "Found entity 2: HostSystem_mm_interconnect_0_router_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_001_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825772 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_001 " "Found entity 2: HostSystem_mm_interconnect_0_router_001" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541342825773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825775 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router " "Found entity 2: HostSystem_mm_interconnect_0_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_sys_clk_timer " "Found entity 1: HostSystem_sys_clk_timer" {  } { { "HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_memory " "Found entity 1: HostSystem_memory" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_led_pio " "Found entity 1: HostSystem_led_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_led_pio.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_jtag_uart_sim_scfifo_w " "Found entity 1: HostSystem_jtag_uart_sim_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825809 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_jtag_uart_scfifo_w " "Found entity 2: HostSystem_jtag_uart_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825809 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_jtag_uart_sim_scfifo_r " "Found entity 3: HostSystem_jtag_uart_sim_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825809 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_jtag_uart_scfifo_r " "Found entity 4: HostSystem_jtag_uart_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825809 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_jtag_uart " "Found entity 5: HostSystem_jtag_uart" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_dipsw_pio " "Found entity 1: HostSystem_dipsw_pio" {  } { { "HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu " "Found entity 1: HostSystem_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_register_bank_a_module " "Found entity 1: HostSystem_cpu_cpu_register_bank_a_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_cpu_cpu_register_bank_b_module " "Found entity 2: HostSystem_cpu_cpu_register_bank_b_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_cpu_cpu_nios2_oci_debug " "Found entity 3: HostSystem_cpu_cpu_nios2_oci_debug" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_cpu_cpu_nios2_oci_break " "Found entity 4: HostSystem_cpu_cpu_nios2_oci_break" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_cpu_cpu_nios2_oci_xbrk " "Found entity 5: HostSystem_cpu_cpu_nios2_oci_xbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "6 HostSystem_cpu_cpu_nios2_oci_dbrk " "Found entity 6: HostSystem_cpu_cpu_nios2_oci_dbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "7 HostSystem_cpu_cpu_nios2_oci_itrace " "Found entity 7: HostSystem_cpu_cpu_nios2_oci_itrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "8 HostSystem_cpu_cpu_nios2_oci_td_mode " "Found entity 8: HostSystem_cpu_cpu_nios2_oci_td_mode" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "9 HostSystem_cpu_cpu_nios2_oci_dtrace " "Found entity 9: HostSystem_cpu_cpu_nios2_oci_dtrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "10 HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "11 HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "12 HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "13 HostSystem_cpu_cpu_nios2_oci_fifo " "Found entity 13: HostSystem_cpu_cpu_nios2_oci_fifo" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "14 HostSystem_cpu_cpu_nios2_oci_pib " "Found entity 14: HostSystem_cpu_cpu_nios2_oci_pib" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "15 HostSystem_cpu_cpu_nios2_oci_im " "Found entity 15: HostSystem_cpu_cpu_nios2_oci_im" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "16 HostSystem_cpu_cpu_nios2_performance_monitors " "Found entity 16: HostSystem_cpu_cpu_nios2_performance_monitors" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "17 HostSystem_cpu_cpu_nios2_avalon_reg " "Found entity 17: HostSystem_cpu_cpu_nios2_avalon_reg" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "18 HostSystem_cpu_cpu_ociram_sp_ram_module " "Found entity 18: HostSystem_cpu_cpu_ociram_sp_ram_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "19 HostSystem_cpu_cpu_nios2_ocimem " "Found entity 19: HostSystem_cpu_cpu_nios2_ocimem" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "20 HostSystem_cpu_cpu_nios2_oci " "Found entity 20: HostSystem_cpu_cpu_nios2_oci" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""} { "Info" "ISGN_ENTITY_NAME" "21 HostSystem_cpu_cpu " "Found entity 21: HostSystem_cpu_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_sysclk " "Found entity 1: HostSystem_cpu_cpu_debug_slave_sysclk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_tck " "Found entity 1: HostSystem_cpu_cpu_debug_slave_tck" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_wrapper " "Found entity 1: HostSystem_cpu_cpu_debug_slave_wrapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_test_bench " "Found entity 1: HostSystem_cpu_cpu_test_bench" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/hostsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hostsystem/hostsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem " "Found entity 1: HostSystem" {  } { { "db/ip/hostsystem/hostsystem.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342825854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825854 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825856 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825858 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825860 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825862 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825864 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825866 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_dipsw_pio.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_dipsw_pio.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_dipsw_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_dipsw_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_dipsw_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825867 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825868 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_jtag_uart.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_jtag_uart.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825870 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_led_pio.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_led_pio.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_led_pio.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_led_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_led_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_led_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825871 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_memory.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_memory.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825873 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825876 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825877 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825878 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825880 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825881 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825882 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux_001.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_001.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825883 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825885 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_001.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825886 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825887 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_003.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825888 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825892 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825894 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825895 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825897 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825898 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_master_agent.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_master_translator.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825902 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825903 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_reset_controller.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825904 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_reset_synchronizer.v E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_synchronizer.v " "File \"e:/school/embeddedsystem/nios2leds/db/ip/hostsystem/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1541342825905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342825905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HostSystem " "Elaborating entity \"HostSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541342825997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu HostSystem_cpu:cpu " "Elaborating entity \"HostSystem_cpu\" for hierarchy \"HostSystem_cpu:cpu\"" {  } { { "db/ip/hostsystem/hostsystem.v" "cpu" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu " "Elaborating entity \"HostSystem_cpu_cpu\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "cpu" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_test_bench HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_test_bench:the_HostSystem_cpu_cpu_test_bench " "Elaborating entity \"HostSystem_cpu_cpu_test_bench\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_test_bench:the_HostSystem_cpu_cpu_test_bench\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_test_bench" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_register_bank_a_module HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a " "Elaborating entity \"HostSystem_cpu_cpu_register_bank_a_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_register_bank_a" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_altsyncram" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826327 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541342826327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342826397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342826397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_a_module:HostSystem_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_register_bank_b_module HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_b_module:HostSystem_cpu_cpu_register_bank_b " "Elaborating entity \"HostSystem_cpu_cpu_register_bank_b_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_register_bank_b_module:HostSystem_cpu_cpu_register_bank_b\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_register_bank_b" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_debug HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_debug\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_debug" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_debug:the_HostSystem_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342826585 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541342826585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_break HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_break:the_HostSystem_cpu_cpu_nios2_oci_break " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_break\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_break:the_HostSystem_cpu_cpu_nios2_oci_break\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_break" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_xbrk HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_xbrk:the_HostSystem_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_xbrk:the_HostSystem_cpu_cpu_nios2_oci_xbrk\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_xbrk" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_dbrk HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dbrk:the_HostSystem_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dbrk:the_HostSystem_cpu_cpu_nios2_oci_dbrk\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_dbrk" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_itrace HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_itrace:the_HostSystem_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_itrace\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_itrace:the_HostSystem_cpu_cpu_nios2_oci_itrace\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_itrace" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_dtrace HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_dtrace" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_td_mode HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace\|HostSystem_cpu_cpu_nios2_oci_td_mode:HostSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_dtrace:the_HostSystem_cpu_cpu_nios2_oci_dtrace\|HostSystem_cpu_cpu_nios2_oci_td_mode:HostSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_fifo HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_fifo\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_fifo" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_fifo:the_HostSystem_cpu_cpu_nios2_oci_fifo\|HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc:the_HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342826935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_pib HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_pib:the_HostSystem_cpu_cpu_nios2_oci_pib " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_pib\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_pib:the_HostSystem_cpu_cpu_nios2_oci_pib\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_pib" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_oci_im HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_im:the_HostSystem_cpu_cpu_nios2_oci_im " "Elaborating entity \"HostSystem_cpu_cpu_nios2_oci_im\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_oci_im:the_HostSystem_cpu_cpu_nios2_oci_im\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_oci_im" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_avalon_reg HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_avalon_reg:the_HostSystem_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"HostSystem_cpu_cpu_nios2_avalon_reg\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_avalon_reg:the_HostSystem_cpu_cpu_nios2_avalon_reg\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_avalon_reg" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_nios2_ocimem HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem " "Elaborating entity \"HostSystem_cpu_cpu_nios2_ocimem\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_nios2_ocimem" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_ociram_sp_ram_module HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram " "Elaborating entity \"HostSystem_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "HostSystem_cpu_cpu_ociram_sp_ram" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_altsyncram" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827199 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541342827199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342827264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342827264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_nios2_ocimem:the_HostSystem_cpu_cpu_nios2_ocimem\|HostSystem_cpu_cpu_ociram_sp_ram_module:HostSystem_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_debug_slave_wrapper HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"HostSystem_cpu_cpu_debug_slave_wrapper\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "the_HostSystem_cpu_cpu_debug_slave_wrapper" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_debug_slave_tck HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_tck:the_HostSystem_cpu_cpu_debug_slave_tck " "Elaborating entity \"HostSystem_cpu_cpu_debug_slave_tck\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_tck:the_HostSystem_cpu_cpu_debug_slave_tck\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "the_HostSystem_cpu_cpu_debug_slave_tck" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_cpu_cpu_debug_slave_sysclk HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_sysclk:the_HostSystem_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"HostSystem_cpu_cpu_debug_slave_sysclk\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|HostSystem_cpu_cpu_debug_slave_sysclk:the_HostSystem_cpu_cpu_debug_slave_sysclk\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "the_HostSystem_cpu_cpu_debug_slave_sysclk" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "HostSystem_cpu_cpu_debug_slave_phy" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342827492 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541342827492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342827513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HostSystem_cpu:cpu\|HostSystem_cpu_cpu:cpu\|HostSystem_cpu_cpu_nios2_oci:the_HostSystem_cpu_cpu_nios2_oci\|HostSystem_cpu_cpu_debug_slave_wrapper:the_HostSystem_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HostSystem_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_dipsw_pio HostSystem_dipsw_pio:dipsw_pio " "Elaborating entity \"HostSystem_dipsw_pio\" for hierarchy \"HostSystem_dipsw_pio:dipsw_pio\"" {  } { { "db/ip/hostsystem/hostsystem.v" "dipsw_pio" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_jtag_uart HostSystem_jtag_uart:jtag_uart " "Elaborating entity \"HostSystem_jtag_uart\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\"" {  } { { "db/ip/hostsystem/hostsystem.v" "jtag_uart" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_jtag_uart_scfifo_w HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w " "Elaborating entity \"HostSystem_jtag_uart_scfifo_w\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "the_HostSystem_jtag_uart_scfifo_w" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "wfifo" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342828780 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541342828780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342828846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342828846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342828882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342828882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/School/EmbeddedSystem/nios2leds/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342828914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342828914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/School/EmbeddedSystem/nios2leds/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342828916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342829007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342829007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/School/EmbeddedSystem/nios2leds/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342829097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342829097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/School/EmbeddedSystem/nios2leds/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342829188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342829188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_w:the_HostSystem_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/School/EmbeddedSystem/nios2leds/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_jtag_uart_scfifo_r HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_r:the_HostSystem_jtag_uart_scfifo_r " "Elaborating entity \"HostSystem_jtag_uart_scfifo_r\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|HostSystem_jtag_uart_scfifo_r:the_HostSystem_jtag_uart_scfifo_r\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "the_HostSystem_jtag_uart_scfifo_r" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "HostSystem_jtag_uart_alt_jtag_atlantic" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829659 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541342829659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HostSystem_jtag_uart:jtag_uart\|alt_jtag_atlantic:HostSystem_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_led_pio HostSystem_led_pio:led_pio " "Elaborating entity \"HostSystem_led_pio\" for hierarchy \"HostSystem_led_pio:led_pio\"" {  } { { "db/ip/hostsystem/hostsystem.v" "led_pio" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_memory HostSystem_memory:memory " "Elaborating entity \"HostSystem_memory\" for hierarchy \"HostSystem_memory:memory\"" {  } { { "db/ip/hostsystem/hostsystem.v" "memory" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "the_altsyncram" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HostSystem_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HostSystem_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"HostSystem_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HostSystem_memory.hex " "Parameter \"init_file\" = \"HostSystem_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541342829820 ""}  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541342829820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtm1 " "Found entity 1: altsyncram_qtm1" {  } { { "db/altsyncram_qtm1.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/altsyncram_qtm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342829900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342829900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtm1 HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated " "Elaborating entity \"altsyncram_qtm1\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342829902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342830444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342830444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_qtm1.tdf" "decode3" { Text "E:/School/EmbeddedSystem/nios2leds/db/altsyncram_qtm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342830446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342830520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342830520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"HostSystem_memory:memory\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_qtm1.tdf" "mux2" { Text "E:/School/EmbeddedSystem/nios2leds/db/altsyncram_qtm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342830522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_sys_clk_timer HostSystem_sys_clk_timer:sys_clk_timer " "Elaborating entity \"HostSystem_sys_clk_timer\" for hierarchy \"HostSystem_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/hostsystem/hostsystem.v" "sys_clk_timer" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342830722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0 HostSystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"HostSystem_mm_interconnect_0\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/hostsystem/hostsystem.v" "mm_interconnect_0" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342830758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342830994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "led_pio_s1_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "memory_s1_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "dipsw_pio_s1_translator" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router " "Elaborating entity \"HostSystem_mm_interconnect_0_router\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_default_decode HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router\|HostSystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_default_decode\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router:router\|HostSystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_001 HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"HostSystem_mm_interconnect_0_router_001\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router_001" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_001_default_decode HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001\|HostSystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_001:router_001\|HostSystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_002 HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"HostSystem_mm_interconnect_0_router_002\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router_002" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_002_default_decode HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002\|HostSystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_002:router_002\|HostSystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_003 HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"HostSystem_mm_interconnect_0_router_003\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_003:router_003\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "router_003" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_router_003_default_decode HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_003:router_003\|HostSystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"HostSystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_router_003:router_003\|HostSystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_demux HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_demux\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_demux" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_demux_001 HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_mux HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_mux\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_mux" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_cmd_mux_001 HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"HostSystem_mm_interconnect_0_cmd_mux_001\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_rsp_demux HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"HostSystem_mm_interconnect_0_rsp_demux\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "rsp_demux" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_rsp_mux HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"HostSystem_mm_interconnect_0_rsp_mux\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "rsp_mux" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_rsp_mux_001 HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"HostSystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_avalon_st_adapter HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"HostSystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342831996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"HostSystem_mm_interconnect_0:mm_interconnect_0\|HostSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342832013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HostSystem_irq_mapper HostSystem_irq_mapper:irq_mapper " "Elaborating entity \"HostSystem_irq_mapper\" for hierarchy \"HostSystem_irq_mapper:irq_mapper\"" {  } { { "db/ip/hostsystem/hostsystem.v" "irq_mapper" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342832042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/hostsystem/hostsystem.v" "rst_controller" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/hostsystem/hostsystem.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342832061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342832080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/School/EmbeddedSystem/nios2leds/HostSystem/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342832097 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541342833460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.04.15:47:17 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl " "2018.11.04.15:47:17 Progress: Loading sld853d7edb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342837952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342840389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342840575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342841834 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342842001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342842165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342842367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342842381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342842383 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541342843086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld853d7edb/alt_sld_fab.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/sld853d7edb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342843374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342843374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342843485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342843485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342843490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342843490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342843577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342843577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342843686 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342843686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342843686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/School/EmbeddedSystem/nios2leds/db/ip/sld853d7edb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541342843773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342843773 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541342847753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342849375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541342850829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342851181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/EmbeddedSystem/nios2leds/output_files/nios2leds.map.smsg " "Generated suppressed messages file E:/School/EmbeddedSystem/nios2leds/output_files/nios2leds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342851792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541342853302 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541342853302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1928 " "Implemented 1928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541342853726 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541342853726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1733 " "Implemented 1733 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541342853726 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541342853726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541342853726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541342853813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 15:47:33 2018 " "Processing ended: Sun Nov 04 15:47:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541342853813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541342853813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541342853813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541342853813 ""}
