v {xschem version=3.4.8RC file_version=1.2}
G {}
K {}
V {}
S {}
F {}
E {}
B 2 3750 -910 5240 -300 {flags=graph,private_cursor
y1=0
y2=2
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=0.0005
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="v_out_buff
reset_n
trigger
b0
b1
b2
b3
b4
b5"
color="4 12 7 10 10 10 10 10 10"
dataset=-1
unitx=1
logx=0
logy=0
digital=1
hilight_wave=1}
B 2 3740 -1680 5240 -1010 {flags=graph
y1=-3.7e-05
y2=1.6
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=0
x2=0.0005
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="v_in1
v_out_buff"
color="9 11"
dataset=-1
unitx=1
logx=0
logy=0
}
N 750 -520 750 -500 {lab=V_OUT_1}
N 750 -550 750 -530 {lab=V_OUT_1}
N 750 -580 860 -580 {lab=#net1}
N 750 -470 860 -470 {lab=GND}
N 860 -470 860 -240 {lab=GND}
N 280 -520 280 -470 {lab=V_IN}
N 720 -520 750 -520 {lab=V_OUT_1}
N 750 -530 750 -520 {lab=V_OUT_1}
N 750 -960 750 -870 {lab=#net1}
N 750 -960 860 -960 {lab=#net1}
N 860 -840 860 -580 {lab=#net1}
N 750 -840 860 -840 {lab=#net1}
N 860 -960 860 -840 {lab=#net1}
N 750 -140 750 -100 {lab=GND}
N 860 -240 860 -140 {lab=GND}
N 750 -140 860 -140 {lab=GND}
N 750 -210 750 -140 {lab=GND}
N 750 -240 860 -240 {lab=GND}
N 650 -240 710 -240 {lab=V_BIAS_N}
N 670 -840 710 -840 {lab=V_BIAS_P}
N 650 -310 650 -240 {lab=V_BIAS_N}
N 560 -310 650 -310 {lab=V_BIAS_N}
N 560 -360 560 -310 {lab=V_BIAS_N}
N 750 -810 750 -780 {lab=#net2}
N 750 -720 750 -610 {lab=M2_Source}
N 750 -440 750 -390 {lab=#net3}
N 750 -330 750 -270 {lab=#net4}
N 180 -800 180 -790 {lab=GND}
N 180 -960 180 -900 {lab=#net5}
N -100 -520 -100 -500 {lab=V_Source}
N 170 -520 280 -520 {lab=V_IN}
N 1140 -590 1210 -590 {lab=V_OUT_1}
N 1140 -480 1210 -480 {lab=V_OUT_1}
N 1250 -540 1250 -510 {lab=V_OUT_2}
N 1250 -590 1360 -590 {lab=#net1}
N 1250 -480 1360 -480 {lab=GND}
N 1140 -530 1140 -480 {lab=V_OUT_1}
N 1140 -590 1140 -530 {lab=V_OUT_1}
N 1250 -450 1250 -400 {lab=#net6}
N 750 -530 1140 -530 {lab=V_OUT_1}
N 1250 -140 1360 -140 {lab=GND}
N 1250 -960 1360 -960 {lab=#net1}
N 1250 -960 1250 -870 {lab=#net1}
N 1250 -840 1360 -840 {lab=#net1}
N 1360 -960 1360 -840 {lab=#net1}
N 1140 -840 1210 -840 {lab=V_BIAS_P}
N 1250 -810 1250 -780 {lab=#net7}
N 1360 -840 1360 -590 {lab=#net1}
N 860 -960 1250 -960 {lab=#net1}
N 670 -910 670 -840 {lab=V_BIAS_P}
N 640 -840 670 -840 {lab=V_BIAS_P}
N 670 -910 1140 -910 {lab=V_BIAS_P}
N 1140 -910 1140 -840 {lab=V_BIAS_P}
N 1250 -720 1250 -620 {lab=#net8}
N 1360 -480 1360 -250 {lab=GND}
N 1360 -250 1360 -140 {lab=GND}
N 1250 -220 1250 -140 {lab=GND}
N 1250 -250 1360 -250 {lab=GND}
N 1150 -250 1210 -250 {lab=V_BIAS_N}
N 1250 -340 1250 -280 {lab=#net9}
N 650 -310 1150 -310 {lab=V_BIAS_N}
N 1150 -310 1150 -250 {lab=V_BIAS_N}
N 860 -140 1250 -140 {lab=GND}
N 2390 -600 2460 -600 {lab=V_OUT_4}
N 2390 -490 2460 -490 {lab=V_OUT_4}
N 2500 -540 2500 -520 {lab=V_OUT_BUFF}
N 2500 -600 2610 -600 {lab=#net1}
N 2500 -490 2610 -490 {lab=GND}
N 2610 -490 2610 -140 {lab=GND}
N 2500 -960 2610 -960 {lab=#net1}
N 2610 -960 2610 -600 {lab=#net1}
N 2500 -140 2610 -140 {lab=GND}
N 690 -530 690 -520 {lab=V_OUT_1}
N 550 -520 560 -520 {lab=V_IN}
N 590 -530 590 -520 {lab=V_IN}
N 560 -530 590 -530 {lab=V_IN}
N 560 -530 560 -520 {lab=V_IN}
N 550 -480 590 -480 {lab=V_IN}
N 620 -520 660 -520 {lab=#net10}
N 550 -520 550 -480 {lab=V_IN}
N 520 -470 710 -470 {lab=V_IN}
N 520 -520 520 -470 {lab=V_IN}
N 520 -520 550 -520 {lab=V_IN}
N 520 -580 710 -580 {lab=V_IN}
N 520 -580 520 -520 {lab=V_IN}
N 460 -360 560 -360 {lab=V_BIAS_N}
N 280 -520 520 -520 {lab=V_IN}
N 2500 -960 2500 -810 {lab=#net1}
N 2500 -750 2500 -630 {lab=#net11}
N 2500 -460 2500 -340 {lab=#net12}
N 2500 -280 2500 -140 {lab=GND}
N 1530 -590 1600 -590 {lab=V_OUT_2}
N 1530 -480 1600 -480 {lab=V_OUT_2}
N 1640 -590 1750 -590 {lab=#net1}
N 1640 -480 1750 -480 {lab=GND}
N 1640 -450 1640 -400 {lab=#net13}
N 1640 -140 1750 -140 {lab=GND}
N 1690 -960 1750 -960 {lab=#net1}
N 1640 -960 1640 -870 {lab=#net1}
N 1640 -840 1750 -840 {lab=#net1}
N 1750 -960 1750 -840 {lab=#net1}
N 1540 -840 1600 -840 {lab=V_BIAS_P}
N 1640 -810 1640 -780 {lab=#net14}
N 1750 -840 1750 -590 {lab=#net1}
N 1360 -960 1640 -960 {lab=#net1}
N 1640 -720 1640 -620 {lab=#net15}
N 1750 -480 1750 -250 {lab=GND}
N 1750 -250 1750 -140 {lab=GND}
N 1640 -220 1640 -140 {lab=GND}
N 1640 -250 1750 -250 {lab=GND}
N 1540 -250 1600 -250 {lab=V_BIAS_N}
N 1640 -340 1640 -280 {lab=#net16}
N 1360 -140 1640 -140 {lab=GND}
N 1530 -540 1530 -480 {lab=V_OUT_2}
N 1250 -540 1530 -540 {lab=V_OUT_2}
N 1250 -560 1250 -540 {lab=V_OUT_2}
N 1530 -590 1530 -540 {lab=V_OUT_2}
N 1640 -540 1640 -510 {lab=V_OUT_3}
N 2390 -540 2390 -490 {lab=V_OUT_4}
N 2500 -540 2930 -540 {lab=V_OUT_BUFF}
N 2500 -570 2500 -540 {lab=V_OUT_BUFF}
N 1540 -910 1540 -840 {lab=V_BIAS_P}
N 1150 -310 1540 -310 {lab=V_BIAS_N}
N 1540 -310 1540 -250 {lab=V_BIAS_N}
N 1920 -590 1990 -590 {lab=V_OUT_3}
N 1920 -480 1990 -480 {lab=V_OUT_3}
N 2030 -590 2140 -590 {lab=#net1}
N 2030 -480 2140 -480 {lab=GND}
N 2030 -450 2030 -400 {lab=#net17}
N 2030 -140 2140 -140 {lab=GND}
N 2030 -960 2140 -960 {lab=#net1}
N 2030 -960 2030 -870 {lab=#net1}
N 2030 -840 2140 -840 {lab=#net1}
N 2140 -960 2140 -840 {lab=#net1}
N 1930 -840 1990 -840 {lab=V_BIAS_P}
N 2030 -810 2030 -780 {lab=#net18}
N 2140 -840 2140 -590 {lab=#net1}
N 1750 -960 2030 -960 {lab=#net1}
N 2030 -720 2030 -620 {lab=#net19}
N 2140 -480 2140 -250 {lab=GND}
N 2140 -250 2140 -140 {lab=GND}
N 2030 -220 2030 -140 {lab=GND}
N 2030 -250 2140 -250 {lab=GND}
N 1930 -250 1990 -250 {lab=V_BIAS_N}
N 2030 -340 2030 -280 {lab=#net20}
N 1750 -140 2030 -140 {lab=GND}
N 1920 -540 1920 -480 {lab=V_OUT_3}
N 1640 -540 1920 -540 {lab=V_OUT_3}
N 1920 -590 1920 -540 {lab=V_OUT_3}
N 2030 -540 2030 -510 {lab=V_OUT_4}
N 1540 -910 1930 -910 {lab=V_BIAS_P}
N 1930 -910 1930 -840 {lab=V_BIAS_P}
N 1540 -310 1930 -310 {lab=V_BIAS_N}
N 1930 -310 1930 -250 {lab=V_BIAS_N}
N 1640 -560 1640 -540 {lab=V_OUT_3}
N 1140 -910 1540 -910 {lab=V_BIAS_P}
N 2030 -540 2390 -540 {lab=V_OUT_4}
N 2030 -560 2030 -540 {lab=V_OUT_4}
N 2390 -600 2390 -540 {lab=V_OUT_4}
N 2140 -960 2500 -960 {lab=#net1}
N 2140 -140 2500 -140 {lab=GND}
N 180 -800 270 -800 {lab=GND}
N 180 -840 180 -800 {lab=GND}
N 270 -800 270 -760 {lab=GND}
N 550 -760 570 -760 {lab=GND}
N 520 -810 640 -810 {lab=V_BIAS_P}
N 640 -840 640 -810 {lab=V_BIAS_P}
N 520 -790 520 -650 {lab=V_BIAS_N}
N 460 -650 520 -650 {lab=V_BIAS_N}
N 460 -650 460 -360 {lab=V_BIAS_N}
N 520 -870 570 -870 {lab=#net5}
N 570 -890 570 -870 {lab=#net5}
N 180 -960 570 -960 {lab=#net5}
N 520 -890 570 -890 {lab=#net5}
N 570 -960 570 -890 {lab=#net5}
N 520 -830 570 -830 {lab=GND}
N 570 -830 570 -760 {lab=GND}
N 520 -910 550 -910 {lab=GND}
N 550 -910 550 -760 {lab=GND}
N 270 -760 550 -760 {lab=GND}
N 3050 -170 3050 -140 {lab=GND}
N 3190 -450 3190 -170 {lab=GND}
N 3050 -170 3190 -170 {lab=GND}
N 3050 -180 3050 -170 {lab=GND}
N 2930 -610 3110 -610 {lab=V_OUT_BUFF}
N 2930 -610 2930 -540 {lab=V_OUT_BUFF}
N 3270 -560 3310 -560 {lab=b3}
N 3270 -530 3310 -530 {lab=b2}
N 3270 -510 3310 -510 {lab=b1}
N 3270 -490 3310 -490 {lab=b0}
N 3270 -590 3310 -590 {lab=b4}
N 3270 -610 3310 -610 {lab=b5}
N 3270 -640 3310 -640 {lab=trigger}
N 3270 -640 3270 -620 {lab=trigger}
N 3050 -490 3110 -490 {lab=reset_n}
N 3050 -260 3050 -240 {lab=reset_n}
N 690 -480 720 -480 {lab=V_OUT_1}
N 720 -520 720 -480 {lab=V_OUT_1}
N 690 -530 720 -530 {lab=V_OUT_1}
N 720 -530 720 -520 {lab=V_OUT_1}
N -100 -520 -50 -520 {lab=V_Source}
N 10 -520 120 -520 {lab=#net21}
N 1570 -1170 1570 -1140 {lab=#net1}
N 1570 -1170 1690 -1170 {lab=#net1}
N 1690 -1170 1690 -960 {lab=#net1}
N 1640 -960 1690 -960 {lab=#net1}
N 3070 -1170 3070 -1140 {lab=#net22}
N 3070 -1170 3190 -1170 {lab=#net22}
N 3190 -1170 3190 -650 {lab=#net22}
C {devices/code_shown.sym} -10 30 0 0 {name=MODEL only_toplevel=true
format="tcleval( @value )"
value=".lib cornerMOSlv.lib mos_tt
"}
C {devices/launcher.sym} 100 -220 0 0 {name=h3
descr="simulate" 
tclcommand="xschem save; xschem netlist; xschem simulate"
}
C {devices/launcher.sym} 100 -190 0 0 {name=h4
descr="annotate OP" 
tclcommand="set show_hidden_texts 1; xschem annotate_op"
}
C {sg13g2_pr/sg13_lv_nmos.sym} 730 -470 0 0 {name=M1
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 730 -580 0 0 {name=M2
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_wire.sym} 750 -670 0 0 {name=p5 sig_type=std_logic lab=M2_Source}
C {vsource.sym} 180 -870 0 0 {name=VDD value=1.5}
C {gnd.sym} 180 -790 0 0 {name=l2 lab=GND}
C {vsource.sym} 280 -440 0 0 {name=V_IN value=0.75
spice_ignore=true}
C {gnd.sym} 280 -410 0 0 {name=l3 lab=GND
spice_ignore=true}
C {gnd.sym} 750 -100 0 0 {name=l1 lab=GND
}
C {lab_wire.sym} 1050 -530 0 0 {name=p1 sig_type=std_logic lab=V_OUT_1
}
C {sg13g2_pr/annotate_fet_params.sym} 600 -450 0 0 {name=annot1 ref=M1}
C {code_shown.sym} 742.5 -1317.5 0 0 {name=s2 only_toplevel=false value="
.include inverter_starved_v2_playground.save
.include /foss/designs/xtal/xspice/cntr_trig_board.xspice
*.param w_p=0.45u l_p=0.13u
.param w_p=0.35u l_p=0.14u
.control 
save all
op
write inverter_starved_v2_playground.raw


.endc
"
spice_ignore=true}
C {sg13g2_pr/sg13_lv_nmos.sym} 730 -240 0 0 {name=M3
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 730 -840 0 0 {name=M4
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {ammeter.sym} 750 -750 0 0 {name=Vmeas_PMOS1 savecurrent=true spice_ignore=0}
C {ammeter.sym} 750 -360 0 0 {name=Vmeas_NMOS1 savecurrent=true spice_ignore=0}
C {vsource.sym} -100 -470 0 0 {name=V_IN1 value="SIN(110m 100m 32768)"
}
C {gnd.sym} -100 -440 0 0 {name=l4 lab=GND
}
C {capa.sym} 145 -520 3 0 {name=C1
m=1
value=110p
footprint=1206
device="ceramic capacitor"
}
C {code_shown.sym} 12.5 -1667.5 0 0 {name=s3 only_toplevel=false value="
.include inverter_starved_v2_playground.save
.include /foss/designs/xtal/xspice/cntr_trig_board.xspice
.param w_p=0.35u l_p=0.14u
.meas tran iavg_stage_1_pmos AVG i(Vmeas_PMOS1)
.meas tran iavg_stage_1_nmos AVG i(Vmeas_NMOS2)
.meas tran iavg_stage_2_pmos AVG i(Vmeas_PMOS2)
.meas tran iavg_stage_2_nmos AVG i(Vmeas_NMOS2)
.meas tran iavg_stage_3_pmos AVG i(Vmeas_PMOS3)
.meas tran iavg_stage_3_nmos AVG i(Vmeas_NMOS3)
.meas tran iavg_stage_4_pmos AVG i(Vmeas_PMOS4)
.meas tran iavg_stage_4_nmos AVG i(Vmeas_NMOS4)
.meas tran iavg_stage_5_pmos AVG i(Vmeas_PMOS_OUT)
.meas tran iavg_stage_5_nmos AVG i(Vmeas_NMOS_OUT)
.meas tran iavg_VDD AVG i(VDD)
.meas tran iavg_VDD_BUFFER AVG i(VDD_BUFFER)
.meas tran iavg_VDD_COUNTER AVG i(VDD_COUNTER)

.control 
save all


tran 0.1u 0.3m
write inverter_starved_v2_playground.raw

plot V_Source V_IN V_OUT_1 V_OUT_2 V_OUT_3 V_OUT_4 V_OUT_BUFF
*plot V_IN V_OUT_BUFF


*fft V_OUT_3
*plot mag(V_OUT_3)

*.measure tran yrms RMS i(VDD) from=0.1m to=0.2m

set wr_singlescale
set wr_vecnames

wrdata clock_buffer.txt V_Source V_IN V_OUT_1 V_OUT_2 V_OUT_3 V_OUT_4 V_OUT_BUFF

.endc
"
}
C {lab_wire.sym} 350 -520 0 0 {name=p2 sig_type=std_logic lab=V_IN
}
C {sg13g2_pr/sg13_lv_nmos.sym} 1230 -480 0 0 {name=M7
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 1230 -590 0 0 {name=M8
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_wire.sym} 1490 -540 0 0 {name=p4 sig_type=std_logic lab=V_OUT_2}
C {ammeter.sym} 1250 -370 0 0 {name=Vmeas_NMOS2 savecurrent=true spice_ignore=0}
C {sg13g2_pr/sg13_lv_pmos.sym} 1230 -840 0 0 {name=M9
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {ammeter.sym} 1250 -750 0 0 {name=Vmeas_PMOS2 savecurrent=true spice_ignore=0}
C {sg13g2_pr/sg13_lv_nmos.sym} 1230 -250 0 0 {name=M10
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 2480 -490 0 0 {name=M11
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 2480 -600 0 0 {name=M12
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_wire.sym} 1890 -540 0 0 {name=p3 sig_type=std_logic lab=V_OUT_3}
C {lab_wire.sym} 990 -910 0 0 {name=p6 sig_type=std_logic lab=V_BIAS_P
}
C {lab_wire.sym} 1000 -310 0 0 {name=p7 sig_type=std_logic lab=V_BIAS_N
}
C {sg13g2_pr/sg13_lv_pmos.sym} 690 -500 1 1 {name=M13
l=2u
w=0.5u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 590 -500 3 0 {name=M14
l=2u
w=0.5u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {ammeter.sym} 2500 -780 0 0 {name=Vmeas_PMOS_OUT savecurrent=true spice_ignore=0}
C {ammeter.sym} 2500 -310 0 0 {name=Vmeas_NMOS_OUT savecurrent=true spice_ignore=0}
C {sg13g2_pr/sg13_lv_nmos.sym} 1620 -480 0 0 {name=M15
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 1620 -590 0 0 {name=M16
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {ammeter.sym} 1640 -370 0 0 {name=Vmeas_NMOS3 savecurrent=true spice_ignore=0}
C {sg13g2_pr/sg13_lv_pmos.sym} 1620 -840 0 0 {name=M17
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {ammeter.sym} 1640 -750 0 0 {name=Vmeas_PMOS3 savecurrent=true spice_ignore=0}
C {sg13g2_pr/sg13_lv_nmos.sym} 1620 -250 0 0 {name=M18
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {lab_wire.sym} 2860 -540 0 0 {name=p8 sig_type=std_logic lab=V_OUT_BUFF}
C {sg13g2_pr/sg13_lv_nmos.sym} 2010 -480 0 0 {name=M19
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 2010 -590 0 0 {name=M20
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {ammeter.sym} 2030 -370 0 0 {name=Vmeas_NMOS4 savecurrent=true spice_ignore=0}
C {sg13g2_pr/sg13_lv_pmos.sym} 2010 -840 0 0 {name=M21
l=\{l_p\}
w=\{3*\{w_p\}\}
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {ammeter.sym} 2030 -750 0 0 {name=Vmeas_PMOS4 savecurrent=true spice_ignore=0}
C {sg13g2_pr/sg13_lv_nmos.sym} 2010 -250 0 0 {name=M22
l=\{l_p\}
w=\{w_p\}
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {lab_wire.sym} 2310 -540 0 0 {name=p9 sig_type=std_logic lab=V_OUT_4}
C {osc_bias.sym} 370 -880 0 0 {name=x1}
C {/foss/designs/xtal/xspice/cntr_trig_board.sym} 3190 -550 0 0 {name=x2}
C {devices/gnd.sym} 3050 -140 0 0 {name=l5 lab=GND}
C {devices/vsource.sym} 3050 -210 0 0 {name=vrst value=0
}
C {devices/lab_wire.sym} 3310 -560 0 1 {name=p11 sig_type=std_logic lab=b3}
C {devices/lab_wire.sym} 3310 -530 0 1 {name=p12 sig_type=std_logic lab=b2}
C {devices/lab_wire.sym} 3310 -510 0 1 {name=p13 sig_type=std_logic lab=b1}
C {devices/lab_wire.sym} 3310 -490 0 1 {name=p14 sig_type=std_logic lab=b0}
C {devices/lab_wire.sym} 3310 -590 0 1 {name=p15 sig_type=std_logic lab=b4}
C {devices/lab_wire.sym} 3310 -610 0 1 {name=p16 sig_type=std_logic lab=b5}
C {devices/lab_wire.sym} 3310 -640 0 1 {name=p17 sig_type=std_logic lab=trigger}
C {devices/launcher.sym} 3800 -140 0 0 {name=h1
descr="Load waves" 
tclcommand="xschem raw_read $netlist_dir/inverter_starved_v2_playground.raw tran"
}
C {devices/lab_wire.sym} 3050 -260 0 0 {name=p10 sig_type=std_logic lab=reset_n}
C {devices/lab_wire.sym} 3050 -490 0 0 {name=p18 sig_type=std_logic lab=reset_n}
C {vsource.sym} 130 -680 0 0 {name=V_CFG_7 value=0}
C {gnd.sym} 130 -650 0 0 {name=l8 lab=GND}
C {lab_pin.sym} 130 -710 0 0 {name=p19 sig_type=std_logic lab=enable_bias}
C {lab_pin.sym} 290 -910 0 0 {name=p20 sig_type=std_logic lab=enable_bias}
C {lab_wire.sym} -100 -520 0 0 {name=p21 sig_type=std_logic lab=V_Source
}
C {res.sym} -20 -520 1 0 {name=R1
value=1k
footprint=1206
device=resistor
m=1}
C {vsource.sym} 1570 -1110 0 0 {name=VDD_BUFFER value=1.5}
C {gnd.sym} 1570 -1080 0 0 {name=l6 lab=GND}
C {vsource.sym} 3070 -1110 0 0 {name=VDD_COUNTER value=1.5}
C {gnd.sym} 3070 -1080 0 0 {name=l7 lab=GND}
