<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab6-4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="single_digit_add_sub_mult.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="single_digit_add_sub_mult.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="single_digit_add_sub_mult.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="single_digit_add_sub_mult.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="single_digit_add_sub_mult.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="single_digit_add_sub_mult.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="single_digit_add_sub_mult.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="single_digit_add_sub_mult.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="single_digit_add_sub_mult.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="single_digit_add_sub_mult.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="single_digit_add_sub_mult.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="single_digit_add_sub_mult.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="single_digit_add_sub_mult.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_digit_add_sub_mult.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="single_digit_add_sub_mult.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="single_digit_add_sub_mult.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="single_digit_add_sub_mult.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="single_digit_add_sub_mult.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="single_digit_add_sub_mult.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="single_digit_add_sub_mult.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="single_digit_add_sub_mult.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="single_digit_add_sub_mult.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="single_digit_add_sub_mult.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="single_digit_add_sub_mult_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="single_digit_add_sub_mult_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="single_digit_add_sub_mult_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="single_digit_add_sub_mult_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="single_digit_add_sub_mult_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="single_digit_add_sub_mult_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_digit_add_sub_mult_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_digit_add_sub_mult_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="single_digit_add_sub_mult_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="single_digit_add_sub_mult_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_digit_add_sub_mult_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="single_digit_add_sub_mult_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="single_digit_add_sub_mult_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="single_digit_add_sub_mult_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="single_digit_add_sub_mult_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1429731603" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731603" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6957828441291010055" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731603" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="913212279627721928" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731603" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731603" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5498070575396768197" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731603" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731603" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4531058222135951598" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731616" xil_pn:in_ck="-1953224655187114718" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2084108048170107543" xil_pn:start_ts="1429731603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.lso"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.ngc"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.ngr"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.prj"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.stx"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.syr"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.xst"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1429731616" xil_pn:in_ck="-4341270216482444048" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-928110952481025946" xil_pn:start_ts="1429731616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731623" xil_pn:in_ck="2795879472139498714" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8758472252149331063" xil_pn:start_ts="1429731616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.bld"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.ngd"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1429731633" xil_pn:in_ck="-3380197288347971461" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1429731623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.pcf"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_map.map"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_map.mrp"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_map.ncd"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_map.ngm"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_map.xrpt"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_summary.xml"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1429731648" xil_pn:in_ck="7903269652326336308" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1429731633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.ncd"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.pad"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.par"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.ptwx"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.unroutes"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.xpi"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_pad.csv"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_pad.txt"/>
      <outfile xil_pn:name="single_digit_add_sub_mult_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1429731664" xil_pn:in_ck="-4341270216482451673" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1429731648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.bgn"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.bit"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.drc"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1429777012" xil_pn:in_ck="-4341270216482464527" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1429777010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429731648" xil_pn:in_ck="205195852777820535" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1429731642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.twr"/>
      <outfile xil_pn:name="single_digit_add_sub_mult.twx"/>
    </transform>
  </transforms>

</generated_project>
