
*** Running vivado
    with args -log FIFO_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO_top.tcl



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source FIFO_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/utils_1/imports/synth_1/FIFO_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/utils_1/imports/synth_1/FIFO_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FIFO_top -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5048
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO_top' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'FIFO_RAM' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_RAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_RAM' (1#1) [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_RAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO_ReadEmpty' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_ReadEmpty.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_ReadEmpty' (2#1) [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_ReadEmpty.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO_WriteFull' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_WriteFull.v:20]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_WriteFull' (3#1) [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_WriteFull.v:20]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Synchronization' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_Synchronization.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Synchronization' (4#1) [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_Synchronization.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'dout' does not match port width (17) of module 'FIFO_Synchronization' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:66]
WARNING: [Synth 8-689] width (5) of port connection 'dout' does not match port width (17) of module 'FIFO_Synchronization' [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:73]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_top' (5#1) [G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.srcs/sources_1/new/EX7_FIFO_top.v:10]
WARNING: [Synth 8-7129] Port r_addr[3] in module FIFO_RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_addr[2] in module FIFO_RAM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     4|
|3     |LUT2 |    10|
|4     |LUT3 |    36|
|5     |LUT4 |     2|
|6     |LUT5 |     4|
|7     |LUT6 |    22|
|8     |FDCE |   100|
|9     |FDRE |     2|
|10    |IBUF |    22|
|11    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+------------+-----------------------+------+
|      |Instance    |Module                 |Cells |
+------+------------+-----------------------+------+
|1     |top         |                       |   220|
|2     |  RAM       |FIFO_RAM               |    98|
|3     |  ReadEmpty |FIFO_ReadEmpty         |    34|
|4     |  RtoW      |FIFO_Synchronization   |     5|
|5     |  WriteFull |FIFO_WriteFull         |    38|
|6     |  WtoR      |FIFO_Synchronization_0 |     5|
+------+------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.875 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1272.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1272.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a26dfb47
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1272.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Vivadoprojects/Tasks_2022-1_2022-2/EX7_FIFO/EX7_FIFO.runs/synth_1/FIFO_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_top_utilization_synth.rpt -pb FIFO_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 12 13:22:52 2022...
