<<<<<<< HEAD
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity FourBitAdder is port(
		input1	: in std_logic_vector(3 downto 0);
		input2	: in std_logic_vector(3 downto 0);
		sum		: out std_logic_vector(7 downto 0)
);
end FourBitAdder;

architecture Behavioral of FourBitAdder is

begin
		sum <= std_logic_vector(unsigned("0000" & input1)+unsigned("0000" & input2));
=======
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity FourBitAdder is port(
		input1	: in std_logic_vector(3 downto 0);
		input2	: in std_logic_vector(3 downto 0);
		sum		: out std_logic_vector(7 downto 0)
);
end FourBitAdder;

architecture Behavioral of FourBitAdder is

begin
		sum <= std_logic_vector(unsigned("0000" & input1)+unsigned("0000" & input2));
>>>>>>> cfef051bb3bf4a0568bc19b66a91f7a9f79c087f
end architecture Behavioral;