# iPhone 11 Register Fuzzing on the Apple Security Research Device as 'root' (EL1) fromthe cryptex

```
./s3_5_c15_c10_1-flip
Read Initial Register s3_5_c15_c10_1 bit 00: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 01: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 02: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 03: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 04: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 05: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 06: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 07: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 08: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 09: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 10: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 11: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 12: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 13: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 14: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 15: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 16: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 17: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 18: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 19: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 20: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 21: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 22: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 23: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 24: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 25: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 26: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 27: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 28: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 29: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 30: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 31: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 32: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 33: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 34: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 35: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 36: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 37: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 38: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 39: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 40: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 41: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 42: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 43: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 44: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 45: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 46: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 47: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 48: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 49: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 50: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 51: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 52: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 53: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 54: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 55: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 56: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 57: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 58: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 59: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 60: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 61: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 62: 0000000000000000
Read Initial Register s3_5_c15_c10_1 bit 63: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 00: 0000000000000001
Flipped Register s3_5_c15_c10_1 bit 01: 0000000000000002
Flipped Register s3_5_c15_c10_1 bit 02: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 03: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 04: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 05: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 06: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 07: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 08: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 09: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 10: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 11: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 12: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 13: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 14: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 15: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 16: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 17: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 18: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 19: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 20: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 21: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 22: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 23: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 24: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 25: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 26: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 27: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 28: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 29: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 30: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 31: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 32: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 33: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 34: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 35: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 36: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 37: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 38: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 39: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 40: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 41: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 42: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 43: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 44: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 45: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 46: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 47: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 48: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 49: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 50: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 51: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 52: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 53: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 54: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 55: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 56: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 57: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 58: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 59: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 60: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 61: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 62: 0000000000000000
Flipped Register s3_5_c15_c10_1 bit 63: 0000000000000000
#
```
