# creating variables in Makefiles
# CC -> the compiler to use
# SRC -> the source files to reference

CC := gcc
SRC != find . -name '*.c'
all : school
school : $(SRC)
	$(CC) -o school $(SRC)
$(SRC) : m.h
