<map id="include/llvm/MCA/HardwareUnits/HardwareUnit.h" name="include/llvm/MCA/HardwareUnits/HardwareUnit.h">
<area shape="rect" id="node1" title="This file defines a base class for describing a simulated hardware unit." alt="" coords="1025,5,1207,47"/>
<area shape="rect" id="node2" href="$Context_8h.html" title="This file defines a class for holding ownership of various simulated hardware units." alt="" coords="920,102,1104,129"/>
<area shape="rect" id="node4" href="$LSUnit_8h.html" title="A Load/Store unit class that models load/store queues and that implements a simple weak memory consis..." alt="" coords="713,95,895,136"/>
<area shape="rect" id="node5" href="$Scheduler_8h.html" title="A scheduler for Processor Resource Units and Processor Resource Groups." alt="" coords="518,184,701,225"/>
<area shape="rect" id="node15" href="$RegisterFile_8h.html" title="This file defines a register mapping file class." alt="" coords="1357,95,1539,136"/>
<area shape="rect" id="node18" href="$RetireControlUnit_8h.html" title="This file simulates the hardware responsible for retiring instructions." alt="" coords="1129,95,1311,136"/>
<area shape="rect" id="node20" href="$HardwareUnit_8cpp.html" title="This file defines the anchor for the base class that describes simulated hardware units." alt="" coords="1563,95,1722,136"/>
<area shape="rect" id="node3" href="$Context_8cpp.html" title="This file defines a class for holding ownership of various simulated hardware units." alt="" coords="901,370,1043,397"/>
<area shape="rect" id="node12" href="$RetireStage_8h.html" title="This file defines the retire stage of a default instruction pipeline." alt="" coords="1010,184,1179,225"/>
<area shape="rect" id="node14" href="$LSUnit_8cpp.html" title="A Load&#45;Store Unit for the llvm&#45;mca tool." alt="" coords="725,184,883,225"/>
<area shape="rect" id="node6" href="$ExecuteStage_8h.html" title="This file defines the execution stage of a default instruction pipeline." alt="" coords="227,273,397,315"/>
<area shape="rect" id="node8" href="$InstructionTables_8h.html" title="This file implements a custom stage to generate instruction tables." alt="" coords="26,273,195,315"/>
<area shape="rect" id="node10" href="$Scheduler_8cpp.html" title=" " alt="" coords="421,273,579,315"/>
<area shape="rect" id="node11" href="$DispatchStage_8cpp.html" title="This file models the dispatch component of an instruction pipeline." alt="" coords="655,281,883,307"/>
<area shape="rect" id="node7" href="$ExecuteStage_8cpp.html" title="This file defines the execution stage of an instruction pipeline." alt="" coords="209,370,431,397"/>
<area shape="rect" id="node9" href="$InstructionTables_8cpp.html" title="This file implements the method InstructionTables::execute()." alt="" coords="5,363,184,404"/>
<area shape="rect" id="node13" href="$RetireStage_8cpp.html" title="This file defines the retire stage of an instruction pipeline." alt="" coords="1009,281,1220,307"/>
<area shape="rect" id="node16" href="$DispatchStage_8h.html" title="This file models the dispatch component of an instruction pipeline." alt="" coords="1386,184,1555,225"/>
<area shape="rect" id="node17" href="$RegisterFile_8cpp.html" title="This file defines a register mapping file class." alt="" coords="1631,184,1790,225"/>
<area shape="rect" id="node19" href="$RetireControlUnit_8cpp.html" title="This file simulates the hardware responsible for retiring instructions." alt="" coords="1203,184,1362,225"/>
</map>
