#ifndef ENC28J60_DEFINES_H_
#define ENC28J60_DEFINES_H_

// clang-format off

//
// SPI operations
//
#define ENC28J60_SPI_RCR 0x00
#define ENC28J60_SPI_RBM 0x3A
#define ENC28J60_SPI_WCR 0x40
#define ENC28J60_SPI_WBM 0x7A
#define ENC28J60_SPI_BFS 0x80
#define ENC28J60_SPI_BFC 0xA0
#define ENC28J60_SPI_SRC 0xFF

//
// Register definitions
//
// Bytes on ENC28J60_REGISTER_TYPE_MASK encodes the SPI operation type needed.
// For "ETH" register single read happens. For "MAC" and "MII" first
// read returns a dummy byte, and a second read is needed."
//
// Bytes on ENC28J60_BANK_MASK encode the bank for bank selection.
//
// Bytes on ENC28J60_ADDRESS_MASK encode the actual address of the register.
//
#define ENC28J60_REGISTER_TYPE_MASK     0x80
#define ENC28J60_REGISTER_TYPE_OFFSET   0x07
#define ENC28J60_ETH_REGISTER           0x00
#define ENC28J60_MAC_REGISTER           0x80
#define ENC28J60_MII_REGISTER           0x80

#define ENC28J60_BANK_MASK      0x60
#define ENC28J60_BANK_OFFSET    0x05
#define ENC28J60_BANK0          0x00
#define ENC28J60_BANK1          0x20
#define ENC28J60_BANK2          0x40
#define ENC28J60_BANK3          0x60

#define ENC28J60_ADDRESS_MASK       0x1F
#define ENC28J60_ADDRESS_OFFSET     0x00

//
// Common registers available in any bank
//
#define ENC28J60_EIR            0x1C
#define ENC28J60_EIR_TXERIF     0x02
#define ENC28J60_ESTAT          0x1D
#define ENC28J60_ESTAT_CLKRDY   0x01
#define ENC28J60_ECON2          0x1E
#define ENC28J60_ECON2_PKTDEC   0x40
#define ENC28J60_ECON1          0x1F
#define ENC28J60_ECON1_BSEL0    0x01
#define ENC28J60_ECON1_BSEL1    0x02
#define ENC28J60_ECON1_RXEN     0x04
#define ENC28J60_ECON1_TXRTS    0x08
#define ENC28J60_ECON1_TXRST    0x80

//
// Bank 0 registers
//
#define ENC28J60_BANK0_ERDPTL   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x00)
#define ENC28J60_BANK0_ERDPTH   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x01)
#define ENC28J60_BANK0_EWRPTL   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x02)
#define ENC28J60_BANK0_EWRPTH   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x03)
#define ENC28J60_BANK0_ETXSTL   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x04)
#define ENC28J60_BANK0_ETXSTH   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x05)
#define ENC28J60_BANK0_ETXNDL   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x06)
#define ENC28J60_BANK0_ETXNDH   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x07)
#define ENC28J60_BANK0_ERXSTL   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x08)
#define ENC28J60_BANK0_ERXSTH   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x09)
#define ENC28J60_BANK0_ERXNDL   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x0A)
#define ENC28J60_BANK0_ERXNDH   (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x0B)
#define ENC28J60_BANK0_ERXRDPTL (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x0C)
#define ENC28J60_BANK0_ERXRDPTH (ENC28J60_ETH_REGISTER | ENC28J60_BANK0 | 0x0D)

//
// Bank 1 registers
//
#define ENC28J60_BANK1_ERXFCON (ENC28J60_ETH_REGISTER | ENC28J60_BANK1 | 0x18)
#define ENC28J60_BANK1_ERXFCON_PMEN     0x05
#define ENC28J60_BANK1_ERXFCON_CRCEN    0x06
#define ENC28J60_BANK1_ERXFCON_UCEN     0x08
#define ENC28J60_BANK1_EPKTCNT (ENC28J60_ETH_REGISTER | ENC28J60_BANK1 | 0x19)

//
// Bank 2 registers
//
#define ENC28J60_BANK2_MACON1   (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x00)
#define ENC28J60_BANK2_MACON1_MARXEN    0x01
#define ENC28J60_BANK2_MACON3   (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x02)
#define ENC28J60_BANK2_MACON3_FRMLNEN   0x02
#define ENC28J60_BANK2_MACON3_TXCRCEN   0x10
#define ENC28J60_BANK2_MACON3_PADCFG0   0x20
#define ENC28J60_BANK2_MACON4   (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x03)
#define ENC28J60_BANK2_MACON4_DEFER     0x40
#define ENC28J60_BANK2_MABBIPG  (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x04)
#define ENC28J60_BANK2_MAIPGL   (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x06)
#define ENC28J60_BANK2_MAIPGH   (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x07)
#define ENC28J60_BANK2_MAMXFLL  (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x0A)
#define ENC28J60_BANK2_MAMXFLH  (ENC28J60_MAC_REGISTER | ENC28J60_BANK2 | 0x0B)
#define ENC28J60_BANK2_MICMD    (ENC28J60_MII_REGISTER | ENC28J60_BANK2 | 0x12)
#define ENC28J60_BANK2_MICMD_MIIRD      0x01
#define ENC28J60_BANK2_MIREGADR (ENC28J60_MII_REGISTER | ENC28J60_BANK2 | 0x14)
#define ENC28J60_BANK2_MIWRL    (ENC28J60_MII_REGISTER | ENC28J60_BANK2 | 0x16)
#define ENC28J60_BANK2_MIWRH    (ENC28J60_MII_REGISTER | ENC28J60_BANK2 | 0x17)
#define ENC28J60_BANK2_MIRDL    (ENC28J60_MII_REGISTER | ENC28J60_BANK2 | 0x18)
#define ENC28J60_BANK2_MIRDH    (ENC28J60_MII_REGISTER | ENC28J60_BANK2 | 0x19)

//
// Bank 3 registers
//
#define ENC28J60_BANK3_MAADR5 (ENC28J60_MAC_REGISTER | ENC28J60_BANK3 | 0x00)
#define ENC28J60_BANK3_MAADR6 (ENC28J60_MAC_REGISTER | ENC28J60_BANK3 | 0x01)
#define ENC28J60_BANK3_MAADR3 (ENC28J60_MAC_REGISTER | ENC28J60_BANK3 | 0x02)
#define ENC28J60_BANK3_MAADR4 (ENC28J60_MAC_REGISTER | ENC28J60_BANK3 | 0x03)
#define ENC28J60_BANK3_MAADR1 (ENC28J60_MAC_REGISTER | ENC28J60_BANK3 | 0x04)
#define ENC28J60_BANK3_MAADR2 (ENC28J60_MAC_REGISTER | ENC28J60_BANK3 | 0x05)
#define ENC28J60_BANK3_MISTAT (ENC28J60_ETH_REGISTER | ENC28J60_BANK3 | 0x0A)
#define ENC28J60_BANK3_MISTAT_BUSY 0x01

#define ENC28J60_BANK3_EREVID (ENC28J60_ETH_REGISTER | ENC28J60_BANK3 | 0x12)

//
// PHY 16 bit registers
//
#define ENC28J60_PHY_PHCON1    0x00
#define ENC28J60_PHY_PHSTAT1   0x01
#define ENC28J60_PHY_PHHID1    0x02
#define ENC28J60_PHY_PHHID2    0x03
#define ENC28J60_PHY_PHCON2    0x10
#define ENC28J60_PHY_PHCON2_HDLDIS 0x01

#define ENC28J60_PHY_PHSTAT2   0x11
#define ENC28J60_PHY_PHSTAT2_LSTAT   0x0400

#define ENC28J60_PHY_PHIE      0x12
#define ENC28J60_PHY_PHIR      0x13
#define ENC28J60_PHY_PHLCON    0x14

// clang-format on

#endif // ENC28J60_DEFINES_H_
