// Seed: 2504086490
module module_0 (
    output supply0 id_0,
    output supply0 id_1
    , id_16, id_17, id_18,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input wire id_14
);
  assign id_8 = -1'b0;
  assign module_1.id_1 = 0;
  parameter id_19 = 1 ==? {1{1}};
endmodule
module module_1 (
    input  wire id_0,
    input  tri1 id_1,
    output wire id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0
  );
endmodule
