// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition"

// DATE "08/23/2017 12:06:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	KEY,
	SW,
	LEDG,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[4:0] KEY;
input 	[17:0] SW;
output 	[7:0] LEDG;
output 	[17:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[4]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \ram_top1|fail_count[1]~12 ;
wire \ram_top1|fail_count[1]~11_combout ;
wire \ram_top1|fail_count[2]~14 ;
wire \ram_top1|fail_count[2]~13_combout ;
wire \ram_top1|fail_count[3]~16 ;
wire \ram_top1|fail_count[3]~15_combout ;
wire \ram_top1|fail_count[4]~18 ;
wire \ram_top1|fail_count[4]~17_combout ;
wire \ram_top1|fail_count[5]~20 ;
wire \ram_top1|fail_count[5]~19_combout ;
wire \ram_top1|fail_count[6]~22 ;
wire \ram_top1|fail_count[6]~21_combout ;
wire \ram_top1|fail_count[7]~24 ;
wire \ram_top1|fail_count[7]~23_combout ;
wire \ram_top1|fail_count[8]~26 ;
wire \ram_top1|fail_count[8]~25_combout ;
wire \ram_top1|fail_count[9]~28 ;
wire \ram_top1|fail_count[9]~27_combout ;
wire \ram_top1|fail_count[10]~29_combout ;
wire \ram_top1|fail_count[0]~10_combout ;
wire \ram_top2|fail_count[1]~12 ;
wire \ram_top2|fail_count[1]~11_combout ;
wire \ram_top2|fail_count[2]~14 ;
wire \ram_top2|fail_count[2]~13_combout ;
wire \ram_top2|fail_count[3]~16 ;
wire \ram_top2|fail_count[3]~15_combout ;
wire \ram_top2|fail_count[4]~18 ;
wire \ram_top2|fail_count[4]~17_combout ;
wire \ram_top2|fail_count[5]~20 ;
wire \ram_top2|fail_count[5]~19_combout ;
wire \ram_top2|fail_count[6]~22 ;
wire \ram_top2|fail_count[6]~21_combout ;
wire \ram_top2|fail_count[7]~24 ;
wire \ram_top2|fail_count[7]~23_combout ;
wire \ram_top2|fail_count[8]~26 ;
wire \ram_top2|fail_count[8]~25_combout ;
wire \ram_top2|fail_count[9]~28 ;
wire \ram_top2|fail_count[9]~27_combout ;
wire \ram_top2|fail_count[10]~29_combout ;
wire \ram_top2|fail_count[0]~10_combout ;
wire \ram_top3|fail_count[1]~12 ;
wire \ram_top3|fail_count[1]~11_combout ;
wire \ram_top3|fail_count[2]~14 ;
wire \ram_top3|fail_count[2]~13_combout ;
wire \ram_top3|fail_count[3]~16 ;
wire \ram_top3|fail_count[3]~15_combout ;
wire \ram_top3|fail_count[4]~18 ;
wire \ram_top3|fail_count[4]~17_combout ;
wire \ram_top3|fail_count[5]~20 ;
wire \ram_top3|fail_count[5]~19_combout ;
wire \ram_top3|fail_count[6]~22 ;
wire \ram_top3|fail_count[6]~21_combout ;
wire \ram_top3|fail_count[7]~24 ;
wire \ram_top3|fail_count[7]~23_combout ;
wire \ram_top3|fail_count[8]~26 ;
wire \ram_top3|fail_count[8]~25_combout ;
wire \ram_top3|fail_count[9]~28 ;
wire \ram_top3|fail_count[9]~27_combout ;
wire \ram_top3|fail_count[10]~29_combout ;
wire \ram_top3|fail_count[0]~10_combout ;
wire \ram_top4|fail_count[1]~12 ;
wire \ram_top4|fail_count[1]~11_combout ;
wire \ram_top4|fail_count[2]~14 ;
wire \ram_top4|fail_count[2]~13_combout ;
wire \ram_top4|fail_count[3]~16 ;
wire \ram_top4|fail_count[3]~15_combout ;
wire \ram_top4|fail_count[4]~18 ;
wire \ram_top4|fail_count[4]~17_combout ;
wire \ram_top4|fail_count[5]~20 ;
wire \ram_top4|fail_count[5]~19_combout ;
wire \ram_top4|fail_count[6]~22 ;
wire \ram_top4|fail_count[6]~21_combout ;
wire \ram_top4|fail_count[7]~24 ;
wire \ram_top4|fail_count[7]~23_combout ;
wire \ram_top4|fail_count[8]~26 ;
wire \ram_top4|fail_count[8]~25_combout ;
wire \ram_top4|fail_count[9]~28 ;
wire \ram_top4|fail_count[9]~27_combout ;
wire \ram_top4|fail_count[10]~29_combout ;
wire \ram_top4|fail_count[0]~10_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[4]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \ram_top1|q[0]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|q[1]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|q[2]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|q[5]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|q[6]_QIC_DANGLING_PORT0~combout ;
wire \ram_top1|q[7]_QIC_DANGLING_PORT0~combout ;
wire \ram_top2|q[0]_QIC_DANGLING_PORT0~combout ;
wire \ram_top2|q[1]_QIC_DANGLING_PORT0~combout ;
wire \ram_top2|q[2]_QIC_DANGLING_PORT0~combout ;
wire \ram_top2|q[5]_QIC_DANGLING_PORT0~combout ;
wire \ram_top2|q[6]_QIC_DANGLING_PORT0~combout ;
wire \ram_top2|q[7]_QIC_DANGLING_PORT0~combout ;
wire \ram_top3|q[0]_QIC_DANGLING_PORT0~combout ;
wire \ram_top3|q[1]_QIC_DANGLING_PORT0~combout ;
wire \ram_top3|q[2]_QIC_DANGLING_PORT0~combout ;
wire \ram_top3|q[5]_QIC_DANGLING_PORT0~combout ;
wire \ram_top3|q[6]_QIC_DANGLING_PORT0~combout ;
wire \ram_top3|q[7]_QIC_DANGLING_PORT0~combout ;
wire \ram_top4|q[0]_QIC_DANGLING_PORT0~combout ;
wire \ram_top4|q[1]_QIC_DANGLING_PORT0~combout ;
wire \ram_top4|q[2]_QIC_DANGLING_PORT0~combout ;
wire \ram_top4|q[5]_QIC_DANGLING_PORT0~combout ;
wire \ram_top4|q[6]_QIC_DANGLING_PORT0~combout ;
wire \ram_top4|q[7]_QIC_DANGLING_PORT0~combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \ram_top1|RAM_Controller1|error_1~clkctrl_outclk ;
wire \ram_top3|RAM_Controller1|error_1~clkctrl_outclk ;
wire \ram_top2|RAM_Controller1|error_1~clkctrl_outclk ;
wire \ram_top4|RAM_Controller1|error_1~clkctrl_outclk ;
wire \SW[17]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[0]~input_o ;
wire \ram_top3|reset~reg0feeder_combout ;
wire \ram_top3|reset~reg0_q ;
wire \ram_top4|reset~reg0feeder_combout ;
wire \ram_top4|reset~reg0_q ;
wire \SW[16]~input_o ;
wire \ram_top2|reset~reg0feeder_combout ;
wire \ram_top2|reset~reg0_q ;
wire \ram_top1|reset~reg0feeder_combout ;
wire \ram_top1|reset~reg0_q ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \pll1|state~21_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout ;
wire \pll1|Decoder0~0_combout ;
wire \pll1|Decoder0~1_combout ;
wire \pll1|reconfig_sig~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~5_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout ;
wire \pll1|WideOr2~0_combout ;
wire \pll1|WideOr2~1_combout ;
wire \pll1|WideOr11~0_combout ;
wire \pll1|WideOr11~1_combout ;
wire \pll1|write_param_sig~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ;
wire \pll1|WideOr5~2_combout ;
wire \pll1|WideOr5~3_combout ;
wire \pll1|WideOr5~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout ;
wire \pll1|WideOr0~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ;
wire \pll1|WideOr1~1_combout ;
wire \pll1|WideOr1~2_combout ;
wire \pll1|WideOr1~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ;
wire \pll1|Selector1~0_combout ;
wire \pll1|Selector1~1_combout ;
wire \pll1|Selector1~2_combout ;
wire \pll1|Add0~0_combout ;
wire \pll1|Selector22~2_combout ;
wire \pll1|M[0]~0_combout ;
wire \pll1|M[0]~1_combout ;
wire \pll1|Mux0~17_combout ;
wire \pll1|Mux0~18_combout ;
wire \pll1|Selector3~0_combout ;
wire \pll1|Selector3~1_combout ;
wire \pll1|Selector3~2_combout ;
wire \pll1|M[1]~2_combout ;
wire \pll1|M[1]~3_combout ;
wire \pll1|M[1]~4_combout ;
wire \pll1|Add0~1 ;
wire \pll1|Add0~2_combout ;
wire \pll1|M[1]~5_combout ;
wire \pll1|Mux0~19_combout ;
wire \pll1|Mux0~20_combout ;
wire \pll1|Selector2~0_combout ;
wire \pll1|Mux0~1_combout ;
wire \pll1|Selector2~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ;
wire \pll1|WideOr3~0_combout ;
wire \pll1|data_in_sig~0_combout ;
wire \pll1|Add0~7 ;
wire \pll1|Add0~8_combout ;
wire \pll1|Selector18~2_combout ;
wire \pll1|Mux0~22_combout ;
wire \pll1|Mux0~21_combout ;
wire \pll1|Selector0~0_combout ;
wire \pll1|Selector0~1_combout ;
wire \pll1|Selector0~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ;
wire \pll1|Add0~9 ;
wire \pll1|Add0~10_combout ;
wire \pll1|Selector17~0_combout ;
wire \pll1|WideOr1~0_combout ;
wire \pll1|M[5]~6_combout ;
wire \pll1|data_in_sig~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ;
wire \pll1|Add0~11 ;
wire \pll1|Add0~12_combout ;
wire \pll1|Selector16~0_combout ;
wire \pll1|Add0~13 ;
wire \pll1|Add0~14_combout ;
wire \pll1|Selector15~0_combout ;
wire \pll1|data_in_sig~3_combout ;
wire \pll1|data_in_sig~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ;
wire \pll1|Add0~15 ;
wire \pll1|Add0~16_combout ;
wire \pll1|Selector14~0_combout ;
wire \pll1|data_in_sig~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2 ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~13_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~15_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~16_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~19_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ;
wire \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ;
wire \pll1|Mux5~5_combout ;
wire \pll1|Mux5~2_combout ;
wire \pll1|Mux5~6_combout ;
wire \pll1|Mux5~7_combout ;
wire \pll1|Mux0~2_combout ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \Decoder0~2_combout ;
wire \pll1|WideOr12~0_combout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ;
wire \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q ;
wire \pll1|Selector4~5_combout ;
wire \pll1|Selector4~6_combout ;
wire \pll1|freq_ready~q ;
wire \ram_top1|counter_2[0]~6_combout ;
wire \ram_top1|counter_2[5]~18_combout ;
wire \ram_top1|counter_2[5]~19_combout ;
wire \ram_top1|counter_2[5]~20_combout ;
wire \ram_top1|counter_2[0]~7 ;
wire \ram_top1|counter_2[1]~8_combout ;
wire \ram_top1|counter_2[1]~9 ;
wire \ram_top1|counter_2[2]~10_combout ;
wire \ram_top1|counter_2[2]~11 ;
wire \ram_top1|counter_2[3]~12_combout ;
wire \ram_top1|counter_2[3]~13 ;
wire \ram_top1|counter_2[4]~14_combout ;
wire \ram_top1|counter_2[4]~15 ;
wire \ram_top1|counter_2[5]~16_combout ;
wire \ram_top1|Mux7~0_combout ;
wire \ram_top1|Mux7~1_combout ;
wire \ram_top1|Decoder0~1_combout ;
wire \ram_top1|pause_counter~q ;
wire \ram_top1|counter[0]~20_combout ;
wire \ram_top1|Mux8~0_combout ;
wire \ram_top1|counter_reset~q ;
wire \ram_top1|counter[0]~21 ;
wire \ram_top1|counter[1]~22_combout ;
wire \ram_top1|counter[1]~23 ;
wire \ram_top1|counter[2]~24_combout ;
wire \ram_top1|counter[2]~25 ;
wire \ram_top1|counter[3]~26_combout ;
wire \ram_top1|counter[3]~27 ;
wire \ram_top1|counter[4]~28_combout ;
wire \ram_top1|counter[4]~29 ;
wire \ram_top1|counter[5]~30_combout ;
wire \ram_top1|counter[5]~31 ;
wire \ram_top1|counter[6]~32_combout ;
wire \ram_top1|counter[6]~33 ;
wire \ram_top1|counter[7]~34_combout ;
wire \ram_top1|counter[7]~35 ;
wire \ram_top1|counter[8]~36_combout ;
wire \ram_top1|counter[8]~37 ;
wire \ram_top1|counter[9]~38_combout ;
wire \ram_top1|counter[9]~39 ;
wire \ram_top1|counter[10]~40_combout ;
wire \ram_top1|counter[10]~41 ;
wire \ram_top1|counter[11]~42_combout ;
wire \ram_top1|counter[11]~43 ;
wire \ram_top1|counter[12]~44_combout ;
wire \ram_top1|counter[12]~45 ;
wire \ram_top1|counter[13]~46_combout ;
wire \ram_top1|counter[13]~47 ;
wire \ram_top1|counter[14]~48_combout ;
wire \ram_top1|counter[14]~49 ;
wire \ram_top1|counter[15]~50_combout ;
wire \ram_top1|counter[15]~51 ;
wire \ram_top1|counter[16]~52_combout ;
wire \ram_top1|counter[16]~53 ;
wire \ram_top1|counter[17]~54_combout ;
wire \ram_top1|counter[17]~55 ;
wire \ram_top1|counter[18]~56_combout ;
wire \ram_top1|counter[18]~57 ;
wire \ram_top1|counter[19]~58_combout ;
wire \Decoder0~1_combout ;
wire \Decoder2~0_combout ;
wire \Decoder0~0_combout ;
wire \ram_top1|LessThan0~1_cout ;
wire \ram_top1|LessThan0~3_cout ;
wire \ram_top1|LessThan0~5_cout ;
wire \ram_top1|LessThan0~7_cout ;
wire \ram_top1|LessThan0~9_cout ;
wire \ram_top1|LessThan0~11_cout ;
wire \ram_top1|LessThan0~13_cout ;
wire \ram_top1|LessThan0~15_cout ;
wire \ram_top1|LessThan0~17_cout ;
wire \ram_top1|LessThan0~19_cout ;
wire \ram_top1|LessThan0~21_cout ;
wire \ram_top1|LessThan0~23_cout ;
wire \ram_top1|LessThan0~25_cout ;
wire \ram_top1|LessThan0~27_cout ;
wire \ram_top1|LessThan0~29_cout ;
wire \ram_top1|LessThan0~31_cout ;
wire \ram_top1|LessThan0~33_cout ;
wire \ram_top1|LessThan0~35_cout ;
wire \ram_top1|LessThan0~37_cout ;
wire \ram_top1|LessThan0~38_combout ;
wire \SW[1]~input_o ;
wire \ram_top1|Mux6~0_combout ;
wire \ram_top1|Mux6~1_combout ;
wire \ram_top1|Decoder0~0_combout ;
wire \ram_top1|next_frequency~reg0_q ;
wire \ram_top3|counter_2[0]~6_combout ;
wire \ram_top3|counter_2[5]~18_combout ;
wire \ram_top3|counter_2[5]~19_combout ;
wire \ram_top3|counter_2[5]~20_combout ;
wire \ram_top3|counter_2[0]~7 ;
wire \ram_top3|counter_2[1]~8_combout ;
wire \ram_top3|counter_2[1]~9 ;
wire \ram_top3|counter_2[2]~10_combout ;
wire \ram_top3|counter_2[2]~11 ;
wire \ram_top3|counter_2[3]~12_combout ;
wire \ram_top3|counter_2[3]~13 ;
wire \ram_top3|counter_2[4]~14_combout ;
wire \ram_top3|counter_2[4]~15 ;
wire \ram_top3|counter_2[5]~16_combout ;
wire \ram_top3|Mux7~0_combout ;
wire \ram_top3|Mux7~1_combout ;
wire \ram_top3|Decoder0~1_combout ;
wire \ram_top3|pause_counter~q ;
wire \ram_top3|counter[0]~20_combout ;
wire \ram_top3|Mux8~0_combout ;
wire \ram_top3|counter_reset~q ;
wire \ram_top3|counter[0]~21 ;
wire \ram_top3|counter[1]~22_combout ;
wire \ram_top3|counter[1]~23 ;
wire \ram_top3|counter[2]~24_combout ;
wire \ram_top3|counter[2]~25 ;
wire \ram_top3|counter[3]~26_combout ;
wire \ram_top3|counter[3]~27 ;
wire \ram_top3|counter[4]~28_combout ;
wire \ram_top3|counter[4]~29 ;
wire \ram_top3|counter[5]~30_combout ;
wire \ram_top3|counter[5]~31 ;
wire \ram_top3|counter[6]~32_combout ;
wire \ram_top3|counter[6]~33 ;
wire \ram_top3|counter[7]~34_combout ;
wire \ram_top3|counter[7]~35 ;
wire \ram_top3|counter[8]~36_combout ;
wire \ram_top3|counter[8]~37 ;
wire \ram_top3|counter[9]~38_combout ;
wire \ram_top3|counter[9]~39 ;
wire \ram_top3|counter[10]~40_combout ;
wire \ram_top3|counter[10]~41 ;
wire \ram_top3|counter[11]~42_combout ;
wire \ram_top3|counter[11]~43 ;
wire \ram_top3|counter[12]~44_combout ;
wire \ram_top3|counter[12]~45 ;
wire \ram_top3|counter[13]~46_combout ;
wire \ram_top3|counter[13]~47 ;
wire \ram_top3|counter[14]~48_combout ;
wire \ram_top3|counter[14]~49 ;
wire \ram_top3|counter[15]~50_combout ;
wire \ram_top3|counter[15]~51 ;
wire \ram_top3|counter[16]~52_combout ;
wire \ram_top3|counter[16]~53 ;
wire \ram_top3|counter[17]~54_combout ;
wire \ram_top3|counter[17]~55 ;
wire \ram_top3|counter[18]~56_combout ;
wire \ram_top3|counter[18]~57 ;
wire \ram_top3|counter[19]~58_combout ;
wire \ram_top3|LessThan0~1_cout ;
wire \ram_top3|LessThan0~3_cout ;
wire \ram_top3|LessThan0~5_cout ;
wire \ram_top3|LessThan0~7_cout ;
wire \ram_top3|LessThan0~9_cout ;
wire \ram_top3|LessThan0~11_cout ;
wire \ram_top3|LessThan0~13_cout ;
wire \ram_top3|LessThan0~15_cout ;
wire \ram_top3|LessThan0~17_cout ;
wire \ram_top3|LessThan0~19_cout ;
wire \ram_top3|LessThan0~21_cout ;
wire \ram_top3|LessThan0~23_cout ;
wire \ram_top3|LessThan0~25_cout ;
wire \ram_top3|LessThan0~27_cout ;
wire \ram_top3|LessThan0~29_cout ;
wire \ram_top3|LessThan0~31_cout ;
wire \ram_top3|LessThan0~33_cout ;
wire \ram_top3|LessThan0~35_cout ;
wire \ram_top3|LessThan0~37_cout ;
wire \ram_top3|LessThan0~38_combout ;
wire \ram_top3|Mux6~0_combout ;
wire \ram_top3|Mux6~1_combout ;
wire \ram_top3|Decoder0~0_combout ;
wire \ram_top3|next_frequency~reg0_q ;
wire \Mux43~0_combout ;
wire \ram_top4|counter_2[0]~6_combout ;
wire \ram_top4|counter_2[5]~18_combout ;
wire \ram_top4|Mux7~0_combout ;
wire \ram_top4|Mux7~1_combout ;
wire \ram_top4|Decoder0~1_combout ;
wire \ram_top4|pause_counter~q ;
wire \ram_top4|counter[0]~20_combout ;
wire \ram_top4|Mux8~0_combout ;
wire \ram_top4|counter_reset~q ;
wire \ram_top4|counter[0]~21 ;
wire \ram_top4|counter[1]~22_combout ;
wire \ram_top4|counter[1]~23 ;
wire \ram_top4|counter[2]~24_combout ;
wire \ram_top4|counter[2]~25 ;
wire \ram_top4|counter[3]~26_combout ;
wire \ram_top4|counter[3]~27 ;
wire \ram_top4|counter[4]~28_combout ;
wire \ram_top4|counter[4]~29 ;
wire \ram_top4|counter[5]~30_combout ;
wire \ram_top4|counter[5]~31 ;
wire \ram_top4|counter[6]~32_combout ;
wire \ram_top4|counter[6]~33 ;
wire \ram_top4|counter[7]~34_combout ;
wire \ram_top4|counter[7]~35 ;
wire \ram_top4|counter[8]~36_combout ;
wire \ram_top4|counter[8]~37 ;
wire \ram_top4|counter[9]~38_combout ;
wire \ram_top4|counter[9]~39 ;
wire \ram_top4|counter[10]~40_combout ;
wire \ram_top4|counter[10]~41 ;
wire \ram_top4|counter[11]~42_combout ;
wire \ram_top4|counter[11]~43 ;
wire \ram_top4|counter[12]~44_combout ;
wire \ram_top4|counter[12]~45 ;
wire \ram_top4|counter[13]~46_combout ;
wire \ram_top4|counter[13]~47 ;
wire \ram_top4|counter[14]~48_combout ;
wire \ram_top4|counter[14]~49 ;
wire \ram_top4|counter[15]~50_combout ;
wire \ram_top4|counter[15]~51 ;
wire \ram_top4|counter[16]~52_combout ;
wire \ram_top4|counter[16]~53 ;
wire \ram_top4|counter[17]~54_combout ;
wire \ram_top4|counter[17]~55 ;
wire \ram_top4|counter[18]~56_combout ;
wire \ram_top4|counter[18]~57 ;
wire \ram_top4|counter[19]~58_combout ;
wire \ram_top4|LessThan0~1_cout ;
wire \ram_top4|LessThan0~3_cout ;
wire \ram_top4|LessThan0~5_cout ;
wire \ram_top4|LessThan0~7_cout ;
wire \ram_top4|LessThan0~9_cout ;
wire \ram_top4|LessThan0~11_cout ;
wire \ram_top4|LessThan0~13_cout ;
wire \ram_top4|LessThan0~15_cout ;
wire \ram_top4|LessThan0~17_cout ;
wire \ram_top4|LessThan0~19_cout ;
wire \ram_top4|LessThan0~21_cout ;
wire \ram_top4|LessThan0~23_cout ;
wire \ram_top4|LessThan0~25_cout ;
wire \ram_top4|LessThan0~27_cout ;
wire \ram_top4|LessThan0~29_cout ;
wire \ram_top4|LessThan0~31_cout ;
wire \ram_top4|LessThan0~33_cout ;
wire \ram_top4|LessThan0~35_cout ;
wire \ram_top4|LessThan0~37_cout ;
wire \ram_top4|LessThan0~38_combout ;
wire \ram_top4|counter_2[5]~19_combout ;
wire \ram_top4|counter_2[5]~20_combout ;
wire \ram_top4|counter_2[0]~7 ;
wire \ram_top4|counter_2[1]~8_combout ;
wire \ram_top4|counter_2[1]~9 ;
wire \ram_top4|counter_2[2]~10_combout ;
wire \ram_top4|counter_2[2]~11 ;
wire \ram_top4|counter_2[3]~12_combout ;
wire \ram_top4|counter_2[3]~13 ;
wire \ram_top4|counter_2[4]~14_combout ;
wire \ram_top4|counter_2[4]~15 ;
wire \ram_top4|counter_2[5]~16_combout ;
wire \ram_top4|Mux6~0_combout ;
wire \ram_top4|Mux6~1_combout ;
wire \ram_top4|Decoder0~0_combout ;
wire \ram_top4|next_frequency~reg0_q ;
wire \ram_top2|counter_2[0]~6_combout ;
wire \ram_top2|counter_2[5]~18_combout ;
wire \ram_top2|counter_2[5]~19_combout ;
wire \ram_top2|counter_2[5]~20_combout ;
wire \ram_top2|counter_2[0]~7 ;
wire \ram_top2|counter_2[1]~8_combout ;
wire \ram_top2|counter_2[1]~9 ;
wire \ram_top2|counter_2[2]~10_combout ;
wire \ram_top2|counter_2[2]~11 ;
wire \ram_top2|counter_2[3]~12_combout ;
wire \ram_top2|counter_2[3]~13 ;
wire \ram_top2|counter_2[4]~14_combout ;
wire \ram_top2|counter_2[4]~15 ;
wire \ram_top2|counter_2[5]~16_combout ;
wire \ram_top2|Mux7~0_combout ;
wire \ram_top2|Mux7~1_combout ;
wire \ram_top2|Decoder0~1_combout ;
wire \ram_top2|pause_counter~q ;
wire \ram_top2|counter[0]~20_combout ;
wire \ram_top2|Mux8~0_combout ;
wire \ram_top2|counter_reset~q ;
wire \ram_top2|counter[0]~21 ;
wire \ram_top2|counter[1]~22_combout ;
wire \ram_top2|counter[1]~23 ;
wire \ram_top2|counter[2]~24_combout ;
wire \ram_top2|counter[2]~25 ;
wire \ram_top2|counter[3]~26_combout ;
wire \ram_top2|counter[3]~27 ;
wire \ram_top2|counter[4]~28_combout ;
wire \ram_top2|counter[4]~29 ;
wire \ram_top2|counter[5]~30_combout ;
wire \ram_top2|counter[5]~31 ;
wire \ram_top2|counter[6]~32_combout ;
wire \ram_top2|counter[6]~33 ;
wire \ram_top2|counter[7]~34_combout ;
wire \ram_top2|counter[7]~35 ;
wire \ram_top2|counter[8]~36_combout ;
wire \ram_top2|counter[8]~37 ;
wire \ram_top2|counter[9]~38_combout ;
wire \ram_top2|counter[9]~39 ;
wire \ram_top2|counter[10]~40_combout ;
wire \ram_top2|counter[10]~41 ;
wire \ram_top2|counter[11]~42_combout ;
wire \ram_top2|counter[11]~43 ;
wire \ram_top2|counter[12]~44_combout ;
wire \ram_top2|counter[12]~45 ;
wire \ram_top2|counter[13]~46_combout ;
wire \ram_top2|counter[13]~47 ;
wire \ram_top2|counter[14]~48_combout ;
wire \ram_top2|counter[14]~49 ;
wire \ram_top2|counter[15]~50_combout ;
wire \ram_top2|counter[15]~51 ;
wire \ram_top2|counter[16]~52_combout ;
wire \ram_top2|counter[16]~53 ;
wire \ram_top2|counter[17]~54_combout ;
wire \ram_top2|counter[17]~55 ;
wire \ram_top2|counter[18]~56_combout ;
wire \ram_top2|counter[18]~57 ;
wire \ram_top2|counter[19]~58_combout ;
wire \ram_top2|LessThan0~1_cout ;
wire \ram_top2|LessThan0~3_cout ;
wire \ram_top2|LessThan0~5_cout ;
wire \ram_top2|LessThan0~7_cout ;
wire \ram_top2|LessThan0~9_cout ;
wire \ram_top2|LessThan0~11_cout ;
wire \ram_top2|LessThan0~13_cout ;
wire \ram_top2|LessThan0~15_cout ;
wire \ram_top2|LessThan0~17_cout ;
wire \ram_top2|LessThan0~19_cout ;
wire \ram_top2|LessThan0~21_cout ;
wire \ram_top2|LessThan0~23_cout ;
wire \ram_top2|LessThan0~25_cout ;
wire \ram_top2|LessThan0~27_cout ;
wire \ram_top2|LessThan0~29_cout ;
wire \ram_top2|LessThan0~31_cout ;
wire \ram_top2|LessThan0~33_cout ;
wire \ram_top2|LessThan0~35_cout ;
wire \ram_top2|LessThan0~37_cout ;
wire \ram_top2|LessThan0~38_combout ;
wire \ram_top2|Mux6~0_combout ;
wire \ram_top2|Mux6~1_combout ;
wire \ram_top2|Decoder0~0_combout ;
wire \ram_top2|next_frequency~reg0_q ;
wire \Mux43~1_combout ;
wire \pll1|Mux5~0_combout ;
wire \pll1|Mux5~1_combout ;
wire \pll1|Mux5~3_combout ;
wire \pll1|Mux5~4_combout ;
wire \pll1|state~23_combout ;
wire \pll1|Mux0~0_combout ;
wire \pll1|state~35_combout ;
wire \pll1|state~22_combout ;
wire \pll1|Selector4~4_combout ;
wire \pll1|Mux0~15_combout ;
wire \pll1|Mux0~16_combout ;
wire \pll1|Mux0~14_combout ;
wire \pll1|state~30_combout ;
wire \pll1|state~31_combout ;
wire \pll1|state~32_combout ;
wire \pll1|state~38_combout ;
wire \pll1|Mux0~3_combout ;
wire \pll1|Mux0~5_combout ;
wire \pll1|Mux0~12_combout ;
wire \pll1|Mux0~10_combout ;
wire \pll1|Mux0~11_combout ;
wire \pll1|Mux0~13_combout ;
wire \pll1|state~25_combout ;
wire \pll1|state~37_combout ;
wire \pll1|state~26_combout ;
wire \pll1|state~27_combout ;
wire \pll1|state~28_combout ;
wire \pll1|state~29_combout ;
wire \pll1|Mux0~9_combout ;
wire \pll1|Mux0~8_combout ;
wire \pll1|Mux4~0_combout ;
wire \pll1|Mux0~6_combout ;
wire \pll1|Mux0~7_combout ;
wire \pll1|Mux0~4_combout ;
wire \pll1|Mux4~1_combout ;
wire \pll1|state~36_combout ;
wire \pll1|state~24_combout ;
wire \pll1|state~17_combout ;
wire \pll1|state~16_combout ;
wire \pll1|state~18_combout ;
wire \pll1|state~34_combout ;
wire \pll1|state~33_combout ;
wire \pll1|state~19_combout ;
wire \pll1|state~20_combout ;
wire \pll1|Selector20~0_combout ;
wire \pll1|Add0~3 ;
wire \pll1|Add0~4_combout ;
wire \pll1|Add0~5 ;
wire \pll1|Add0~6_combout ;
wire \pll1|Selector19~0_combout ;
wire \pll1|frequency[0]~10 ;
wire \pll1|frequency[1]~14 ;
wire \pll1|frequency[2]~16 ;
wire \pll1|frequency[3]~17_combout ;
wire \pll1|frequency[3]~11_combout ;
wire \pll1|frequency[3]~12_combout ;
wire \pll1|frequency[2]~15_combout ;
wire \pll1|frequency[1]~13_combout ;
wire \pll1|frequency[0]~9_combout ;
wire \ram_top4|hexa0|WideOr0~0_combout ;
wire \ram_top2|hexa0|WideOr0~0_combout ;
wire \ram_top1|hexa0|WideOr0~0_combout ;
wire \Mux6~0_combout ;
wire \ram_top3|hexa0|WideOr0~0_combout ;
wire \Mux6~1_combout ;
wire \ram_top3|hexa0|WideOr1~0_combout ;
wire \ram_top1|hexa0|WideOr1~0_combout ;
wire \Mux5~0_combout ;
wire \ram_top4|hexa0|WideOr1~0_combout ;
wire \ram_top2|hexa0|WideOr1~0_combout ;
wire \Mux5~1_combout ;
wire \ram_top2|hexa0|WideOr2~0_combout ;
wire \ram_top1|hexa0|WideOr2~0_combout ;
wire \Mux4~0_combout ;
wire \ram_top4|hexa0|WideOr2~0_combout ;
wire \ram_top3|hexa0|WideOr2~0_combout ;
wire \Mux4~1_combout ;
wire \ram_top1|hexa0|WideOr3~0_combout ;
wire \ram_top3|hexa0|WideOr3~0_combout ;
wire \Mux3~0_combout ;
wire \ram_top2|hexa0|WideOr3~0_combout ;
wire \ram_top4|hexa0|WideOr3~0_combout ;
wire \Mux3~1_combout ;
wire \ram_top3|hexa0|WideOr4~0_combout ;
wire \ram_top4|hexa0|WideOr4~0_combout ;
wire \ram_top2|hexa0|WideOr4~0_combout ;
wire \ram_top1|hexa0|WideOr4~0_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \ram_top3|hexa0|WideOr5~0_combout ;
wire \ram_top1|hexa0|WideOr5~0_combout ;
wire \Mux1~0_combout ;
wire \ram_top4|hexa0|WideOr5~0_combout ;
wire \ram_top2|hexa0|WideOr5~0_combout ;
wire \Mux1~1_combout ;
wire \ram_top1|hexa0|WideOr6~0_combout ;
wire \ram_top1|hexa0|WideOr6~0_wirecell_combout ;
wire \ram_top2|hexa0|WideOr6~0_combout ;
wire \ram_top2|hexa0|WideOr6~0_wirecell_combout ;
wire \Mux0~0_combout ;
wire \ram_top4|hexa0|WideOr6~0_combout ;
wire \ram_top4|hexa0|WideOr6~0_wirecell_combout ;
wire \ram_top3|hexa0|WideOr6~0_combout ;
wire \ram_top3|hexa0|WideOr6~0_wirecell_combout ;
wire \Mux0~1_combout ;
wire \pll1|frequency[3]~18 ;
wire \pll1|frequency[4]~20 ;
wire \pll1|frequency[5]~22 ;
wire \pll1|frequency[6]~23_combout ;
wire \pll1|frequency[5]~21_combout ;
wire \pll1|frequency[6]~24 ;
wire \pll1|frequency[7]~25_combout ;
wire \pll1|frequency[4]~19_combout ;
wire \ram_top4|hexa1|WideOr0~0_combout ;
wire \ram_top1|hexa1|WideOr0~0_combout ;
wire \ram_top3|hexa1|WideOr0~0_combout ;
wire \Mux13~0_combout ;
wire \ram_top2|hexa1|WideOr0~0_combout ;
wire \Mux13~1_combout ;
wire \ram_top3|hexa1|WideOr1~0_combout ;
wire \ram_top4|hexa1|WideOr1~0_combout ;
wire \ram_top2|hexa1|WideOr1~0_combout ;
wire \ram_top1|hexa1|WideOr1~0_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \ram_top4|hexa1|WideOr2~0_combout ;
wire \ram_top3|hexa1|WideOr2~0_combout ;
wire \ram_top1|hexa1|WideOr2~0_combout ;
wire \Mux11~0_combout ;
wire \ram_top2|hexa1|WideOr2~0_combout ;
wire \Mux11~1_combout ;
wire \ram_top4|hexa1|WideOr3~0_combout ;
wire \ram_top3|hexa1|WideOr3~0_combout ;
wire \ram_top1|hexa1|WideOr3~0_combout ;
wire \ram_top2|hexa1|WideOr3~0_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \ram_top4|hexa1|WideOr4~0_combout ;
wire \ram_top2|hexa1|WideOr4~0_combout ;
wire \ram_top1|hexa1|WideOr4~0_combout ;
wire \ram_top3|hexa1|WideOr4~0_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \ram_top1|hexa1|WideOr5~0_combout ;
wire \ram_top2|hexa1|WideOr5~0_combout ;
wire \Mux8~0_combout ;
wire \ram_top4|hexa1|WideOr5~0_combout ;
wire \ram_top3|hexa1|WideOr5~0_combout ;
wire \Mux8~1_combout ;
wire \ram_top4|hexa1|WideOr6~0_combout ;
wire \ram_top4|hexa1|WideOr6~0_wirecell_combout ;
wire \ram_top3|hexa1|WideOr6~0_combout ;
wire \ram_top3|hexa1|WideOr6~0_wirecell_combout ;
wire \ram_top1|hexa1|WideOr6~0_combout ;
wire \ram_top1|hexa1|WideOr6~0_wirecell_combout ;
wire \Mux7~0_combout ;
wire \ram_top2|hexa1|WideOr6~0_combout ;
wire \ram_top2|hexa1|WideOr6~0_wirecell_combout ;
wire \Mux7~1_combout ;
wire \pll1|frequency[7]~26 ;
wire \pll1|frequency[8]~27_combout ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \ram_top2|~GND~combout ;
wire \ram_top3|~GND~combout ;
wire \ram_top1|~GND~combout ;
wire \Mux19~0_combout ;
wire \ram_top4|~GND~combout ;
wire \Mux19~1_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \ram_top3|~VCC~combout ;
wire \ram_top4|~VCC~combout ;
wire \ram_top1|~VCC~combout ;
wire \ram_top2|~VCC~combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \ram_top1|fail_freq~5_combout ;
wire \ram_top1|fail_freq[1]~feeder_combout ;
wire \ram_top1|fail_freq~9_combout ;
wire \ram_top1|fail_freq[5]~feeder_combout ;
wire \ram_top1|capture_errors~0_combout ;
wire \ram_top1|capture_errors~q ;
wire \ram_top1|fail_freq~11_combout ;
wire \ram_top1|fail_freq[7]~feeder_combout ;
wire \ram_top1|fail_freq~12_combout ;
wire \ram_top1|fail_freq[8]~feeder_combout ;
wire \ram_top1|fail_freq~6_combout ;
wire \ram_top1|fail_freq[2]~feeder_combout ;
wire \ram_top1|fail_freq~7_combout ;
wire \ram_top1|fail_freq[3]~feeder_combout ;
wire \ram_top1|fail_freq~8_combout ;
wire \ram_top1|fail_freq[4]~feeder_combout ;
wire \ram_top1|fail_freq[2]~1_combout ;
wire \ram_top1|fail_freq~10_combout ;
wire \ram_top1|fail_freq[6]~feeder_combout ;
wire \ram_top1|fail_freq[2]~2_combout ;
wire \ram_top1|fail_freq~0_combout ;
wire \ram_top1|fail_freq[0]~feeder_combout ;
wire \ram_top1|fail_freq[2]~3_combout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \ram_top1|RAM_Controller1|address[9]~0_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[4]~feeder_combout ;
wire \ram_top1|RAM_Controller1|check_evena|errors_two[1]~1_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_even[3]~feeder_combout ;
wire \ram_top1|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ;
wire \ram_top1|RAM_Controller1|check_evena|errors_two[0]~0_combout ;
wire \ram_top1|RAM_Controller1|check_evenb|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_evenb|total_error~q ;
wire \ram_top1|RAM_Controller1|check_evena|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_evena|total_error~q ;
wire \ram_top1|RAM_Controller1|error_1~combout ;
wire \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_one[2]~1_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_two[1]~1_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_two[1]~feeder_combout ;
wire \ram_top1|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ;
wire \ram_top1|RAM_Controller1|check_oddb|errors_one[1]~0_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_two[0]~0_combout ;
wire \ram_top1|RAM_Controller1|check_odda|errors_two[0]~feeder_combout ;
wire \ram_top1|RAM_Controller1|check_oddb|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_oddb|total_error~q ;
wire \ram_top1|RAM_Controller1|check_odda|total_error~0_combout ;
wire \ram_top1|RAM_Controller1|check_odda|total_error~feeder_combout ;
wire \ram_top1|RAM_Controller1|check_odda|total_error~q ;
wire \ram_top1|RAM_Controller1|error_2~combout ;
wire \ram_top1|fail_freq[2]~4_combout ;
wire \ram_top1|hexa3|WideOr0~0_combout ;
wire \ram_top3|fail_freq~5_combout ;
wire \ram_top3|fail_freq~9_combout ;
wire \ram_top3|fail_freq~0_combout ;
wire \ram_top3|capture_errors~0_combout ;
wire \ram_top3|capture_errors~q ;
wire \ram_top3|fail_freq~11_combout ;
wire \ram_top3|fail_freq~10_combout ;
wire \ram_top3|fail_freq~7_combout ;
wire \ram_top3|fail_freq~8_combout ;
wire \ram_top3|fail_freq~6_combout ;
wire \ram_top3|fail_freq[2]~1_combout ;
wire \ram_top3|fail_freq~12_combout ;
wire \ram_top3|fail_freq[2]~2_combout ;
wire \ram_top3|fail_freq[2]~3_combout ;
wire \ram_top3|RAM_Controller1|address[9]~0_combout ;
wire \ram_top3|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ;
wire \ram_top3|RAM_Controller1|RAM1|q_even[3]~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_evena|errors_two[0]~0_combout ;
wire \ram_top3|RAM_Controller1|RAM1|q_even[4]~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_evena|errors_two[1]~1_combout ;
wire \ram_top3|RAM_Controller1|check_evenb|total_error~0_combout ;
wire \ram_top3|RAM_Controller1|check_evenb|total_error~q ;
wire \ram_top3|RAM_Controller1|check_evena|total_error~0_combout ;
wire \ram_top3|RAM_Controller1|check_evena|total_error~q ;
wire \ram_top3|RAM_Controller1|error_1~combout ;
wire \ram_top3|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_oddb|errors_one[1]~0_combout ;
wire \ram_top3|RAM_Controller1|check_odda|errors_two[0]~0_combout ;
wire \ram_top3|RAM_Controller1|check_odda|errors_two[0]~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_oddb|errors_one[2]~1_combout ;
wire \ram_top3|RAM_Controller1|check_odda|errors_two[1]~1_combout ;
wire \ram_top3|RAM_Controller1|check_odda|errors_two[1]~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_odda|total_error~0_combout ;
wire \ram_top3|RAM_Controller1|check_odda|total_error~q ;
wire \ram_top3|RAM_Controller1|check_oddb|total_error~0_combout ;
wire \ram_top3|RAM_Controller1|check_oddb|total_error~feeder_combout ;
wire \ram_top3|RAM_Controller1|check_oddb|total_error~q ;
wire \ram_top3|RAM_Controller1|error_2~combout ;
wire \ram_top3|fail_freq[2]~4_combout ;
wire \ram_top3|hexa3|WideOr0~0_combout ;
wire \Mux27~0_combout ;
wire \ram_top2|fail_freq~5_combout ;
wire \ram_top2|capture_errors~0_combout ;
wire \ram_top2|capture_errors~q ;
wire \ram_top2|fail_freq~9_combout ;
wire \ram_top2|fail_freq~10_combout ;
wire \ram_top2|fail_freq~12_combout ;
wire \ram_top2|fail_freq~6_combout ;
wire \ram_top2|fail_freq~7_combout ;
wire \ram_top2|fail_freq~8_combout ;
wire \ram_top2|fail_freq[2]~1_combout ;
wire \ram_top2|fail_freq~11_combout ;
wire \ram_top2|fail_freq[2]~2_combout ;
wire \ram_top2|fail_freq~0_combout ;
wire \ram_top2|fail_freq[2]~3_combout ;
wire \ram_top2|RAM_Controller1|address[9]~0_combout ;
wire \ram_top2|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ;
wire \ram_top2|RAM_Controller1|RAM1|q_even[3]~feeder_combout ;
wire \ram_top2|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ;
wire \ram_top2|RAM_Controller1|check_evena|errors_two[0]~0_combout ;
wire \ram_top2|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ;
wire \ram_top2|RAM_Controller1|RAM1|q_even[4]~feeder_combout ;
wire \ram_top2|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ;
wire \ram_top2|RAM_Controller1|check_evena|errors_two[1]~1_combout ;
wire \ram_top2|RAM_Controller1|check_evenb|total_error~0_combout ;
wire \ram_top2|RAM_Controller1|check_evenb|total_error~q ;
wire \ram_top2|RAM_Controller1|check_evena|total_error~0_combout ;
wire \ram_top2|RAM_Controller1|check_evena|total_error~feeder_combout ;
wire \ram_top2|RAM_Controller1|check_evena|total_error~q ;
wire \ram_top2|RAM_Controller1|error_1~combout ;
wire \ram_top2|RAM_Controller1|RAM1|q_odd[4]~feeder_combout ;
wire \ram_top2|RAM_Controller1|check_oddb|errors_one[2]~1_combout ;
wire \ram_top2|RAM_Controller1|check_odda|errors_two[1]~1_combout ;
wire \ram_top2|RAM_Controller1|check_oddb|errors_one[1]~0_combout ;
wire \ram_top2|RAM_Controller1|check_odda|errors_two[0]~0_combout ;
wire \ram_top2|RAM_Controller1|check_oddb|total_error~0_combout ;
wire \ram_top2|RAM_Controller1|check_oddb|total_error~q ;
wire \ram_top2|RAM_Controller1|check_odda|total_error~0_combout ;
wire \ram_top2|RAM_Controller1|check_odda|total_error~q ;
wire \ram_top2|RAM_Controller1|error_2~combout ;
wire \ram_top2|fail_freq[2]~4_combout ;
wire \ram_top2|hexa3|WideOr0~0_combout ;
wire \ram_top4|fail_freq~7_combout ;
wire \ram_top4|fail_freq~9_combout ;
wire \ram_top4|fail_freq[5]~feeder_combout ;
wire \ram_top4|fail_freq~10_combout ;
wire \ram_top4|fail_freq[6]~feeder_combout ;
wire \ram_top4|fail_freq~12_combout ;
wire \ram_top4|fail_freq~11_combout ;
wire \ram_top4|fail_freq~6_combout ;
wire \ram_top4|fail_freq[2]~feeder_combout ;
wire \ram_top4|fail_freq~8_combout ;
wire \ram_top4|fail_freq~5_combout ;
wire \ram_top4|fail_freq[1]~feeder_combout ;
wire \ram_top4|fail_freq[2]~1_combout ;
wire \ram_top4|fail_freq[2]~2_combout ;
wire \ram_top4|fail_freq~0_combout ;
wire \ram_top4|fail_freq[0]~feeder_combout ;
wire \ram_top4|capture_errors~0_combout ;
wire \ram_top4|capture_errors~q ;
wire \ram_top4|fail_freq[2]~3_combout ;
wire \ram_top4|RAM_Controller1|address[9]~0_combout ;
wire \ram_top4|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ;
wire \ram_top4|RAM_Controller1|RAM1|q_even[4]~feeder_combout ;
wire \ram_top4|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ;
wire \ram_top4|RAM_Controller1|check_evena|errors_two[1]~1_combout ;
wire \ram_top4|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ;
wire \ram_top4|RAM_Controller1|RAM1|q_even[3]~feeder_combout ;
wire \ram_top4|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ;
wire \ram_top4|RAM_Controller1|check_evena|errors_two[0]~0_combout ;
wire \ram_top4|RAM_Controller1|check_evena|total_error~0_combout ;
wire \ram_top4|RAM_Controller1|check_evena|total_error~q ;
wire \ram_top4|RAM_Controller1|check_evenb|total_error~0_combout ;
wire \ram_top4|RAM_Controller1|check_evenb|total_error~q ;
wire \ram_top4|RAM_Controller1|error_1~combout ;
wire \ram_top4|RAM_Controller1|RAM1|q_odd[4]~feeder_combout ;
wire \ram_top4|RAM_Controller1|check_oddb|errors_one[2]~1_combout ;
wire \ram_top4|RAM_Controller1|check_odda|errors_two[1]~1_combout ;
wire \ram_top4|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ;
wire \ram_top4|RAM_Controller1|check_oddb|errors_one[1]~0_combout ;
wire \ram_top4|RAM_Controller1|check_odda|errors_two[0]~0_combout ;
wire \ram_top4|RAM_Controller1|check_odda|total_error~0_combout ;
wire \ram_top4|RAM_Controller1|check_odda|total_error~q ;
wire \ram_top4|RAM_Controller1|check_oddb|total_error~0_combout ;
wire \ram_top4|RAM_Controller1|check_oddb|total_error~q ;
wire \ram_top4|RAM_Controller1|error_2~combout ;
wire \ram_top4|fail_freq[2]~4_combout ;
wire \ram_top4|hexa3|WideOr0~0_combout ;
wire \Mux27~1_combout ;
wire \ram_top4|hexa3|WideOr1~0_combout ;
wire \ram_top1|hexa3|WideOr1~0_combout ;
wire \ram_top2|hexa3|WideOr1~0_combout ;
wire \Mux26~0_combout ;
wire \ram_top3|hexa3|WideOr1~0_combout ;
wire \Mux26~1_combout ;
wire \ram_top2|hexa3|WideOr2~0_combout ;
wire \ram_top4|hexa3|WideOr2~0_combout ;
wire \ram_top1|hexa3|WideOr2~0_combout ;
wire \ram_top3|hexa3|WideOr2~0_combout ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \ram_top4|hexa3|WideOr3~0_combout ;
wire \ram_top2|hexa3|WideOr3~0_combout ;
wire \ram_top1|hexa3|WideOr3~0_combout ;
wire \Mux24~0_combout ;
wire \ram_top3|hexa3|WideOr3~0_combout ;
wire \Mux24~1_combout ;
wire \ram_top2|hexa3|WideOr4~0_combout ;
wire \ram_top1|hexa3|WideOr4~0_combout ;
wire \ram_top3|hexa3|WideOr4~0_combout ;
wire \Mux23~0_combout ;
wire \ram_top4|hexa3|WideOr4~0_combout ;
wire \Mux23~1_combout ;
wire \ram_top1|hexa3|WideOr5~0_combout ;
wire \ram_top2|hexa3|WideOr5~0_combout ;
wire \Mux22~0_combout ;
wire \ram_top4|hexa3|WideOr5~0_combout ;
wire \ram_top3|hexa3|WideOr5~0_combout ;
wire \Mux22~1_combout ;
wire \ram_top4|hexa3|WideOr6~0_combout ;
wire \ram_top4|hexa3|WideOr6~0_wirecell_combout ;
wire \ram_top2|hexa3|WideOr6~0_combout ;
wire \ram_top2|hexa3|WideOr6~0_wirecell_combout ;
wire \ram_top1|hexa3|WideOr6~0_combout ;
wire \ram_top1|hexa3|WideOr6~0_wirecell_combout ;
wire \ram_top3|hexa3|WideOr6~0_combout ;
wire \ram_top3|hexa3|WideOr6~0_wirecell_combout ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \ram_top4|hexa4|WideOr0~0_combout ;
wire \ram_top2|hexa4|WideOr0~0_combout ;
wire \ram_top1|hexa4|WideOr0~0_combout ;
wire \Mux34~0_combout ;
wire \ram_top3|hexa4|WideOr0~0_combout ;
wire \Mux34~1_combout ;
wire \ram_top3|hexa4|WideOr1~0_combout ;
wire \ram_top1|hexa4|WideOr1~0_combout ;
wire \Mux33~0_combout ;
wire \ram_top2|hexa4|WideOr1~0_combout ;
wire \ram_top4|hexa4|WideOr1~0_combout ;
wire \Mux33~1_combout ;
wire \ram_top4|hexa4|WideOr2~0_combout ;
wire \ram_top3|hexa4|WideOr2~0_combout ;
wire \ram_top2|hexa4|WideOr2~0_combout ;
wire \ram_top1|hexa4|WideOr2~0_combout ;
wire \Mux32~0_combout ;
wire \Mux32~1_combout ;
wire \ram_top1|hexa4|WideOr3~0_combout ;
wire \ram_top3|hexa4|WideOr3~0_combout ;
wire \Mux31~0_combout ;
wire \ram_top2|hexa4|WideOr3~0_combout ;
wire \ram_top4|hexa4|WideOr3~0_combout ;
wire \Mux31~1_combout ;
wire \ram_top4|hexa4|WideOr4~0_combout ;
wire \ram_top2|hexa4|WideOr4~0_combout ;
wire \ram_top1|hexa4|WideOr4~0_combout ;
wire \Mux30~0_combout ;
wire \ram_top3|hexa4|WideOr4~0_combout ;
wire \Mux30~1_combout ;
wire \ram_top1|hexa4|WideOr5~0_combout ;
wire \ram_top3|hexa4|WideOr5~0_combout ;
wire \Mux29~0_combout ;
wire \ram_top2|hexa4|WideOr5~0_combout ;
wire \ram_top4|hexa4|WideOr5~0_combout ;
wire \Mux29~1_combout ;
wire \ram_top4|hexa4|WideOr6~0_combout ;
wire \ram_top4|hexa4|WideOr6~0_wirecell_combout ;
wire \ram_top3|hexa4|WideOr6~0_combout ;
wire \ram_top3|hexa4|WideOr6~0_wirecell_combout ;
wire \ram_top1|hexa4|WideOr6~0_combout ;
wire \ram_top1|hexa4|WideOr6~0_wirecell_combout ;
wire \ram_top2|hexa4|WideOr6~0_combout ;
wire \ram_top2|hexa4|WideOr6~0_wirecell_combout ;
wire \Mux28~0_combout ;
wire \Mux28~1_combout ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux40~0_combout ;
wire \Mux40~1_combout ;
wire \Mux39~0_combout ;
wire \Mux39~1_combout ;
wire \Mux38~0_combout ;
wire \Mux38~1_combout ;
wire \Mux37~0_combout ;
wire \Mux37~1_combout ;
wire \Mux36~0_combout ;
wire \Mux36~1_combout ;
wire \Mux35~0_combout ;
wire \Mux35~1_combout ;
wire [7:0] \ram_top4|RAM_Controller1|RAM1|q_odd ;
wire [7:0] \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a ;
wire [3:0] \ram_top4|RAM_Controller1|check_evenb|errors_one ;
wire [3:0] \ram_top4|RAM_Controller1|check_oddb|errors_one ;
wire [1:0] \ram_top4|RAM_Controller1|check_evena|errors_two ;
wire [1:0] \ram_top4|RAM_Controller1|check_odda|errors_two ;
wire [19:0] \ram_top4|counter ;
wire [7:0] \ram_top3|RAM_Controller1|RAM1|q_fast ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 ;
wire [4:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 ;
wire [10:0] \ram_top4|fail_count ;
wire [7:0] \ram_top2|RAM_Controller1|RAM1|q_fast ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 ;
wire [8:0] \pll1|data_in_sig ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 ;
wire [9:0] \ram_top4|RAM_Controller1|address ;
wire [7:0] \ram_top3|RAM_Controller1|RAM1|q_odd ;
wire [7:0] \ram_top4|RAM_Controller1|RAM1|q_fast ;
wire [8:0] \pll1|M ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 ;
wire [7:0] \ram_top4|RAM_Controller1|RAM1|q_even ;
wire [7:0] \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a ;
wire [2:0] \pll1|counter_param_sig ;
wire [3:0] \ram_top3|RAM_Controller1|check_evenb|errors_one ;
wire [4:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 ;
wire [1:0] \ram_top3|RAM_Controller1|check_odda|errors_two ;
wire [2:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 ;
wire [8:0] \pll1|frequency ;
wire [1:0] \ram_top1|RAM_Controller1|check_evena|errors_two ;
wire [7:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit ;
wire [4:0] \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 ;
wire [9:0] \ram_top2|RAM_Controller1|address ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 ;
wire [7:0] \ram_top2|RAM_Controller1|RAM1|q_odd ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a ;
wire [9:0] \ram_top3|RAM_Controller1|address ;
wire [8:0] \ram_top1|fail_freq ;
wire [3:0] \pll1|counter_type ;
wire [9:0] \ram_top1|RAM_Controller1|address ;
wire [3:0] \ram_top2|RAM_Controller1|check_oddb|errors_one ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 ;
wire [10:0] \ram_top1|fail_count ;
wire [3:0] \ram_top1|RAM_Controller1|check_oddb|errors_one ;
wire [1:0] \ram_top2|RAM_Controller1|check_odda|errors_two ;
wire [5:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 ;
wire [1:0] \ram_top1|state ;
wire [7:0] \ram_top2|RAM_Controller1|RAM1|q_even ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 ;
wire [5:0] \ram_top2|counter_2 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 ;
wire [5:0] \pll1|state ;
wire [1:0] \ram_top3|RAM_Controller1|check_evena|errors_two ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 ;
wire [5:0] \ram_top4|counter_2 ;
wire [1:0] \ram_top2|RAM_Controller1|check_evena|errors_two ;
wire [19:0] \ram_top1|counter ;
wire [8:0] \ram_top2|fail_freq ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 ;
wire [1:0] \ram_top1|RAM_Controller1|check_odda|errors_two ;
wire [7:0] \ram_top3|RAM_Controller1|RAM1|q_even ;
wire [7:0] \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a ;
wire [7:0] \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a ;
wire [3:0] \ram_top2|RAM_Controller1|check_evenb|errors_one ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 ;
wire [1:0] \ram_top4|state ;
wire [5:0] \ram_top1|counter_2 ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire ;
wire [7:0] \ram_top1|RAM_Controller1|RAM1|q_odd ;
wire [4:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value ;
wire [3:0] \ram_top3|RAM_Controller1|check_oddb|errors_one ;
wire [7:0] \ram_top1|RAM_Controller1|RAM1|q_even ;
wire [7:0] \ram_top1|RAM_Controller1|RAM1|q_fast ;
wire [8:0] \ram_top3|fail_freq ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 ;
wire [10:0] \ram_top2|fail_count ;
wire [19:0] \ram_top3|counter ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 ;
wire [1:0] \ram_top2|state ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 ;
wire [19:0] \ram_top2|counter ;
wire [8:0] \ram_top4|fail_freq ;
wire [0:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 ;
wire [10:0] \ram_top3|fail_count ;
wire [3:0] \ram_top1|RAM_Controller1|check_evenb|errors_one ;
wire [2:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire ;
wire [1:0] \ram_top3|state ;
wire [3:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg ;
wire [5:0] \ram_top3|counter_2 ;

wire [4:0] \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [0] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [1] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [2] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [3] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [4] = \pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7] = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7] = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7] = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7] = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: FF_X77_Y14_N11
dffeas \ram_top1|fail_count[1] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[1] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N13
dffeas \ram_top1|fail_count[2] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[2] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N15
dffeas \ram_top1|fail_count[3] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[3] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N17
dffeas \ram_top1|fail_count[4] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[4] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N19
dffeas \ram_top1|fail_count[5] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[5] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N21
dffeas \ram_top1|fail_count[6] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[6] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N23
dffeas \ram_top1|fail_count[7] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[7] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N25
dffeas \ram_top1|fail_count[8] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[8] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N27
dffeas \ram_top1|fail_count[9] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[9] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y14_N29
dffeas \ram_top1|fail_count[10] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[10] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N10
cycloneive_lcell_comb \ram_top1|fail_count[1]~11 (
// Equation(s):
// \ram_top1|fail_count[1]~11_combout  = (\ram_top1|fail_count [1] & (\ram_top1|fail_count [0] $ (VCC))) # (!\ram_top1|fail_count [1] & (\ram_top1|fail_count [0] & VCC))
// \ram_top1|fail_count[1]~12  = CARRY((\ram_top1|fail_count [1] & \ram_top1|fail_count [0]))

	.dataa(\ram_top1|fail_count [1]),
	.datab(\ram_top1|fail_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|fail_count[1]~11_combout ),
	.cout(\ram_top1|fail_count[1]~12 ));
// synopsys translate_off
defparam \ram_top1|fail_count[1]~11 .lut_mask = 16'h6688;
defparam \ram_top1|fail_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N12
cycloneive_lcell_comb \ram_top1|fail_count[2]~13 (
// Equation(s):
// \ram_top1|fail_count[2]~13_combout  = (\ram_top1|fail_count [2] & (!\ram_top1|fail_count[1]~12 )) # (!\ram_top1|fail_count [2] & ((\ram_top1|fail_count[1]~12 ) # (GND)))
// \ram_top1|fail_count[2]~14  = CARRY((!\ram_top1|fail_count[1]~12 ) # (!\ram_top1|fail_count [2]))

	.dataa(\ram_top1|fail_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[1]~12 ),
	.combout(\ram_top1|fail_count[2]~13_combout ),
	.cout(\ram_top1|fail_count[2]~14 ));
// synopsys translate_off
defparam \ram_top1|fail_count[2]~13 .lut_mask = 16'h5A5F;
defparam \ram_top1|fail_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N14
cycloneive_lcell_comb \ram_top1|fail_count[3]~15 (
// Equation(s):
// \ram_top1|fail_count[3]~15_combout  = (\ram_top1|fail_count [3] & (\ram_top1|fail_count[2]~14  $ (GND))) # (!\ram_top1|fail_count [3] & (!\ram_top1|fail_count[2]~14  & VCC))
// \ram_top1|fail_count[3]~16  = CARRY((\ram_top1|fail_count [3] & !\ram_top1|fail_count[2]~14 ))

	.dataa(gnd),
	.datab(\ram_top1|fail_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[2]~14 ),
	.combout(\ram_top1|fail_count[3]~15_combout ),
	.cout(\ram_top1|fail_count[3]~16 ));
// synopsys translate_off
defparam \ram_top1|fail_count[3]~15 .lut_mask = 16'hC30C;
defparam \ram_top1|fail_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N16
cycloneive_lcell_comb \ram_top1|fail_count[4]~17 (
// Equation(s):
// \ram_top1|fail_count[4]~17_combout  = (\ram_top1|fail_count [4] & (!\ram_top1|fail_count[3]~16 )) # (!\ram_top1|fail_count [4] & ((\ram_top1|fail_count[3]~16 ) # (GND)))
// \ram_top1|fail_count[4]~18  = CARRY((!\ram_top1|fail_count[3]~16 ) # (!\ram_top1|fail_count [4]))

	.dataa(gnd),
	.datab(\ram_top1|fail_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[3]~16 ),
	.combout(\ram_top1|fail_count[4]~17_combout ),
	.cout(\ram_top1|fail_count[4]~18 ));
// synopsys translate_off
defparam \ram_top1|fail_count[4]~17 .lut_mask = 16'h3C3F;
defparam \ram_top1|fail_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N18
cycloneive_lcell_comb \ram_top1|fail_count[5]~19 (
// Equation(s):
// \ram_top1|fail_count[5]~19_combout  = (\ram_top1|fail_count [5] & (\ram_top1|fail_count[4]~18  $ (GND))) # (!\ram_top1|fail_count [5] & (!\ram_top1|fail_count[4]~18  & VCC))
// \ram_top1|fail_count[5]~20  = CARRY((\ram_top1|fail_count [5] & !\ram_top1|fail_count[4]~18 ))

	.dataa(gnd),
	.datab(\ram_top1|fail_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[4]~18 ),
	.combout(\ram_top1|fail_count[5]~19_combout ),
	.cout(\ram_top1|fail_count[5]~20 ));
// synopsys translate_off
defparam \ram_top1|fail_count[5]~19 .lut_mask = 16'hC30C;
defparam \ram_top1|fail_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N20
cycloneive_lcell_comb \ram_top1|fail_count[6]~21 (
// Equation(s):
// \ram_top1|fail_count[6]~21_combout  = (\ram_top1|fail_count [6] & (!\ram_top1|fail_count[5]~20 )) # (!\ram_top1|fail_count [6] & ((\ram_top1|fail_count[5]~20 ) # (GND)))
// \ram_top1|fail_count[6]~22  = CARRY((!\ram_top1|fail_count[5]~20 ) # (!\ram_top1|fail_count [6]))

	.dataa(gnd),
	.datab(\ram_top1|fail_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[5]~20 ),
	.combout(\ram_top1|fail_count[6]~21_combout ),
	.cout(\ram_top1|fail_count[6]~22 ));
// synopsys translate_off
defparam \ram_top1|fail_count[6]~21 .lut_mask = 16'h3C3F;
defparam \ram_top1|fail_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N22
cycloneive_lcell_comb \ram_top1|fail_count[7]~23 (
// Equation(s):
// \ram_top1|fail_count[7]~23_combout  = (\ram_top1|fail_count [7] & (\ram_top1|fail_count[6]~22  $ (GND))) # (!\ram_top1|fail_count [7] & (!\ram_top1|fail_count[6]~22  & VCC))
// \ram_top1|fail_count[7]~24  = CARRY((\ram_top1|fail_count [7] & !\ram_top1|fail_count[6]~22 ))

	.dataa(\ram_top1|fail_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[6]~22 ),
	.combout(\ram_top1|fail_count[7]~23_combout ),
	.cout(\ram_top1|fail_count[7]~24 ));
// synopsys translate_off
defparam \ram_top1|fail_count[7]~23 .lut_mask = 16'hA50A;
defparam \ram_top1|fail_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N24
cycloneive_lcell_comb \ram_top1|fail_count[8]~25 (
// Equation(s):
// \ram_top1|fail_count[8]~25_combout  = (\ram_top1|fail_count [8] & (!\ram_top1|fail_count[7]~24 )) # (!\ram_top1|fail_count [8] & ((\ram_top1|fail_count[7]~24 ) # (GND)))
// \ram_top1|fail_count[8]~26  = CARRY((!\ram_top1|fail_count[7]~24 ) # (!\ram_top1|fail_count [8]))

	.dataa(gnd),
	.datab(\ram_top1|fail_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[7]~24 ),
	.combout(\ram_top1|fail_count[8]~25_combout ),
	.cout(\ram_top1|fail_count[8]~26 ));
// synopsys translate_off
defparam \ram_top1|fail_count[8]~25 .lut_mask = 16'h3C3F;
defparam \ram_top1|fail_count[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N26
cycloneive_lcell_comb \ram_top1|fail_count[9]~27 (
// Equation(s):
// \ram_top1|fail_count[9]~27_combout  = (\ram_top1|fail_count [9] & (\ram_top1|fail_count[8]~26  $ (GND))) # (!\ram_top1|fail_count [9] & (!\ram_top1|fail_count[8]~26  & VCC))
// \ram_top1|fail_count[9]~28  = CARRY((\ram_top1|fail_count [9] & !\ram_top1|fail_count[8]~26 ))

	.dataa(\ram_top1|fail_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|fail_count[8]~26 ),
	.combout(\ram_top1|fail_count[9]~27_combout ),
	.cout(\ram_top1|fail_count[9]~28 ));
// synopsys translate_off
defparam \ram_top1|fail_count[9]~27 .lut_mask = 16'hA50A;
defparam \ram_top1|fail_count[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N28
cycloneive_lcell_comb \ram_top1|fail_count[10]~29 (
// Equation(s):
// \ram_top1|fail_count[10]~29_combout  = \ram_top1|fail_count[9]~28  $ (\ram_top1|fail_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|fail_count [10]),
	.cin(\ram_top1|fail_count[9]~28 ),
	.combout(\ram_top1|fail_count[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_count[10]~29 .lut_mask = 16'h0FF0;
defparam \ram_top1|fail_count[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y14_N5
dffeas \ram_top1|fail_count[0] (
	.clk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top1|fail_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_count[0] .is_wysiwyg = "true";
defparam \ram_top1|fail_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y14_N4
cycloneive_lcell_comb \ram_top1|fail_count[0]~10 (
// Equation(s):
// \ram_top1|fail_count[0]~10_combout  = \ram_top1|capture_errors~q  $ (\ram_top1|fail_count [0])

	.dataa(gnd),
	.datab(\ram_top1|capture_errors~q ),
	.datac(\ram_top1|fail_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|fail_count[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_count[0]~10 .lut_mask = 16'h3C3C;
defparam \ram_top1|fail_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_top1|~GND~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_top1|~VCC~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\ram_top1|~GND~combout ,\ram_top1|~GND~combout ,\ram_top1|~GND~combout ,\ram_top1|~GND~combout ,\ram_top1|~GND~combout ,\ram_top1|~GND~combout ,\ram_top1|~GND~combout ,\ram_top1|~GND~combout }),
	.portaaddr({\ram_top1|RAM_Controller1|address [9],\ram_top1|~GND~combout ,\ram_top1|~VCC~combout ,\ram_top1|~VCC~combout ,\ram_top1|~VCC~combout ,\ram_top1|~VCC~combout ,\ram_top1|~VCC~combout ,\ram_top1|~VCC~combout ,\ram_top1|~VCC~combout ,\ram_top1|~VCC~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ALTSYNCRAM";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7F;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7;
defparam \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF;
// synopsys translate_on

// Location: FF_X76_Y14_N7
dffeas \ram_top2|fail_count[1] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[1] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N9
dffeas \ram_top2|fail_count[2] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[2] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N11
dffeas \ram_top2|fail_count[3] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[3] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N13
dffeas \ram_top2|fail_count[4] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[4] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N15
dffeas \ram_top2|fail_count[5] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[5] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N17
dffeas \ram_top2|fail_count[6] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[6] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N19
dffeas \ram_top2|fail_count[7] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[7] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N21
dffeas \ram_top2|fail_count[8] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[8] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N23
dffeas \ram_top2|fail_count[9] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[9] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y14_N25
dffeas \ram_top2|fail_count[10] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[10] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N6
cycloneive_lcell_comb \ram_top2|fail_count[1]~11 (
// Equation(s):
// \ram_top2|fail_count[1]~11_combout  = (\ram_top2|fail_count [1] & (\ram_top2|fail_count [0] $ (VCC))) # (!\ram_top2|fail_count [1] & (\ram_top2|fail_count [0] & VCC))
// \ram_top2|fail_count[1]~12  = CARRY((\ram_top2|fail_count [1] & \ram_top2|fail_count [0]))

	.dataa(\ram_top2|fail_count [1]),
	.datab(\ram_top2|fail_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top2|fail_count[1]~11_combout ),
	.cout(\ram_top2|fail_count[1]~12 ));
// synopsys translate_off
defparam \ram_top2|fail_count[1]~11 .lut_mask = 16'h6688;
defparam \ram_top2|fail_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N8
cycloneive_lcell_comb \ram_top2|fail_count[2]~13 (
// Equation(s):
// \ram_top2|fail_count[2]~13_combout  = (\ram_top2|fail_count [2] & (!\ram_top2|fail_count[1]~12 )) # (!\ram_top2|fail_count [2] & ((\ram_top2|fail_count[1]~12 ) # (GND)))
// \ram_top2|fail_count[2]~14  = CARRY((!\ram_top2|fail_count[1]~12 ) # (!\ram_top2|fail_count [2]))

	.dataa(gnd),
	.datab(\ram_top2|fail_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[1]~12 ),
	.combout(\ram_top2|fail_count[2]~13_combout ),
	.cout(\ram_top2|fail_count[2]~14 ));
// synopsys translate_off
defparam \ram_top2|fail_count[2]~13 .lut_mask = 16'h3C3F;
defparam \ram_top2|fail_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N10
cycloneive_lcell_comb \ram_top2|fail_count[3]~15 (
// Equation(s):
// \ram_top2|fail_count[3]~15_combout  = (\ram_top2|fail_count [3] & (\ram_top2|fail_count[2]~14  $ (GND))) # (!\ram_top2|fail_count [3] & (!\ram_top2|fail_count[2]~14  & VCC))
// \ram_top2|fail_count[3]~16  = CARRY((\ram_top2|fail_count [3] & !\ram_top2|fail_count[2]~14 ))

	.dataa(\ram_top2|fail_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[2]~14 ),
	.combout(\ram_top2|fail_count[3]~15_combout ),
	.cout(\ram_top2|fail_count[3]~16 ));
// synopsys translate_off
defparam \ram_top2|fail_count[3]~15 .lut_mask = 16'hA50A;
defparam \ram_top2|fail_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N12
cycloneive_lcell_comb \ram_top2|fail_count[4]~17 (
// Equation(s):
// \ram_top2|fail_count[4]~17_combout  = (\ram_top2|fail_count [4] & (!\ram_top2|fail_count[3]~16 )) # (!\ram_top2|fail_count [4] & ((\ram_top2|fail_count[3]~16 ) # (GND)))
// \ram_top2|fail_count[4]~18  = CARRY((!\ram_top2|fail_count[3]~16 ) # (!\ram_top2|fail_count [4]))

	.dataa(\ram_top2|fail_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[3]~16 ),
	.combout(\ram_top2|fail_count[4]~17_combout ),
	.cout(\ram_top2|fail_count[4]~18 ));
// synopsys translate_off
defparam \ram_top2|fail_count[4]~17 .lut_mask = 16'h5A5F;
defparam \ram_top2|fail_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N14
cycloneive_lcell_comb \ram_top2|fail_count[5]~19 (
// Equation(s):
// \ram_top2|fail_count[5]~19_combout  = (\ram_top2|fail_count [5] & (\ram_top2|fail_count[4]~18  $ (GND))) # (!\ram_top2|fail_count [5] & (!\ram_top2|fail_count[4]~18  & VCC))
// \ram_top2|fail_count[5]~20  = CARRY((\ram_top2|fail_count [5] & !\ram_top2|fail_count[4]~18 ))

	.dataa(gnd),
	.datab(\ram_top2|fail_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[4]~18 ),
	.combout(\ram_top2|fail_count[5]~19_combout ),
	.cout(\ram_top2|fail_count[5]~20 ));
// synopsys translate_off
defparam \ram_top2|fail_count[5]~19 .lut_mask = 16'hC30C;
defparam \ram_top2|fail_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N16
cycloneive_lcell_comb \ram_top2|fail_count[6]~21 (
// Equation(s):
// \ram_top2|fail_count[6]~21_combout  = (\ram_top2|fail_count [6] & (!\ram_top2|fail_count[5]~20 )) # (!\ram_top2|fail_count [6] & ((\ram_top2|fail_count[5]~20 ) # (GND)))
// \ram_top2|fail_count[6]~22  = CARRY((!\ram_top2|fail_count[5]~20 ) # (!\ram_top2|fail_count [6]))

	.dataa(gnd),
	.datab(\ram_top2|fail_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[5]~20 ),
	.combout(\ram_top2|fail_count[6]~21_combout ),
	.cout(\ram_top2|fail_count[6]~22 ));
// synopsys translate_off
defparam \ram_top2|fail_count[6]~21 .lut_mask = 16'h3C3F;
defparam \ram_top2|fail_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N18
cycloneive_lcell_comb \ram_top2|fail_count[7]~23 (
// Equation(s):
// \ram_top2|fail_count[7]~23_combout  = (\ram_top2|fail_count [7] & (\ram_top2|fail_count[6]~22  $ (GND))) # (!\ram_top2|fail_count [7] & (!\ram_top2|fail_count[6]~22  & VCC))
// \ram_top2|fail_count[7]~24  = CARRY((\ram_top2|fail_count [7] & !\ram_top2|fail_count[6]~22 ))

	.dataa(gnd),
	.datab(\ram_top2|fail_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[6]~22 ),
	.combout(\ram_top2|fail_count[7]~23_combout ),
	.cout(\ram_top2|fail_count[7]~24 ));
// synopsys translate_off
defparam \ram_top2|fail_count[7]~23 .lut_mask = 16'hC30C;
defparam \ram_top2|fail_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N20
cycloneive_lcell_comb \ram_top2|fail_count[8]~25 (
// Equation(s):
// \ram_top2|fail_count[8]~25_combout  = (\ram_top2|fail_count [8] & (!\ram_top2|fail_count[7]~24 )) # (!\ram_top2|fail_count [8] & ((\ram_top2|fail_count[7]~24 ) # (GND)))
// \ram_top2|fail_count[8]~26  = CARRY((!\ram_top2|fail_count[7]~24 ) # (!\ram_top2|fail_count [8]))

	.dataa(gnd),
	.datab(\ram_top2|fail_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[7]~24 ),
	.combout(\ram_top2|fail_count[8]~25_combout ),
	.cout(\ram_top2|fail_count[8]~26 ));
// synopsys translate_off
defparam \ram_top2|fail_count[8]~25 .lut_mask = 16'h3C3F;
defparam \ram_top2|fail_count[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N22
cycloneive_lcell_comb \ram_top2|fail_count[9]~27 (
// Equation(s):
// \ram_top2|fail_count[9]~27_combout  = (\ram_top2|fail_count [9] & (\ram_top2|fail_count[8]~26  $ (GND))) # (!\ram_top2|fail_count [9] & (!\ram_top2|fail_count[8]~26  & VCC))
// \ram_top2|fail_count[9]~28  = CARRY((\ram_top2|fail_count [9] & !\ram_top2|fail_count[8]~26 ))

	.dataa(\ram_top2|fail_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|fail_count[8]~26 ),
	.combout(\ram_top2|fail_count[9]~27_combout ),
	.cout(\ram_top2|fail_count[9]~28 ));
// synopsys translate_off
defparam \ram_top2|fail_count[9]~27 .lut_mask = 16'hA50A;
defparam \ram_top2|fail_count[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N24
cycloneive_lcell_comb \ram_top2|fail_count[10]~29 (
// Equation(s):
// \ram_top2|fail_count[10]~29_combout  = \ram_top2|fail_count[9]~28  $ (\ram_top2|fail_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|fail_count [10]),
	.cin(\ram_top2|fail_count[9]~28 ),
	.combout(\ram_top2|fail_count[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_count[10]~29 .lut_mask = 16'h0FF0;
defparam \ram_top2|fail_count[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y14_N29
dffeas \ram_top2|fail_count[0] (
	.clk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top2|fail_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_count[0] .is_wysiwyg = "true";
defparam \ram_top2|fail_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y14_N28
cycloneive_lcell_comb \ram_top2|fail_count[0]~10 (
// Equation(s):
// \ram_top2|fail_count[0]~10_combout  = \ram_top2|fail_count [0] $ (\ram_top2|capture_errors~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|fail_count [0]),
	.datad(\ram_top2|capture_errors~q ),
	.cin(gnd),
	.combout(\ram_top2|fail_count[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_count[0]~10 .lut_mask = 16'h0FF0;
defparam \ram_top2|fail_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_top2|~GND~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_top2|~VCC~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\ram_top2|~GND~combout ,\ram_top2|~GND~combout ,\ram_top2|~GND~combout ,\ram_top2|~GND~combout ,\ram_top2|~GND~combout ,\ram_top2|~GND~combout ,\ram_top2|~GND~combout ,\ram_top2|~GND~combout }),
	.portaaddr({\ram_top2|RAM_Controller1|address [9],\ram_top2|~GND~combout ,\ram_top2|~VCC~combout ,\ram_top2|~VCC~combout ,\ram_top2|~VCC~combout ,\ram_top2|~VCC~combout ,\ram_top2|~VCC~combout ,\ram_top2|~VCC~combout ,\ram_top2|~VCC~combout ,\ram_top2|~VCC~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ALTSYNCRAM";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7F;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7;
defparam \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF;
// synopsys translate_on

// Location: FF_X75_Y15_N7
dffeas \ram_top3|fail_count[1] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[1] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N9
dffeas \ram_top3|fail_count[2] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[2] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N11
dffeas \ram_top3|fail_count[3] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[3] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N13
dffeas \ram_top3|fail_count[4] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[4] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N15
dffeas \ram_top3|fail_count[5] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[5] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N17
dffeas \ram_top3|fail_count[6] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[6] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N19
dffeas \ram_top3|fail_count[7] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[7] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N21
dffeas \ram_top3|fail_count[8] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[8] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N23
dffeas \ram_top3|fail_count[9] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[9] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N25
dffeas \ram_top3|fail_count[10] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[10] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N6
cycloneive_lcell_comb \ram_top3|fail_count[1]~11 (
// Equation(s):
// \ram_top3|fail_count[1]~11_combout  = (\ram_top3|fail_count [1] & (\ram_top3|fail_count [0] $ (VCC))) # (!\ram_top3|fail_count [1] & (\ram_top3|fail_count [0] & VCC))
// \ram_top3|fail_count[1]~12  = CARRY((\ram_top3|fail_count [1] & \ram_top3|fail_count [0]))

	.dataa(\ram_top3|fail_count [1]),
	.datab(\ram_top3|fail_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top3|fail_count[1]~11_combout ),
	.cout(\ram_top3|fail_count[1]~12 ));
// synopsys translate_off
defparam \ram_top3|fail_count[1]~11 .lut_mask = 16'h6688;
defparam \ram_top3|fail_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N8
cycloneive_lcell_comb \ram_top3|fail_count[2]~13 (
// Equation(s):
// \ram_top3|fail_count[2]~13_combout  = (\ram_top3|fail_count [2] & (!\ram_top3|fail_count[1]~12 )) # (!\ram_top3|fail_count [2] & ((\ram_top3|fail_count[1]~12 ) # (GND)))
// \ram_top3|fail_count[2]~14  = CARRY((!\ram_top3|fail_count[1]~12 ) # (!\ram_top3|fail_count [2]))

	.dataa(gnd),
	.datab(\ram_top3|fail_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[1]~12 ),
	.combout(\ram_top3|fail_count[2]~13_combout ),
	.cout(\ram_top3|fail_count[2]~14 ));
// synopsys translate_off
defparam \ram_top3|fail_count[2]~13 .lut_mask = 16'h3C3F;
defparam \ram_top3|fail_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N10
cycloneive_lcell_comb \ram_top3|fail_count[3]~15 (
// Equation(s):
// \ram_top3|fail_count[3]~15_combout  = (\ram_top3|fail_count [3] & (\ram_top3|fail_count[2]~14  $ (GND))) # (!\ram_top3|fail_count [3] & (!\ram_top3|fail_count[2]~14  & VCC))
// \ram_top3|fail_count[3]~16  = CARRY((\ram_top3|fail_count [3] & !\ram_top3|fail_count[2]~14 ))

	.dataa(\ram_top3|fail_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[2]~14 ),
	.combout(\ram_top3|fail_count[3]~15_combout ),
	.cout(\ram_top3|fail_count[3]~16 ));
// synopsys translate_off
defparam \ram_top3|fail_count[3]~15 .lut_mask = 16'hA50A;
defparam \ram_top3|fail_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N12
cycloneive_lcell_comb \ram_top3|fail_count[4]~17 (
// Equation(s):
// \ram_top3|fail_count[4]~17_combout  = (\ram_top3|fail_count [4] & (!\ram_top3|fail_count[3]~16 )) # (!\ram_top3|fail_count [4] & ((\ram_top3|fail_count[3]~16 ) # (GND)))
// \ram_top3|fail_count[4]~18  = CARRY((!\ram_top3|fail_count[3]~16 ) # (!\ram_top3|fail_count [4]))

	.dataa(\ram_top3|fail_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[3]~16 ),
	.combout(\ram_top3|fail_count[4]~17_combout ),
	.cout(\ram_top3|fail_count[4]~18 ));
// synopsys translate_off
defparam \ram_top3|fail_count[4]~17 .lut_mask = 16'h5A5F;
defparam \ram_top3|fail_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N14
cycloneive_lcell_comb \ram_top3|fail_count[5]~19 (
// Equation(s):
// \ram_top3|fail_count[5]~19_combout  = (\ram_top3|fail_count [5] & (\ram_top3|fail_count[4]~18  $ (GND))) # (!\ram_top3|fail_count [5] & (!\ram_top3|fail_count[4]~18  & VCC))
// \ram_top3|fail_count[5]~20  = CARRY((\ram_top3|fail_count [5] & !\ram_top3|fail_count[4]~18 ))

	.dataa(gnd),
	.datab(\ram_top3|fail_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[4]~18 ),
	.combout(\ram_top3|fail_count[5]~19_combout ),
	.cout(\ram_top3|fail_count[5]~20 ));
// synopsys translate_off
defparam \ram_top3|fail_count[5]~19 .lut_mask = 16'hC30C;
defparam \ram_top3|fail_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N16
cycloneive_lcell_comb \ram_top3|fail_count[6]~21 (
// Equation(s):
// \ram_top3|fail_count[6]~21_combout  = (\ram_top3|fail_count [6] & (!\ram_top3|fail_count[5]~20 )) # (!\ram_top3|fail_count [6] & ((\ram_top3|fail_count[5]~20 ) # (GND)))
// \ram_top3|fail_count[6]~22  = CARRY((!\ram_top3|fail_count[5]~20 ) # (!\ram_top3|fail_count [6]))

	.dataa(gnd),
	.datab(\ram_top3|fail_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[5]~20 ),
	.combout(\ram_top3|fail_count[6]~21_combout ),
	.cout(\ram_top3|fail_count[6]~22 ));
// synopsys translate_off
defparam \ram_top3|fail_count[6]~21 .lut_mask = 16'h3C3F;
defparam \ram_top3|fail_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N18
cycloneive_lcell_comb \ram_top3|fail_count[7]~23 (
// Equation(s):
// \ram_top3|fail_count[7]~23_combout  = (\ram_top3|fail_count [7] & (\ram_top3|fail_count[6]~22  $ (GND))) # (!\ram_top3|fail_count [7] & (!\ram_top3|fail_count[6]~22  & VCC))
// \ram_top3|fail_count[7]~24  = CARRY((\ram_top3|fail_count [7] & !\ram_top3|fail_count[6]~22 ))

	.dataa(gnd),
	.datab(\ram_top3|fail_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[6]~22 ),
	.combout(\ram_top3|fail_count[7]~23_combout ),
	.cout(\ram_top3|fail_count[7]~24 ));
// synopsys translate_off
defparam \ram_top3|fail_count[7]~23 .lut_mask = 16'hC30C;
defparam \ram_top3|fail_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N20
cycloneive_lcell_comb \ram_top3|fail_count[8]~25 (
// Equation(s):
// \ram_top3|fail_count[8]~25_combout  = (\ram_top3|fail_count [8] & (!\ram_top3|fail_count[7]~24 )) # (!\ram_top3|fail_count [8] & ((\ram_top3|fail_count[7]~24 ) # (GND)))
// \ram_top3|fail_count[8]~26  = CARRY((!\ram_top3|fail_count[7]~24 ) # (!\ram_top3|fail_count [8]))

	.dataa(gnd),
	.datab(\ram_top3|fail_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[7]~24 ),
	.combout(\ram_top3|fail_count[8]~25_combout ),
	.cout(\ram_top3|fail_count[8]~26 ));
// synopsys translate_off
defparam \ram_top3|fail_count[8]~25 .lut_mask = 16'h3C3F;
defparam \ram_top3|fail_count[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N22
cycloneive_lcell_comb \ram_top3|fail_count[9]~27 (
// Equation(s):
// \ram_top3|fail_count[9]~27_combout  = (\ram_top3|fail_count [9] & (\ram_top3|fail_count[8]~26  $ (GND))) # (!\ram_top3|fail_count [9] & (!\ram_top3|fail_count[8]~26  & VCC))
// \ram_top3|fail_count[9]~28  = CARRY((\ram_top3|fail_count [9] & !\ram_top3|fail_count[8]~26 ))

	.dataa(\ram_top3|fail_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|fail_count[8]~26 ),
	.combout(\ram_top3|fail_count[9]~27_combout ),
	.cout(\ram_top3|fail_count[9]~28 ));
// synopsys translate_off
defparam \ram_top3|fail_count[9]~27 .lut_mask = 16'hA50A;
defparam \ram_top3|fail_count[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N24
cycloneive_lcell_comb \ram_top3|fail_count[10]~29 (
// Equation(s):
// \ram_top3|fail_count[10]~29_combout  = \ram_top3|fail_count[9]~28  $ (\ram_top3|fail_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|fail_count [10]),
	.cin(\ram_top3|fail_count[9]~28 ),
	.combout(\ram_top3|fail_count[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_count[10]~29 .lut_mask = 16'h0FF0;
defparam \ram_top3|fail_count[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y15_N7
dffeas \ram_top3|fail_count[0] (
	.clk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top3|fail_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_count[0] .is_wysiwyg = "true";
defparam \ram_top3|fail_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N6
cycloneive_lcell_comb \ram_top3|fail_count[0]~10 (
// Equation(s):
// \ram_top3|fail_count[0]~10_combout  = \ram_top3|capture_errors~q  $ (\ram_top3|fail_count [0])

	.dataa(gnd),
	.datab(\ram_top3|capture_errors~q ),
	.datac(\ram_top3|fail_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|fail_count[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_count[0]~10 .lut_mask = 16'h3C3C;
defparam \ram_top3|fail_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_top3|~GND~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_top3|~VCC~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\ram_top3|~GND~combout ,\ram_top3|~GND~combout ,\ram_top3|~GND~combout ,\ram_top3|~GND~combout ,\ram_top3|~GND~combout ,\ram_top3|~GND~combout ,\ram_top3|~GND~combout ,\ram_top3|~GND~combout }),
	.portaaddr({\ram_top3|RAM_Controller1|address [9],\ram_top3|~GND~combout ,\ram_top3|~VCC~combout ,\ram_top3|~VCC~combout ,\ram_top3|~VCC~combout ,\ram_top3|~VCC~combout ,\ram_top3|~VCC~combout ,\ram_top3|~VCC~combout ,\ram_top3|~VCC~combout ,\ram_top3|~VCC~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ALTSYNCRAM";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7F;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7;
defparam \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF;
// synopsys translate_on

// Location: FF_X72_Y17_N7
dffeas \ram_top4|fail_count[1] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[1] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N9
dffeas \ram_top4|fail_count[2] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[2] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N11
dffeas \ram_top4|fail_count[3] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[3] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N13
dffeas \ram_top4|fail_count[4] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[4] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N15
dffeas \ram_top4|fail_count[5] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[5] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N17
dffeas \ram_top4|fail_count[6] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[6] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N19
dffeas \ram_top4|fail_count[7] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[7] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N21
dffeas \ram_top4|fail_count[8] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[8] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N23
dffeas \ram_top4|fail_count[9] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[9] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y17_N25
dffeas \ram_top4|fail_count[10] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|capture_errors~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[10] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N6
cycloneive_lcell_comb \ram_top4|fail_count[1]~11 (
// Equation(s):
// \ram_top4|fail_count[1]~11_combout  = (\ram_top4|fail_count [1] & (\ram_top4|fail_count [0] $ (VCC))) # (!\ram_top4|fail_count [1] & (\ram_top4|fail_count [0] & VCC))
// \ram_top4|fail_count[1]~12  = CARRY((\ram_top4|fail_count [1] & \ram_top4|fail_count [0]))

	.dataa(\ram_top4|fail_count [1]),
	.datab(\ram_top4|fail_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top4|fail_count[1]~11_combout ),
	.cout(\ram_top4|fail_count[1]~12 ));
// synopsys translate_off
defparam \ram_top4|fail_count[1]~11 .lut_mask = 16'h6688;
defparam \ram_top4|fail_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N8
cycloneive_lcell_comb \ram_top4|fail_count[2]~13 (
// Equation(s):
// \ram_top4|fail_count[2]~13_combout  = (\ram_top4|fail_count [2] & (!\ram_top4|fail_count[1]~12 )) # (!\ram_top4|fail_count [2] & ((\ram_top4|fail_count[1]~12 ) # (GND)))
// \ram_top4|fail_count[2]~14  = CARRY((!\ram_top4|fail_count[1]~12 ) # (!\ram_top4|fail_count [2]))

	.dataa(gnd),
	.datab(\ram_top4|fail_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[1]~12 ),
	.combout(\ram_top4|fail_count[2]~13_combout ),
	.cout(\ram_top4|fail_count[2]~14 ));
// synopsys translate_off
defparam \ram_top4|fail_count[2]~13 .lut_mask = 16'h3C3F;
defparam \ram_top4|fail_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N10
cycloneive_lcell_comb \ram_top4|fail_count[3]~15 (
// Equation(s):
// \ram_top4|fail_count[3]~15_combout  = (\ram_top4|fail_count [3] & (\ram_top4|fail_count[2]~14  $ (GND))) # (!\ram_top4|fail_count [3] & (!\ram_top4|fail_count[2]~14  & VCC))
// \ram_top4|fail_count[3]~16  = CARRY((\ram_top4|fail_count [3] & !\ram_top4|fail_count[2]~14 ))

	.dataa(\ram_top4|fail_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[2]~14 ),
	.combout(\ram_top4|fail_count[3]~15_combout ),
	.cout(\ram_top4|fail_count[3]~16 ));
// synopsys translate_off
defparam \ram_top4|fail_count[3]~15 .lut_mask = 16'hA50A;
defparam \ram_top4|fail_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N12
cycloneive_lcell_comb \ram_top4|fail_count[4]~17 (
// Equation(s):
// \ram_top4|fail_count[4]~17_combout  = (\ram_top4|fail_count [4] & (!\ram_top4|fail_count[3]~16 )) # (!\ram_top4|fail_count [4] & ((\ram_top4|fail_count[3]~16 ) # (GND)))
// \ram_top4|fail_count[4]~18  = CARRY((!\ram_top4|fail_count[3]~16 ) # (!\ram_top4|fail_count [4]))

	.dataa(\ram_top4|fail_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[3]~16 ),
	.combout(\ram_top4|fail_count[4]~17_combout ),
	.cout(\ram_top4|fail_count[4]~18 ));
// synopsys translate_off
defparam \ram_top4|fail_count[4]~17 .lut_mask = 16'h5A5F;
defparam \ram_top4|fail_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N14
cycloneive_lcell_comb \ram_top4|fail_count[5]~19 (
// Equation(s):
// \ram_top4|fail_count[5]~19_combout  = (\ram_top4|fail_count [5] & (\ram_top4|fail_count[4]~18  $ (GND))) # (!\ram_top4|fail_count [5] & (!\ram_top4|fail_count[4]~18  & VCC))
// \ram_top4|fail_count[5]~20  = CARRY((\ram_top4|fail_count [5] & !\ram_top4|fail_count[4]~18 ))

	.dataa(gnd),
	.datab(\ram_top4|fail_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[4]~18 ),
	.combout(\ram_top4|fail_count[5]~19_combout ),
	.cout(\ram_top4|fail_count[5]~20 ));
// synopsys translate_off
defparam \ram_top4|fail_count[5]~19 .lut_mask = 16'hC30C;
defparam \ram_top4|fail_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N16
cycloneive_lcell_comb \ram_top4|fail_count[6]~21 (
// Equation(s):
// \ram_top4|fail_count[6]~21_combout  = (\ram_top4|fail_count [6] & (!\ram_top4|fail_count[5]~20 )) # (!\ram_top4|fail_count [6] & ((\ram_top4|fail_count[5]~20 ) # (GND)))
// \ram_top4|fail_count[6]~22  = CARRY((!\ram_top4|fail_count[5]~20 ) # (!\ram_top4|fail_count [6]))

	.dataa(gnd),
	.datab(\ram_top4|fail_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[5]~20 ),
	.combout(\ram_top4|fail_count[6]~21_combout ),
	.cout(\ram_top4|fail_count[6]~22 ));
// synopsys translate_off
defparam \ram_top4|fail_count[6]~21 .lut_mask = 16'h3C3F;
defparam \ram_top4|fail_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N18
cycloneive_lcell_comb \ram_top4|fail_count[7]~23 (
// Equation(s):
// \ram_top4|fail_count[7]~23_combout  = (\ram_top4|fail_count [7] & (\ram_top4|fail_count[6]~22  $ (GND))) # (!\ram_top4|fail_count [7] & (!\ram_top4|fail_count[6]~22  & VCC))
// \ram_top4|fail_count[7]~24  = CARRY((\ram_top4|fail_count [7] & !\ram_top4|fail_count[6]~22 ))

	.dataa(gnd),
	.datab(\ram_top4|fail_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[6]~22 ),
	.combout(\ram_top4|fail_count[7]~23_combout ),
	.cout(\ram_top4|fail_count[7]~24 ));
// synopsys translate_off
defparam \ram_top4|fail_count[7]~23 .lut_mask = 16'hC30C;
defparam \ram_top4|fail_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N20
cycloneive_lcell_comb \ram_top4|fail_count[8]~25 (
// Equation(s):
// \ram_top4|fail_count[8]~25_combout  = (\ram_top4|fail_count [8] & (!\ram_top4|fail_count[7]~24 )) # (!\ram_top4|fail_count [8] & ((\ram_top4|fail_count[7]~24 ) # (GND)))
// \ram_top4|fail_count[8]~26  = CARRY((!\ram_top4|fail_count[7]~24 ) # (!\ram_top4|fail_count [8]))

	.dataa(gnd),
	.datab(\ram_top4|fail_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[7]~24 ),
	.combout(\ram_top4|fail_count[8]~25_combout ),
	.cout(\ram_top4|fail_count[8]~26 ));
// synopsys translate_off
defparam \ram_top4|fail_count[8]~25 .lut_mask = 16'h3C3F;
defparam \ram_top4|fail_count[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N22
cycloneive_lcell_comb \ram_top4|fail_count[9]~27 (
// Equation(s):
// \ram_top4|fail_count[9]~27_combout  = (\ram_top4|fail_count [9] & (\ram_top4|fail_count[8]~26  $ (GND))) # (!\ram_top4|fail_count [9] & (!\ram_top4|fail_count[8]~26  & VCC))
// \ram_top4|fail_count[9]~28  = CARRY((\ram_top4|fail_count [9] & !\ram_top4|fail_count[8]~26 ))

	.dataa(\ram_top4|fail_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|fail_count[8]~26 ),
	.combout(\ram_top4|fail_count[9]~27_combout ),
	.cout(\ram_top4|fail_count[9]~28 ));
// synopsys translate_off
defparam \ram_top4|fail_count[9]~27 .lut_mask = 16'hA50A;
defparam \ram_top4|fail_count[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N24
cycloneive_lcell_comb \ram_top4|fail_count[10]~29 (
// Equation(s):
// \ram_top4|fail_count[10]~29_combout  = \ram_top4|fail_count[9]~28  $ (\ram_top4|fail_count [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|fail_count [10]),
	.cin(\ram_top4|fail_count[9]~28 ),
	.combout(\ram_top4|fail_count[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_count[10]~29 .lut_mask = 16'h0FF0;
defparam \ram_top4|fail_count[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y17_N3
dffeas \ram_top4|fail_count[0] (
	.clk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ),
	.d(\ram_top4|fail_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_count[0] .is_wysiwyg = "true";
defparam \ram_top4|fail_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N2
cycloneive_lcell_comb \ram_top4|fail_count[0]~10 (
// Equation(s):
// \ram_top4|fail_count[0]~10_combout  = \ram_top4|capture_errors~q  $ (\ram_top4|fail_count [0])

	.dataa(gnd),
	.datab(\ram_top4|capture_errors~q ),
	.datac(\ram_top4|fail_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|fail_count[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_count[0]~10 .lut_mask = 16'h3C3C;
defparam \ram_top4|fail_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_top4|~GND~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\ram_top4|~VCC~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\ram_top4|~GND~combout ,\ram_top4|~GND~combout ,\ram_top4|~GND~combout ,\ram_top4|~GND~combout ,\ram_top4|~GND~combout ,\ram_top4|~GND~combout ,\ram_top4|~GND~combout ,\ram_top4|~GND~combout }),
	.portaaddr({\ram_top4|RAM_Controller1|address [9],\ram_top4|~GND~combout ,\ram_top4|~VCC~combout ,\ram_top4|~VCC~combout ,\ram_top4|~VCC~combout ,\ram_top4|~VCC~combout ,\ram_top4|~VCC~combout ,\ram_top4|~VCC~combout ,\ram_top4|~VCC~combout ,\ram_top4|~VCC~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ALTSYNCRAM";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7F;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7;
defparam \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF7FBFDFEFF;
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \ram_top1|RAM_Controller1|error_1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram_top1|RAM_Controller1|error_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram_top1|RAM_Controller1|error_1~clkctrl_outclk ));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|error_1~clkctrl .clock_type = "global clock";
defparam \ram_top1|RAM_Controller1|error_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \ram_top3|RAM_Controller1|error_1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram_top3|RAM_Controller1|error_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram_top3|RAM_Controller1|error_1~clkctrl_outclk ));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|error_1~clkctrl .clock_type = "global clock";
defparam \ram_top3|RAM_Controller1|error_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \ram_top2|RAM_Controller1|error_1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram_top2|RAM_Controller1|error_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram_top2|RAM_Controller1|error_1~clkctrl_outclk ));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|error_1~clkctrl .clock_type = "global clock";
defparam \ram_top2|RAM_Controller1|error_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \ram_top4|RAM_Controller1|error_1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram_top4|RAM_Controller1|error_1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram_top4|RAM_Controller1|error_1~clkctrl_outclk ));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|error_1~clkctrl .clock_type = "global clock";
defparam \ram_top4|RAM_Controller1|error_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\Mux12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(\Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\Mux20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\Mux19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\Mux18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\Mux17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\Mux16~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\Mux27~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\Mux26~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\Mux25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\Mux24~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\Mux23~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\Mux22~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\Mux21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\Mux34~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\Mux33~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\Mux32~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\Mux31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\Mux28~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\Mux41~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\Mux40~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\Mux39~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\Mux38~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\Mux37~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\Mux36~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\Mux35~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N2
cycloneive_lcell_comb \ram_top3|reset~reg0feeder (
// Equation(s):
// \ram_top3|reset~reg0feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|reset~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|reset~reg0feeder .lut_mask = 16'hF0F0;
defparam \ram_top3|reset~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y15_N3
dffeas \ram_top3|reset~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|reset~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|reset~reg0 .is_wysiwyg = "true";
defparam \ram_top3|reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N0
cycloneive_lcell_comb \ram_top4|reset~reg0feeder (
// Equation(s):
// \ram_top4|reset~reg0feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|reset~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|reset~reg0feeder .lut_mask = 16'hF0F0;
defparam \ram_top4|reset~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y14_N1
dffeas \ram_top4|reset~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|reset~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|reset~reg0 .is_wysiwyg = "true";
defparam \ram_top4|reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N14
cycloneive_lcell_comb \ram_top2|reset~reg0feeder (
// Equation(s):
// \ram_top2|reset~reg0feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|reset~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|reset~reg0feeder .lut_mask = 16'hF0F0;
defparam \ram_top2|reset~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N15
dffeas \ram_top2|reset~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|reset~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|reset~reg0 .is_wysiwyg = "true";
defparam \ram_top2|reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N28
cycloneive_lcell_comb \ram_top1|reset~reg0feeder (
// Equation(s):
// \ram_top1|reset~reg0feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|reset~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|reset~reg0feeder .lut_mask = 16'hFF00;
defparam \ram_top1|reset~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N29
dffeas \ram_top1|reset~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|reset~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|reset~reg0 .is_wysiwyg = "true";
defparam \ram_top1|reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N4
cycloneive_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (\SW[17]~input_o  & (\SW[16]~input_o )) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|reset~reg0_q )) # (!\SW[16]~input_o  & ((\ram_top1|reset~reg0_q )))))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\ram_top2|reset~reg0_q ),
	.datad(\ram_top1|reset~reg0_q ),
	.cin(gnd),
	.combout(\Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~0 .lut_mask = 16'hD9C8;
defparam \Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N0
cycloneive_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = (\SW[17]~input_o  & ((\Mux42~0_combout  & ((\ram_top4|reset~reg0_q ))) # (!\Mux42~0_combout  & (\ram_top3|reset~reg0_q )))) # (!\SW[17]~input_o  & (((\Mux42~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|reset~reg0_q ),
	.datac(\ram_top4|reset~reg0_q ),
	.datad(\Mux42~0_combout ),
	.cin(gnd),
	.combout(\Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux42~1 .lut_mask = 16'hF588;
defparam \Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N12
cycloneive_lcell_comb \pll1|state~21 (
// Equation(s):
// \pll1|state~21_combout  = (\pll1|state [4] & ((\pll1|state [5]) # ((\pll1|state [3])))) # (!\pll1|state [4] & (\pll1|state [5] & (\pll1|state [2] & \pll1|state [3])))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state [5]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~21 .lut_mask = 16'hEA88;
defparam \pll1|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N4
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0])

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N0
cycloneive_lcell_comb \pll1|Decoder0~0 (
// Equation(s):
// \pll1|Decoder0~0_combout  = (!\pll1|state [4] & (\pll1|state [3] & (!\pll1|state [5] & \pll1|state [1])))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [5]),
	.datad(\pll1|state [1]),
	.cin(gnd),
	.combout(\pll1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Decoder0~0 .lut_mask = 16'h0400;
defparam \pll1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N8
cycloneive_lcell_comb \pll1|Decoder0~1 (
// Equation(s):
// \pll1|Decoder0~1_combout  = (\pll1|state [2] & (\pll1|Decoder0~0_combout  & \pll1|state [0]))

	.dataa(gnd),
	.datab(\pll1|state [2]),
	.datac(\pll1|Decoder0~0_combout ),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Decoder0~1 .lut_mask = 16'hC000;
defparam \pll1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N9
dffeas \pll1|reconfig_sig (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|reconfig_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|reconfig_sig .is_wysiwyg = "true";
defparam \pll1|reconfig_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & \pll1|reconfig_sig~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|reconfig_sig~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0 .lut_mask = 16'hAA00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0 .lut_mask = 16'hFFE0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0 .lut_mask = 16'h1100;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q  & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0 .lut_mask = 16'h0022;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3 .lut_mask = 16'h0003;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0 .lut_mask = 16'hFFE0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0 .lut_mask = 16'h1100;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0 .lut_mask = 16'hFFAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0 .lut_mask = 16'hFFE0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0 .lut_mask = 16'hFCEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q  & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0 .lut_mask = 16'h0001;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout  = ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~3_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4 .lut_mask = 16'hFFDF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y15_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y15_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT  $ 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4 .lut_mask = 16'hF00F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y15_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [4]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C1_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0 .lut_mask = 16'h0030;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ) 
// # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_ena_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~5_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ) # 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~5 .lut_mask = 16'hFFFB;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~5_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C0_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0 .lut_mask = 16'h1000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y15_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state~q ),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0 .lut_mask = 16'hFCCC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0 .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y17_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y17_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y17_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y17_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT  $ 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5]),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y17_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [3]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [4]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [1]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done .lut_mask = 16'hFFFC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout  = \pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout  = (!\Mux42~1_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q )

	.dataa(\Mux42~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_init_state_1~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0 .lut_mask = 16'h5500;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y14_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout  = (\Mux42~1_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ))

	.dataa(\Mux42~1_combout ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset .lut_mask = 16'hFAAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1 .lut_mask = 16'h00F0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0])

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N30
cycloneive_lcell_comb \pll1|WideOr2~0 (
// Equation(s):
// \pll1|WideOr2~0_combout  = \pll1|state [4] $ (((!\pll1|state [5] & ((\pll1|state [0]) # (\pll1|state [1])))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state [0]),
	.datac(\pll1|state [5]),
	.datad(\pll1|state [1]),
	.cin(gnd),
	.combout(\pll1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr2~0 .lut_mask = 16'hA5A6;
defparam \pll1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N2
cycloneive_lcell_comb \pll1|WideOr2~1 (
// Equation(s):
// \pll1|WideOr2~1_combout  = ((\pll1|state [3] & ((!\pll1|Selector4~4_combout ))) # (!\pll1|state [3] & (\pll1|WideOr2~0_combout ))) # (!\pll1|state [2])

	.dataa(\pll1|WideOr2~0_combout ),
	.datab(\pll1|Selector4~4_combout ),
	.datac(\pll1|state [3]),
	.datad(\pll1|state [2]),
	.cin(gnd),
	.combout(\pll1|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr2~1 .lut_mask = 16'h3AFF;
defparam \pll1|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N3
dffeas \pll1|counter_param_sig[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_param_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_param_sig[0] .is_wysiwyg = "true";
defparam \pll1|counter_param_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N28
cycloneive_lcell_comb \pll1|WideOr11~0 (
// Equation(s):
// \pll1|WideOr11~0_combout  = (\pll1|state [5] & ((\pll1|state [4]) # ((\pll1|state [2] & \pll1|state [3])))) # (!\pll1|state [5] & (\pll1|state [4] $ (((\pll1|state [2]) # (\pll1|state [3])))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state [5]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr11~0 .lut_mask = 16'hD99A;
defparam \pll1|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N8
cycloneive_lcell_comb \pll1|WideOr11~1 (
// Equation(s):
// \pll1|WideOr11~1_combout  = (\pll1|state [1] & (((!\pll1|state [2] & \pll1|Decoder0~0_combout )))) # (!\pll1|state [1] & (((!\pll1|state [2] & \pll1|Decoder0~0_combout )) # (!\pll1|WideOr11~0_combout )))

	.dataa(\pll1|state [1]),
	.datab(\pll1|WideOr11~0_combout ),
	.datac(\pll1|state [2]),
	.datad(\pll1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\pll1|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr11~1 .lut_mask = 16'h1F11;
defparam \pll1|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N9
dffeas \pll1|write_param_sig (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\pll1|state [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|write_param_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|write_param_sig .is_wysiwyg = "true";
defparam \pll1|write_param_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & \pll1|write_param_sig~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|write_param_sig~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0 .lut_mask = 16'hAA00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_param_sig [0]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N20
cycloneive_lcell_comb \pll1|WideOr5~2 (
// Equation(s):
// \pll1|WideOr5~2_combout  = (\pll1|state [3]) # ((\pll1|state [2] & ((\pll1|state [0]) # (\pll1|state [1]))))

	.dataa(\pll1|state [0]),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [1]),
	.cin(gnd),
	.combout(\pll1|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr5~2 .lut_mask = 16'hFCEC;
defparam \pll1|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N14
cycloneive_lcell_comb \pll1|WideOr5~3 (
// Equation(s):
// \pll1|WideOr5~3_combout  = (\pll1|state [2] & (!\pll1|state [3] & ((\pll1|state~17_combout ) # (\pll1|state [5])))) # (!\pll1|state [2] & (((\pll1|state [5]))))

	.dataa(\pll1|state~17_combout ),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr5~3 .lut_mask = 16'h3F20;
defparam \pll1|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N16
cycloneive_lcell_comb \pll1|WideOr5~4 (
// Equation(s):
// \pll1|WideOr5~4_combout  = (\pll1|state [4] & (\pll1|WideOr5~2_combout  & ((!\pll1|state [5])))) # (!\pll1|state [4] & (((\pll1|WideOr5~3_combout ))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|WideOr5~2_combout ),
	.datac(\pll1|WideOr5~3_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr5~4 .lut_mask = 16'h50D8;
defparam \pll1|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N17
dffeas \pll1|counter_type[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_type [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_type[2] .is_wysiwyg = "true";
defparam \pll1|counter_type[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout  = !\pll1|counter_type [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|counter_type [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0 .lut_mask = 16'h00FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N30
cycloneive_lcell_comb \pll1|WideOr0~0 (
// Equation(s):
// \pll1|WideOr0~0_combout  = (!\pll1|state [4] & (\pll1|state [5] & (\pll1|state [3] $ (\pll1|state [2]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr0~0 .lut_mask = 16'h1400;
defparam \pll1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N31
dffeas \pll1|counter_type[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_type [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_type[1] .is_wysiwyg = "true";
defparam \pll1|counter_type[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_type [1]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_type [2]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4 .lut_mask = 16'h330B;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  = (!\pll1|counter_type [1] & (!\pll1|counter_type [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & \pll1|counter_param_sig [0])))

	.dataa(\pll1|counter_type [1]),
	.datab(\pll1|counter_type [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datad(\pll1|counter_param_sig [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1 .lut_mask = 16'h1000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout  & ((\pll1|counter_type [1]) # ((\pll1|counter_type [2]) # 
// (!\pll1|counter_param_sig [0]))))

	.dataa(\pll1|counter_type [1]),
	.datab(\pll1|counter_type [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.datad(\pll1|counter_param_sig [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0 .lut_mask = 16'hE0F0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y15_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q )

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0 .lut_mask = 16'h0033;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0 .lut_mask = 16'h00F0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N4
cycloneive_lcell_comb \pll1|WideOr1~1 (
// Equation(s):
// \pll1|WideOr1~1_combout  = (\pll1|state [3] & (((!\pll1|state [2])))) # (!\pll1|state [3] & (\pll1|state [2] & ((\pll1|state [0]) # (\pll1|state [1]))))

	.dataa(\pll1|state [0]),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [1]),
	.cin(gnd),
	.combout(\pll1|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr1~1 .lut_mask = 16'h3C2C;
defparam \pll1|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N6
cycloneive_lcell_comb \pll1|WideOr1~2 (
// Equation(s):
// \pll1|WideOr1~2_combout  = (\pll1|state [4] & (((\pll1|state [5]) # (!\pll1|WideOr1~1_combout )))) # (!\pll1|state [4] & (\pll1|WideOr5~2_combout  & ((!\pll1|state [5]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|WideOr5~2_combout ),
	.datac(\pll1|WideOr1~1_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr1~2 .lut_mask = 16'hAA4E;
defparam \pll1|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N24
cycloneive_lcell_comb \pll1|WideOr1~3 (
// Equation(s):
// \pll1|WideOr1~3_combout  = (\pll1|WideOr1~2_combout ) # ((\pll1|state [5] & (\pll1|state [3] $ (!\pll1|state [2]))))

	.dataa(\pll1|WideOr1~2_combout ),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr1~3 .lut_mask = 16'hEBAA;
defparam \pll1|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N25
dffeas \pll1|counter_type[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|WideOr1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|counter_type [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|counter_type[0] .is_wysiwyg = "true";
defparam \pll1|counter_type[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y15_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|counter_type [0]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[1] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value [1] = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value [1]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[1] .lut_mask = 16'h0307;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3 .lut_mask = 16'h030B;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y14_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT  $ 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4 .lut_mask = 16'hF00F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2 .lut_mask = 16'h0008;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [4]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q 
// ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y14_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_comb_bita0~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q  
// & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0 .lut_mask = 16'hFFE0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0 .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \pll1|Selector1~0 (
// Equation(s):
// \pll1|Selector1~0_combout  = (\pll1|state [2] & ((\pll1|state [3]) # ((!\pll1|state~17_combout  & !\pll1|state [5])))) # (!\pll1|state [2] & (((\pll1|state [3] & !\pll1|state [5]))))

	.dataa(\pll1|state [2]),
	.datab(\pll1|state~17_combout ),
	.datac(\pll1|state [3]),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector1~0 .lut_mask = 16'hA0F2;
defparam \pll1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N10
cycloneive_lcell_comb \pll1|Selector1~1 (
// Equation(s):
// \pll1|Selector1~1_combout  = (\pll1|state [5]) # ((\pll1|state [2] & (\pll1|state~17_combout  & !\pll1|state [3])))

	.dataa(\pll1|state [2]),
	.datab(\pll1|state~17_combout ),
	.datac(\pll1|state [3]),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector1~1 .lut_mask = 16'hFF08;
defparam \pll1|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N2
cycloneive_lcell_comb \pll1|Selector1~2 (
// Equation(s):
// \pll1|Selector1~2_combout  = (\pll1|Selector1~0_combout  & (\pll1|M [2] & ((\pll1|Selector1~1_combout ) # (!\pll1|state [4])))) # (!\pll1|Selector1~0_combout  & ((\pll1|state [4] & (\pll1|M [2])) # (!\pll1|state [4] & ((!\pll1|Selector1~1_combout )))))

	.dataa(\pll1|M [2]),
	.datab(\pll1|Selector1~0_combout ),
	.datac(\pll1|state [4]),
	.datad(\pll1|Selector1~1_combout ),
	.cin(gnd),
	.combout(\pll1|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector1~2 .lut_mask = 16'hA82B;
defparam \pll1|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N3
dffeas \pll1|data_in_sig[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[2] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N14
cycloneive_lcell_comb \pll1|Add0~0 (
// Equation(s):
// \pll1|Add0~0_combout  = \pll1|M [0] $ (VCC)
// \pll1|Add0~1  = CARRY(\pll1|M [0])

	.dataa(gnd),
	.datab(\pll1|M [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pll1|Add0~0_combout ),
	.cout(\pll1|Add0~1 ));
// synopsys translate_off
defparam \pll1|Add0~0 .lut_mask = 16'h33CC;
defparam \pll1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N0
cycloneive_lcell_comb \pll1|Selector22~2 (
// Equation(s):
// \pll1|Selector22~2_combout  = (\pll1|state [2] & (((\pll1|Add0~0_combout )))) # (!\pll1|state [2] & (\pll1|state [4] & ((\pll1|M [0]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|Add0~0_combout ),
	.datac(\pll1|M [0]),
	.datad(\pll1|state [2]),
	.cin(gnd),
	.combout(\pll1|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector22~2 .lut_mask = 16'hCCA0;
defparam \pll1|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N18
cycloneive_lcell_comb \pll1|M[0]~0 (
// Equation(s):
// \pll1|M[0]~0_combout  = (\pll1|state [0]) # ((\pll1|state [1] & ((\pll1|state [4]) # (!\pll1|state [2]))) # (!\pll1|state [1] & ((\pll1|state [2]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state [1]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|M[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|M[0]~0 .lut_mask = 16'hFFBC;
defparam \pll1|M[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N16
cycloneive_lcell_comb \pll1|M[0]~1 (
// Equation(s):
// \pll1|M[0]~1_combout  = (!\pll1|M[0]~0_combout  & (!\pll1|state [5] & (\pll1|state [2] $ (!\pll1|state [3]))))

	.dataa(\pll1|state [2]),
	.datab(\pll1|state [3]),
	.datac(\pll1|M[0]~0_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|M[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|M[0]~1 .lut_mask = 16'h0009;
defparam \pll1|M[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N1
dffeas \pll1|M[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector22~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[0] .is_wysiwyg = "true";
defparam \pll1|M[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N28
cycloneive_lcell_comb \pll1|Mux0~17 (
// Equation(s):
// \pll1|Mux0~17_combout  = (\pll1|M [0] & (((!\pll1|state [3])) # (!\pll1|state [4]))) # (!\pll1|M [0] & (!\pll1|state [3] & (\pll1|state [4] $ (\pll1|state~17_combout ))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state~17_combout ),
	.datac(\pll1|M [0]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~17 .lut_mask = 16'h50F6;
defparam \pll1|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N14
cycloneive_lcell_comb \pll1|Mux0~18 (
// Equation(s):
// \pll1|Mux0~18_combout  = (\pll1|state [4] & ((\pll1|M [0]) # (\pll1|state [3]))) # (!\pll1|state [4] & (\pll1|M [0] & \pll1|state [3]))

	.dataa(\pll1|state [4]),
	.datab(gnd),
	.datac(\pll1|M [0]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~18 .lut_mask = 16'hFAA0;
defparam \pll1|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N4
cycloneive_lcell_comb \pll1|Selector3~0 (
// Equation(s):
// \pll1|Selector3~0_combout  = (\pll1|state [2] & ((\pll1|Mux0~17_combout ) # ((\pll1|state [5])))) # (!\pll1|state [2] & (((\pll1|Mux0~18_combout  & !\pll1|state [5]))))

	.dataa(\pll1|state [2]),
	.datab(\pll1|Mux0~17_combout ),
	.datac(\pll1|Mux0~18_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector3~0 .lut_mask = 16'hAAD8;
defparam \pll1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N26
cycloneive_lcell_comb \pll1|Selector3~1 (
// Equation(s):
// \pll1|Selector3~1_combout  = (\pll1|M [0] & ((\pll1|state [4]) # ((\pll1|Selector3~0_combout  & \pll1|state [3]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|M [0]),
	.datac(\pll1|Selector3~0_combout ),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector3~1 .lut_mask = 16'hC888;
defparam \pll1|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N18
cycloneive_lcell_comb \pll1|Selector3~2 (
// Equation(s):
// \pll1|Selector3~2_combout  = (\pll1|state [5] & (\pll1|Selector3~1_combout )) # (!\pll1|state [5] & ((\pll1|Selector3~0_combout )))

	.dataa(\pll1|Selector3~1_combout ),
	.datab(\pll1|Selector3~0_combout ),
	.datac(gnd),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector3~2 .lut_mask = 16'hAACC;
defparam \pll1|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N19
dffeas \pll1|data_in_sig[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[0] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N16
cycloneive_lcell_comb \pll1|M[1]~2 (
// Equation(s):
// \pll1|M[1]~2_combout  = (\pll1|state [0]) # ((\pll1|state [1] & ((!\pll1|state [3]) # (!\pll1|state [2]))) # (!\pll1|state [1] & ((\pll1|state [2]) # (\pll1|state [3]))))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [0]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|M[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|M[1]~2 .lut_mask = 16'hDFFE;
defparam \pll1|M[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N22
cycloneive_lcell_comb \pll1|M[1]~3 (
// Equation(s):
// \pll1|M[1]~3_combout  = (\pll1|M [1] & ((\pll1|state [4]) # ((\pll1|state [5]) # (\pll1|M[1]~2_combout ))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|M [1]),
	.datac(\pll1|state [5]),
	.datad(\pll1|M[1]~2_combout ),
	.cin(gnd),
	.combout(\pll1|M[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|M[1]~3 .lut_mask = 16'hCCC8;
defparam \pll1|M[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N18
cycloneive_lcell_comb \pll1|M[1]~4 (
// Equation(s):
// \pll1|M[1]~4_combout  = (!\pll1|state [0] & (\pll1|state [2] $ (!\pll1|state [3])))

	.dataa(gnd),
	.datab(\pll1|state [0]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|M[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|M[1]~4 .lut_mask = 16'h3003;
defparam \pll1|M[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N16
cycloneive_lcell_comb \pll1|Add0~2 (
// Equation(s):
// \pll1|Add0~2_combout  = (\pll1|M [1] & (!\pll1|Add0~1 )) # (!\pll1|M [1] & ((\pll1|Add0~1 ) # (GND)))
// \pll1|Add0~3  = CARRY((!\pll1|Add0~1 ) # (!\pll1|M [1]))

	.dataa(\pll1|M [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~1 ),
	.combout(\pll1|Add0~2_combout ),
	.cout(\pll1|Add0~3 ));
// synopsys translate_off
defparam \pll1|Add0~2 .lut_mask = 16'h5A5F;
defparam \pll1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N2
cycloneive_lcell_comb \pll1|M[1]~5 (
// Equation(s):
// \pll1|M[1]~5_combout  = (\pll1|M[1]~3_combout ) # ((\pll1|M[1]~4_combout  & (\pll1|Add0~2_combout  & \pll1|Decoder0~0_combout )))

	.dataa(\pll1|M[1]~3_combout ),
	.datab(\pll1|M[1]~4_combout ),
	.datac(\pll1|Add0~2_combout ),
	.datad(\pll1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\pll1|M[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|M[1]~5 .lut_mask = 16'hEAAA;
defparam \pll1|M[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N3
dffeas \pll1|M[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|M[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[1] .is_wysiwyg = "true";
defparam \pll1|M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N8
cycloneive_lcell_comb \pll1|Mux0~19 (
// Equation(s):
// \pll1|Mux0~19_combout  = (\pll1|state [3] & (((\pll1|state [2])))) # (!\pll1|state [3] & (\pll1|M [1] & ((\pll1|state~17_combout ) # (!\pll1|state [2]))))

	.dataa(\pll1|state~17_combout ),
	.datab(\pll1|M [1]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~19 .lut_mask = 16'hF08C;
defparam \pll1|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N26
cycloneive_lcell_comb \pll1|Mux0~20 (
// Equation(s):
// \pll1|Mux0~20_combout  = (\pll1|M [1] & ((\pll1|state [3]) # ((!\pll1|state~17_combout  & \pll1|state [2]))))

	.dataa(\pll1|state~17_combout ),
	.datab(\pll1|M [1]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~20 .lut_mask = 16'hCC40;
defparam \pll1|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N12
cycloneive_lcell_comb \pll1|Selector2~0 (
// Equation(s):
// \pll1|Selector2~0_combout  = (\pll1|state [4] & ((\pll1|Mux0~19_combout ) # ((\pll1|state [5])))) # (!\pll1|state [4] & (((\pll1|Mux0~20_combout  & !\pll1|state [5]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|Mux0~19_combout ),
	.datac(\pll1|Mux0~20_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector2~0 .lut_mask = 16'hAAD8;
defparam \pll1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N22
cycloneive_lcell_comb \pll1|Mux0~1 (
// Equation(s):
// \pll1|Mux0~1_combout  = (\pll1|state [2] & \pll1|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~1 .lut_mask = 16'hF000;
defparam \pll1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N10
cycloneive_lcell_comb \pll1|Selector2~1 (
// Equation(s):
// \pll1|Selector2~1_combout  = (\pll1|state [5] & ((\pll1|M [1]) # ((!\pll1|Selector2~0_combout  & !\pll1|Mux0~1_combout )))) # (!\pll1|state [5] & (\pll1|Selector2~0_combout ))

	.dataa(\pll1|Selector2~0_combout ),
	.datab(\pll1|M [1]),
	.datac(\pll1|Mux0~1_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector2~1 .lut_mask = 16'hCDAA;
defparam \pll1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y15_N11
dffeas \pll1|data_in_sig[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[1] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout  = (\pll1|data_in_sig [0] & (\pll1|data_in_sig [1] $ (VCC))) # (!\pll1|data_in_sig [0] & (\pll1|data_in_sig [1] & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2  = CARRY((\pll1|data_in_sig [0] & \pll1|data_in_sig [1]))

	.dataa(\pll1|data_in_sig [0]),
	.datab(\pll1|data_in_sig [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1 .lut_mask = 16'h6688;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout  = (\pll1|data_in_sig [2] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 )) # (!\pll1|data_in_sig [2] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ) # (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ) # (!\pll1|data_in_sig [2]))

	.dataa(gnd),
	.datab(\pll1|data_in_sig [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1 .lut_mask = 16'h3C3F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y16_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & \pll1|data_in_sig [1])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|data_in_sig [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datac(\pll1|data_in_sig [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N2
cycloneive_lcell_comb \pll1|WideOr3~0 (
// Equation(s):
// \pll1|WideOr3~0_combout  = (\pll1|state [5] & (!\pll1|state [4] & ((!\pll1|Mux0~1_combout )))) # (!\pll1|state [5] & (\pll1|state [4] $ ((!\pll1|WideOr5~2_combout ))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|WideOr5~2_combout ),
	.datac(\pll1|Mux0~1_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr3~0 .lut_mask = 16'h0599;
defparam \pll1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N26
cycloneive_lcell_comb \pll1|data_in_sig~0 (
// Equation(s):
// \pll1|data_in_sig~0_combout  = (\pll1|M [3] & !\pll1|WideOr3~0_combout )

	.dataa(gnd),
	.datab(\pll1|M [3]),
	.datac(\pll1|WideOr3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|data_in_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~0 .lut_mask = 16'h0C0C;
defparam \pll1|data_in_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N27
dffeas \pll1|data_in_sig[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[3] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N20
cycloneive_lcell_comb \pll1|Add0~6 (
// Equation(s):
// \pll1|Add0~6_combout  = (\pll1|M [3] & (!\pll1|Add0~5 )) # (!\pll1|M [3] & ((\pll1|Add0~5 ) # (GND)))
// \pll1|Add0~7  = CARRY((!\pll1|Add0~5 ) # (!\pll1|M [3]))

	.dataa(gnd),
	.datab(\pll1|M [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~5 ),
	.combout(\pll1|Add0~6_combout ),
	.cout(\pll1|Add0~7 ));
// synopsys translate_off
defparam \pll1|Add0~6 .lut_mask = 16'h3C3F;
defparam \pll1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N22
cycloneive_lcell_comb \pll1|Add0~8 (
// Equation(s):
// \pll1|Add0~8_combout  = (\pll1|M [4] & (\pll1|Add0~7  $ (GND))) # (!\pll1|M [4] & (!\pll1|Add0~7  & VCC))
// \pll1|Add0~9  = CARRY((\pll1|M [4] & !\pll1|Add0~7 ))

	.dataa(gnd),
	.datab(\pll1|M [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~7 ),
	.combout(\pll1|Add0~8_combout ),
	.cout(\pll1|Add0~9 ));
// synopsys translate_off
defparam \pll1|Add0~8 .lut_mask = 16'hC30C;
defparam \pll1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N6
cycloneive_lcell_comb \pll1|Selector18~2 (
// Equation(s):
// \pll1|Selector18~2_combout  = (\pll1|state [2] & (((\pll1|Add0~8_combout )))) # (!\pll1|state [2] & (\pll1|state [4] & ((\pll1|M [4]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|Add0~8_combout ),
	.datac(\pll1|M [4]),
	.datad(\pll1|state [2]),
	.cin(gnd),
	.combout(\pll1|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector18~2 .lut_mask = 16'hCCA0;
defparam \pll1|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N7
dffeas \pll1|M[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[4] .is_wysiwyg = "true";
defparam \pll1|M[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N24
cycloneive_lcell_comb \pll1|Mux0~22 (
// Equation(s):
// \pll1|Mux0~22_combout  = (\pll1|M [4] & ((!\pll1|state [3]) # (!\pll1|state [4]))) # (!\pll1|M [4] & (!\pll1|state [4] & !\pll1|state [3]))

	.dataa(\pll1|M [4]),
	.datab(gnd),
	.datac(\pll1|state [4]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~22 .lut_mask = 16'h0AAF;
defparam \pll1|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N22
cycloneive_lcell_comb \pll1|Mux0~21 (
// Equation(s):
// \pll1|Mux0~21_combout  = (\pll1|M [4] & (\pll1|state [4] $ (((\pll1|state [3]) # (!\pll1|state~17_combout )))))

	.dataa(\pll1|M [4]),
	.datab(\pll1|state~17_combout ),
	.datac(\pll1|state [4]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~21 .lut_mask = 16'h0A82;
defparam \pll1|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N30
cycloneive_lcell_comb \pll1|Selector0~0 (
// Equation(s):
// \pll1|Selector0~0_combout  = (\pll1|state [2] & (((\pll1|Mux0~21_combout ) # (\pll1|state [5])))) # (!\pll1|state [2] & (\pll1|Mux0~22_combout  & ((!\pll1|state [5]))))

	.dataa(\pll1|state [2]),
	.datab(\pll1|Mux0~22_combout ),
	.datac(\pll1|Mux0~21_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector0~0 .lut_mask = 16'hAAE4;
defparam \pll1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N0
cycloneive_lcell_comb \pll1|Selector0~1 (
// Equation(s):
// \pll1|Selector0~1_combout  = (\pll1|M [4] & ((\pll1|state [4]) # ((\pll1|Selector0~0_combout  & \pll1|state [3]))))

	.dataa(\pll1|M [4]),
	.datab(\pll1|state [4]),
	.datac(\pll1|Selector0~0_combout ),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector0~1 .lut_mask = 16'hA888;
defparam \pll1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N20
cycloneive_lcell_comb \pll1|Selector0~2 (
// Equation(s):
// \pll1|Selector0~2_combout  = (\pll1|state [5] & ((\pll1|Selector0~1_combout ))) # (!\pll1|state [5] & (\pll1|Selector0~0_combout ))

	.dataa(\pll1|Selector0~0_combout ),
	.datab(\pll1|Selector0~1_combout ),
	.datac(gnd),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector0~2 .lut_mask = 16'hCCAA;
defparam \pll1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y16_N21
dffeas \pll1|data_in_sig[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[4] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout  = (\pll1|data_in_sig [3] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2  $ (GND))) # (!\pll1|data_in_sig [3] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2  & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2  = CARRY((\pll1|data_in_sig [3] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ))

	.dataa(\pll1|data_in_sig [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1 .lut_mask = 16'hA50A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout  = (\pll1|data_in_sig [4] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 )) # (!\pll1|data_in_sig [4] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ) # (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ) # (!\pll1|data_in_sig [4]))

	.dataa(\pll1|data_in_sig [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1 .lut_mask = 16'h5A5F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y16_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [3]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 [0])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datac(\pll1|data_in_sig [3]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N24
cycloneive_lcell_comb \pll1|Add0~10 (
// Equation(s):
// \pll1|Add0~10_combout  = (\pll1|M [5] & (!\pll1|Add0~9 )) # (!\pll1|M [5] & ((\pll1|Add0~9 ) # (GND)))
// \pll1|Add0~11  = CARRY((!\pll1|Add0~9 ) # (!\pll1|M [5]))

	.dataa(gnd),
	.datab(\pll1|M [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~9 ),
	.combout(\pll1|Add0~10_combout ),
	.cout(\pll1|Add0~11 ));
// synopsys translate_off
defparam \pll1|Add0~10 .lut_mask = 16'h3C3F;
defparam \pll1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N2
cycloneive_lcell_comb \pll1|Selector17~0 (
// Equation(s):
// \pll1|Selector17~0_combout  = (\pll1|Add0~10_combout ) # (!\pll1|state [3])

	.dataa(gnd),
	.datab(\pll1|Add0~10_combout ),
	.datac(gnd),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector17~0 .lut_mask = 16'hCCFF;
defparam \pll1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N4
cycloneive_lcell_comb \pll1|WideOr1~0 (
// Equation(s):
// \pll1|WideOr1~0_combout  = (!\pll1|state [5] & !\pll1|state [4])

	.dataa(gnd),
	.datab(\pll1|state [5]),
	.datac(\pll1|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr1~0 .lut_mask = 16'h0303;
defparam \pll1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N6
cycloneive_lcell_comb \pll1|M[5]~6 (
// Equation(s):
// \pll1|M[5]~6_combout  = (\pll1|M[1]~4_combout  & (\pll1|WideOr1~0_combout  & (\pll1|state [1] $ (!\pll1|state [3]))))

	.dataa(\pll1|state [1]),
	.datab(\pll1|M[1]~4_combout ),
	.datac(\pll1|WideOr1~0_combout ),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|M[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|M[5]~6 .lut_mask = 16'h8040;
defparam \pll1|M[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N3
dffeas \pll1|M[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|M[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[5] .is_wysiwyg = "true";
defparam \pll1|M[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N24
cycloneive_lcell_comb \pll1|data_in_sig~1 (
// Equation(s):
// \pll1|data_in_sig~1_combout  = (!\pll1|WideOr3~0_combout  & \pll1|M [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|WideOr3~0_combout ),
	.datad(\pll1|M [5]),
	.cin(gnd),
	.combout(\pll1|data_in_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~1 .lut_mask = 16'h0F00;
defparam \pll1|data_in_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N25
dffeas \pll1|data_in_sig[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[5] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout  = (\pll1|data_in_sig [5] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2  $ (GND))) # (!\pll1|data_in_sig [5] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2  & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2  = CARRY((\pll1|data_in_sig [5] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ))

	.dataa(\pll1|data_in_sig [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1 .lut_mask = 16'hA50A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y16_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [4]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 [0])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datac(\pll1|data_in_sig [4]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N26
cycloneive_lcell_comb \pll1|Add0~12 (
// Equation(s):
// \pll1|Add0~12_combout  = (\pll1|M [6] & (\pll1|Add0~11  $ (GND))) # (!\pll1|M [6] & (!\pll1|Add0~11  & VCC))
// \pll1|Add0~13  = CARRY((\pll1|M [6] & !\pll1|Add0~11 ))

	.dataa(gnd),
	.datab(\pll1|M [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~11 ),
	.combout(\pll1|Add0~12_combout ),
	.cout(\pll1|Add0~13 ));
// synopsys translate_off
defparam \pll1|Add0~12 .lut_mask = 16'hC30C;
defparam \pll1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N8
cycloneive_lcell_comb \pll1|Selector16~0 (
// Equation(s):
// \pll1|Selector16~0_combout  = (\pll1|Add0~12_combout ) # (!\pll1|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|Add0~12_combout ),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector16~0 .lut_mask = 16'hF0FF;
defparam \pll1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N9
dffeas \pll1|M[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|M[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[6] .is_wysiwyg = "true";
defparam \pll1|M[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N28
cycloneive_lcell_comb \pll1|Add0~14 (
// Equation(s):
// \pll1|Add0~14_combout  = (\pll1|M [7] & (!\pll1|Add0~13 )) # (!\pll1|M [7] & ((\pll1|Add0~13 ) # (GND)))
// \pll1|Add0~15  = CARRY((!\pll1|Add0~13 ) # (!\pll1|M [7]))

	.dataa(\pll1|M [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~13 ),
	.combout(\pll1|Add0~14_combout ),
	.cout(\pll1|Add0~15 ));
// synopsys translate_off
defparam \pll1|Add0~14 .lut_mask = 16'h5A5F;
defparam \pll1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N6
cycloneive_lcell_comb \pll1|Selector15~0 (
// Equation(s):
// \pll1|Selector15~0_combout  = (\pll1|Add0~14_combout  & \pll1|state [3])

	.dataa(gnd),
	.datab(\pll1|Add0~14_combout ),
	.datac(gnd),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector15~0 .lut_mask = 16'hCC00;
defparam \pll1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N7
dffeas \pll1|M[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|M[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[7] .is_wysiwyg = "true";
defparam \pll1|M[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N2
cycloneive_lcell_comb \pll1|data_in_sig~3 (
// Equation(s):
// \pll1|data_in_sig~3_combout  = (\pll1|M [7] & !\pll1|WideOr3~0_combout )

	.dataa(gnd),
	.datab(\pll1|M [7]),
	.datac(\pll1|WideOr3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|data_in_sig~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~3 .lut_mask = 16'h0C0C;
defparam \pll1|data_in_sig~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N3
dffeas \pll1|data_in_sig[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[7] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N28
cycloneive_lcell_comb \pll1|data_in_sig~2 (
// Equation(s):
// \pll1|data_in_sig~2_combout  = (!\pll1|WideOr3~0_combout  & \pll1|M [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|WideOr3~0_combout ),
	.datad(\pll1|M [6]),
	.cin(gnd),
	.combout(\pll1|data_in_sig~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~2 .lut_mask = 16'h0F00;
defparam \pll1|data_in_sig~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N29
dffeas \pll1|data_in_sig[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[6] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout  = (\pll1|data_in_sig [6] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 )) # (!\pll1|data_in_sig [6] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ) # (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ) # (!\pll1|data_in_sig [6]))

	.dataa(\pll1|data_in_sig [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1 .lut_mask = 16'h5A5F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout  = (\pll1|data_in_sig [7] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2  $ (GND))) # (!\pll1|data_in_sig [7] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2  & VCC))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2  = CARRY((\pll1|data_in_sig [7] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ))

	.dataa(\pll1|data_in_sig [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2 ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1 .lut_mask = 16'hA50A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y16_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [6]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6 [0]),
	.datac(\pll1|data_in_sig [6]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N30
cycloneive_lcell_comb \pll1|Add0~16 (
// Equation(s):
// \pll1|Add0~16_combout  = \pll1|Add0~15  $ (!\pll1|M [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|M [8]),
	.cin(\pll1|Add0~15 ),
	.combout(\pll1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Add0~16 .lut_mask = 16'hF00F;
defparam \pll1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N12
cycloneive_lcell_comb \pll1|Selector14~0 (
// Equation(s):
// \pll1|Selector14~0_combout  = (\pll1|Add0~16_combout  & \pll1|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|Add0~16_combout ),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector14~0 .lut_mask = 16'hF000;
defparam \pll1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N13
dffeas \pll1|M[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|M[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[8] .is_wysiwyg = "true";
defparam \pll1|M[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N4
cycloneive_lcell_comb \pll1|data_in_sig~4 (
// Equation(s):
// \pll1|data_in_sig~4_combout  = (!\pll1|WideOr3~0_combout  & \pll1|M [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|WideOr3~0_combout ),
	.datad(\pll1|M [8]),
	.cin(gnd),
	.combout(\pll1|data_in_sig~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|data_in_sig~4 .lut_mask = 16'h0F00;
defparam \pll1|data_in_sig~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N5
dffeas \pll1|data_in_sig[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|data_in_sig~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|data_in_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|data_in_sig[8] .is_wysiwyg = "true";
defparam \pll1|data_in_sig[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [0]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout  = (\pll1|data_in_sig [8] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # (!\pll1|data_in_sig [8] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ))))

	.dataa(\pll1|data_in_sig [8]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data8 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2 .lut_mask = 16'hF888;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [2]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout  = \pll1|data_in_sig [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [5]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout  = \pll1|data_in_sig [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [8]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N31
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout  = (\pll1|data_in_sig [3]) # ((\pll1|data_in_sig [2]) # ((\pll1|data_in_sig [1]) # (!\pll1|data_in_sig [0])))

	.dataa(\pll1|data_in_sig [3]),
	.datab(\pll1|data_in_sig [2]),
	.datac(\pll1|data_in_sig [0]),
	.datad(\pll1|data_in_sig [1]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1 .lut_mask = 16'hFFEF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout  = (\pll1|data_in_sig [6]) # ((\pll1|data_in_sig [7]) # ((\pll1|data_in_sig [4]) # (\pll1|data_in_sig [5])))

	.dataa(\pll1|data_in_sig [6]),
	.datab(\pll1|data_in_sig [7]),
	.datac(\pll1|data_in_sig [4]),
	.datad(\pll1|data_in_sig [5]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0 .lut_mask = 16'hFFFE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire [0] = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout  & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0] .lut_mask = 16'h000F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cmpr7|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data17 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # ((\pll1|write_param_sig~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q )))

	.dataa(\pll1|write_param_sig~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0 .lut_mask = 16'hFEFC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 
// [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data16 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg0 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]~feeder_combout  = \pll1|data_in_sig [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [7]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg1 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data15 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]~feeder_combout  = \pll1|data_in_sig [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [6]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg2 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data14 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 
// [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data13 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg3 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y15_N31
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [4]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg4 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data12 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]~feeder_combout  = \pll1|data_in_sig [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|data_in_sig [3]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 [0]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 [0] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg5 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data11 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y15_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 [0])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 [0])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data10 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg6 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y16_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|data_in_sig [1]),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg7 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data9 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~2_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg8 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout  = \pll1|data_in_sig [8] $ (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2 )

	.dataa(gnd),
	.datab(\pll1|data_in_sig [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]~2 ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1 .lut_mask = 16'h3C3C;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y16_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [7]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data7 [0]),
	.datac(\pll1|data_in_sig [7]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg9 [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~2_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3 .lut_mask = 16'hEEEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~2_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg10 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [5]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data5 [0]),
	.datac(\pll1|data_in_sig [5]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg11 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~2_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3 .lut_mask = 16'hFCF8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~2_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg12 [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3 .lut_mask = 16'hFEAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~2_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg13 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3 .lut_mask = 16'hFAEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [2]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data2 [0]),
	.datac(\pll1|data_in_sig [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg14 [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3 .lut_mask = 16'hFFE0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~2_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg15 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3 .lut_mask = 16'hEEEA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y16_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & ((\pll1|data_in_sig [0]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout )))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|nominal_data0 [0]),
	.datac(\pll1|data_in_sig [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_load_nominal_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_data_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg16 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~2_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_nominal_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3 .lut_mask = 16'hFCF8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y16_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|wire_shift_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27 .lut_mask = 16'hFFEF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[2]~3_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg17 [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_sload_value[4]~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0 .lut_mask = 16'hCC8C;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4 .lut_mask = 16'h00C0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5 .lut_mask = 16'h0300;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0 .lut_mask = 16'h0004;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12 .lut_mask = 16'hECEC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~13 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~13_combout  = ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12_combout ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~27_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~12_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~13 .lut_mask = 16'hFFFD;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7 .lut_mask = 16'h000C;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6 .lut_mask = 16'h000F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14 .lut_mask = 16'hFEF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]) # 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1 .lut_mask = 16'hAFBF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25 .lut_mask = 16'h080A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~15 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~15_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~14_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~25_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~15 .lut_mask = 16'hFFCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~7_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2 .lut_mask = 16'h5A7F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout  & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3 .lut_mask = 16'h2A0A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~16 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~16_combout  = ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~6_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~16 .lut_mask = 16'hFDF5;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N5
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2])

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale .lut_mask = 16'hEEEE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8 .lut_mask = 16'h0010;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17 .lut_mask = 16'h0121;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout  & 
// (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18 .lut_mask = 16'h1115;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout  & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[6]~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1 .lut_mask = 16'h0008;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~19 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~19_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~8_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~17_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~18_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|shift_reg_width_select[7]~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~19 .lut_mask = 16'hFFEF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|sel_param_high_i_postscale~combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~4_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20 .lut_mask = 16'hFE74;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~20_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21 .lut_mask = 16'hE600;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout  & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~21_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_decoder_select~5_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22 .lut_mask = 16'h0D05;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N9
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5 .lut_mask = 16'h5AAF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout  & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ) # ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_decoder_out~3_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23 .lut_mask = 16'h0B0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita5~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24 .lut_mask = 16'h3332;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~24_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26 .lut_mask = 16'hE000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita6~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y15_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|addr_counter_sload~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita7~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|write_init_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2 .lut_mask = 16'hFFFC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y15_N1
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_comb_bita0~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|_~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[7]~2_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C3_ena_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C2_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1 .lut_mask = 16'hFFAA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb9 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout  & 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q )))

	.dataa(\~GND~combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb9 .lut_mask = 16'h0CCC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb10 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q 

	.dataa(\~GND~combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb10 .lut_mask = 16'hF0F0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb8 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout  & ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout )))

	.dataa(\~GND~combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[1]~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_ena_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|encode_out[0]~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb8 .lut_mask = 16'h3F00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|le_comb8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout  = (((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout )) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2])

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0 .lut_mask = 16'h37FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout  = ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0] & 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1 .lut_mask = 16'h07FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout  = ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] 
// & ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2 .lut_mask = 16'h25FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] $ 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]) # (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0])))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3 .lut_mask = 16'h36FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N0
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4 .lut_mask = 16'h3000;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5 .lut_mask = 16'h0A00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita5~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6 .lut_mask = 16'h0F00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita6~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout  = ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7 .lut_mask = 16'h04FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita7~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~2_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hFFF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y15_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_comb_bita0~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|_~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0] & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10 .lut_mask = 16'h88F8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N14
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT  = CARRY(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell .lut_mask = 16'h00FF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N17
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita1~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2 .lut_mask = 16'hC303;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y15_N19
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N20
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita2~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y15_N21
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita3~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y15_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita4~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y15_N25
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT  & VCC)) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT  = CARRY((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita5~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6 .lut_mask = 16'hA505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y15_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7] & ((GND) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT  $ (GND)))
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT  = CARRY((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita6~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout ),
	.cout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7 .lut_mask = 16'h3CCF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y15_N29
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~combout ),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout  = !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~COUT ),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state~q ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0 .lut_mask = 16'hFAFA;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y15_N15
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[7]~0_combout ),
	.ena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [0] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0]~10_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [0]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0] .lut_mask = 16'hFCCC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [1]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [1] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [1]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1]~11_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [1]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1] .lut_mask = 16'hFFD0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [2]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [2] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2]~12_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [2]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2] .lut_mask = 16'hFCF4;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [3]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [3]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [3] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3]~13_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [3]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [3]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3] .lut_mask = 16'hEEAE;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N30
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [4]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14 .lut_mask = 16'hD5C0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N16
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [4] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [4]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4]~14_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [4]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4] .lut_mask = 16'hFCF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5] & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q )))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [5]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [5]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15 .lut_mask = 16'hECA0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N8
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [5] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5]~15_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [5]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5] .lut_mask = 16'hFDF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6])))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6])))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [6]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [6]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16 .lut_mask = 16'hEAC0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [6] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|C4_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6]~16_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [6]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6] .lut_mask = 16'hFDF0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N18
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7] & 
// (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7])) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7] & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr15|auto_generated|counter_reg_bit [7]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr1|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17 .lut_mask = 16'hCE0A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7] (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [7] = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7] & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ))

	.dataa(gnd),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7]~17_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr12|auto_generated|counter_reg_bit [7]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [7]),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7] .lut_mask = 16'hFCCC;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 (
	.portawe(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_in~0_combout }),
	.portaaddr({\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [7],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [6],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [5],
\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [4],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [3],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [2],
\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [1],\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .logical_ram_name = "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ALTSYNCRAM";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 144;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0] & 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|altsyncram4|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0 .lut_mask = 16'hEF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y15_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ) # 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_done~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|rotate_width_counter_enable~1_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr14|auto_generated|counter_reg_bit [0]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena .lut_mask = 16'hFF32;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N10
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~feeder_combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N11
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout  = \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder .lut_mask = 16'hFF00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y15_N23
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y15_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate2_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y15_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate3_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|configupdate_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate .lut_mask = 16'h0F00;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll1|pll1|altpll_component|auto_generated|pll1 (
	.areset(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ),
	.pfdena(vcc),
	.fbin(\pll1|pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scandata~0_combout ),
	.scanclk(\CLOCK_50~inputclkctrl_outclk ),
	.scanclkena(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_scanclkena~combout ),
	.configupdate(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_configupdate~combout ),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.activeclock(),
	.locked(\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll1|pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll1|pll1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_low = 5;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_high = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_low = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_high = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_initial = 11;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_low = 10;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_high = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_high = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_divide_by = 100;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_divide_by = 100;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "9901";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 19;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .m = 101;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .n = 5;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .scan_chain_mif_file = "reconfig_pll.mif";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 123;
defparam \pll1|pll1|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N26
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout  & 
// (!\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ))) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout  
// & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ) # ((!\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ))))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_width_counter_done~combout ),
	.datab(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0 .lut_mask = 16'h7530;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N27
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N12
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout  = (\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone  & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ) # 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.datab(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0 .lut_mask = 16'hC8C8;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N13
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~0_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N22
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout  = (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q )

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_post_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2 .lut_mask = 16'h0505;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N28
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_init_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1 .lut_mask = 16'hFEFF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N2
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ) # 
// ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr13|auto_generated|_~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~2_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3 .lut_mask = 16'hFFEF;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N3
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|power_up~3_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N24
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout  = ((!\pll1|write_param_sig~q  & (!\pll1|reconfig_sig~q  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ))) # 
// (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q )

	.dataa(\pll1|write_param_sig~q ),
	.datab(\pll1|reconfig_sig~q ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reset_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0 .lut_mask = 16'h1F0F;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ) # 
// ((!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0] & (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout  & 
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|cntr3|auto_generated|counter_reg_bit [0]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|width_counter_done~0_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|scan_cache_write_enable~0_combout ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~0_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1 .lut_mask = 16'hFF10;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N6
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2 (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ) # ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q  
// & !\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state~q ),
	.datab(gnd),
	.datac(\pll1|pll1|altpll_component|auto_generated|wire_pll1_scandone ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~1_combout ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2 .lut_mask = 16'hFF0A;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y16_N7
dffeas \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~2_combout ),
	.asdata(vcc),
	.clrn(!\Mux42~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state .is_wysiwyg = "true";
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N4
cycloneive_lcell_comb \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy (
// Equation(s):
// \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  = (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy .lut_mask = 16'h00F0;
defparam \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N20
cycloneive_lcell_comb \pll1|Mux5~5 (
// Equation(s):
// \pll1|Mux5~5_combout  = (\pll1|state [1] & (((!\pll1|state [0])))) # (!\pll1|state [1] & (((!\pll1|state [2])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout )))

	.dataa(\pll1|state [1]),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~5 .lut_mask = 16'h15BF;
defparam \pll1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N2
cycloneive_lcell_comb \pll1|Mux5~2 (
// Equation(s):
// \pll1|Mux5~2_combout  = (\pll1|state [1] & (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q )))) # (!\pll1|state [1] & (!\pll1|state [0]))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~2 .lut_mask = 16'hBB1B;
defparam \pll1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N28
cycloneive_lcell_comb \pll1|Mux5~6 (
// Equation(s):
// \pll1|Mux5~6_combout  = (\pll1|Mux5~2_combout ) # ((\pll1|state [2] & ((\pll1|state [3]) # (!\pll1|state [5]))) # (!\pll1|state [2] & (\pll1|state [3] & !\pll1|state [5])))

	.dataa(\pll1|state [2]),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [5]),
	.datad(\pll1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\pll1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~6 .lut_mask = 16'hFF8E;
defparam \pll1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N14
cycloneive_lcell_comb \pll1|Mux5~7 (
// Equation(s):
// \pll1|Mux5~7_combout  = (\pll1|Mux5~6_combout  & ((\pll1|Mux5~5_combout ) # ((\pll1|state [5]) # (!\pll1|state [3]))))

	.dataa(\pll1|Mux5~5_combout ),
	.datab(\pll1|state [3]),
	.datac(\pll1|state [5]),
	.datad(\pll1|Mux5~6_combout ),
	.cin(gnd),
	.combout(\pll1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~7 .lut_mask = 16'hFB00;
defparam \pll1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N22
cycloneive_lcell_comb \pll1|Mux0~2 (
// Equation(s):
// \pll1|Mux0~2_combout  = (!\pll1|state [2] & !\pll1|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~2 .lut_mask = 16'h000F;
defparam \pll1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N2
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!\SW[2]~input_o  & \SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0F00;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N0
cycloneive_lcell_comb \pll1|WideOr12~0 (
// Equation(s):
// \pll1|WideOr12~0_combout  = (!\pll1|state [3] & ((\pll1|state [1] & (!\pll1|state [2] & \pll1|state [0])) # (!\pll1|state [1] & (\pll1|state [2] & !\pll1|state [0]))))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [2]),
	.datac(\pll1|state [3]),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|WideOr12~0 .lut_mask = 16'h0204;
defparam \pll1|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N18
cycloneive_lcell_comb \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N19
dffeas \pll1|pll1|altpll_component|auto_generated|pll_lock_sync (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|pll_areset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \pll1|pll1|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N6
cycloneive_lcell_comb \pll1|Selector4~5 (
// Equation(s):
// \pll1|Selector4~5_combout  = (!\Mux43~1_combout  & (\pll1|WideOr12~0_combout  & (\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked  & \pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q )))

	.dataa(\Mux43~1_combout ),
	.datab(\pll1|WideOr12~0_combout ),
	.datac(\pll1|pll1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\pll1|pll1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\pll1|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector4~5 .lut_mask = 16'h4000;
defparam \pll1|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N16
cycloneive_lcell_comb \pll1|Selector4~6 (
// Equation(s):
// \pll1|Selector4~6_combout  = (\pll1|Selector4~5_combout  & (\pll1|Selector4~4_combout  & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|Selector4~5_combout ),
	.datab(\pll1|Selector4~4_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector4~6 .lut_mask = 16'h0080;
defparam \pll1|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y17_N17
dffeas \pll1|freq_ready (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|freq_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|freq_ready .is_wysiwyg = "true";
defparam \pll1|freq_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N18
cycloneive_lcell_comb \ram_top1|counter_2[0]~6 (
// Equation(s):
// \ram_top1|counter_2[0]~6_combout  = \ram_top1|counter_2 [0] $ (VCC)
// \ram_top1|counter_2[0]~7  = CARRY(\ram_top1|counter_2 [0])

	.dataa(gnd),
	.datab(\ram_top1|counter_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|counter_2[0]~6_combout ),
	.cout(\ram_top1|counter_2[0]~7 ));
// synopsys translate_off
defparam \ram_top1|counter_2[0]~6 .lut_mask = 16'h33CC;
defparam \ram_top1|counter_2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N10
cycloneive_lcell_comb \ram_top1|counter_2[5]~18 (
// Equation(s):
// \ram_top1|counter_2[5]~18_combout  = (!\ram_top1|state [1]) # (!\pll1|freq_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top1|state [1]),
	.cin(gnd),
	.combout(\ram_top1|counter_2[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|counter_2[5]~18 .lut_mask = 16'h0FFF;
defparam \ram_top1|counter_2[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N4
cycloneive_lcell_comb \ram_top1|counter_2[5]~19 (
// Equation(s):
// \ram_top1|counter_2[5]~19_combout  = (\SW[0]~input_o ) # ((\pll1|freq_ready~q  & !\ram_top1|state [0]))

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top1|state [0]),
	.cin(gnd),
	.combout(\ram_top1|counter_2[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|counter_2[5]~19 .lut_mask = 16'hCCFC;
defparam \ram_top1|counter_2[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N2
cycloneive_lcell_comb \ram_top1|counter_2[5]~20 (
// Equation(s):
// \ram_top1|counter_2[5]~20_combout  = (!\ram_top1|counter_2[5]~19_combout  & ((\ram_top1|state [0] & ((\ram_top1|state [1]))) # (!\ram_top1|state [0] & (\ram_top1|LessThan0~38_combout  & !\ram_top1|state [1]))))

	.dataa(\ram_top1|state [0]),
	.datab(\ram_top1|LessThan0~38_combout ),
	.datac(\ram_top1|counter_2[5]~19_combout ),
	.datad(\ram_top1|state [1]),
	.cin(gnd),
	.combout(\ram_top1|counter_2[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|counter_2[5]~20 .lut_mask = 16'h0A04;
defparam \ram_top1|counter_2[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y17_N19
dffeas \ram_top1|counter_2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter_2[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top1|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter_2[0] .is_wysiwyg = "true";
defparam \ram_top1|counter_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N20
cycloneive_lcell_comb \ram_top1|counter_2[1]~8 (
// Equation(s):
// \ram_top1|counter_2[1]~8_combout  = (\ram_top1|counter_2 [1] & (!\ram_top1|counter_2[0]~7 )) # (!\ram_top1|counter_2 [1] & ((\ram_top1|counter_2[0]~7 ) # (GND)))
// \ram_top1|counter_2[1]~9  = CARRY((!\ram_top1|counter_2[0]~7 ) # (!\ram_top1|counter_2 [1]))

	.dataa(gnd),
	.datab(\ram_top1|counter_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter_2[0]~7 ),
	.combout(\ram_top1|counter_2[1]~8_combout ),
	.cout(\ram_top1|counter_2[1]~9 ));
// synopsys translate_off
defparam \ram_top1|counter_2[1]~8 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter_2[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y17_N21
dffeas \ram_top1|counter_2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter_2[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top1|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter_2[1] .is_wysiwyg = "true";
defparam \ram_top1|counter_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N22
cycloneive_lcell_comb \ram_top1|counter_2[2]~10 (
// Equation(s):
// \ram_top1|counter_2[2]~10_combout  = (\ram_top1|counter_2 [2] & (\ram_top1|counter_2[1]~9  $ (GND))) # (!\ram_top1|counter_2 [2] & (!\ram_top1|counter_2[1]~9  & VCC))
// \ram_top1|counter_2[2]~11  = CARRY((\ram_top1|counter_2 [2] & !\ram_top1|counter_2[1]~9 ))

	.dataa(\ram_top1|counter_2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter_2[1]~9 ),
	.combout(\ram_top1|counter_2[2]~10_combout ),
	.cout(\ram_top1|counter_2[2]~11 ));
// synopsys translate_off
defparam \ram_top1|counter_2[2]~10 .lut_mask = 16'hA50A;
defparam \ram_top1|counter_2[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y17_N23
dffeas \ram_top1|counter_2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter_2[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top1|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter_2[2] .is_wysiwyg = "true";
defparam \ram_top1|counter_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N24
cycloneive_lcell_comb \ram_top1|counter_2[3]~12 (
// Equation(s):
// \ram_top1|counter_2[3]~12_combout  = (\ram_top1|counter_2 [3] & (!\ram_top1|counter_2[2]~11 )) # (!\ram_top1|counter_2 [3] & ((\ram_top1|counter_2[2]~11 ) # (GND)))
// \ram_top1|counter_2[3]~13  = CARRY((!\ram_top1|counter_2[2]~11 ) # (!\ram_top1|counter_2 [3]))

	.dataa(gnd),
	.datab(\ram_top1|counter_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter_2[2]~11 ),
	.combout(\ram_top1|counter_2[3]~12_combout ),
	.cout(\ram_top1|counter_2[3]~13 ));
// synopsys translate_off
defparam \ram_top1|counter_2[3]~12 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter_2[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y17_N25
dffeas \ram_top1|counter_2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter_2[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top1|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter_2[3] .is_wysiwyg = "true";
defparam \ram_top1|counter_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N26
cycloneive_lcell_comb \ram_top1|counter_2[4]~14 (
// Equation(s):
// \ram_top1|counter_2[4]~14_combout  = (\ram_top1|counter_2 [4] & (\ram_top1|counter_2[3]~13  $ (GND))) # (!\ram_top1|counter_2 [4] & (!\ram_top1|counter_2[3]~13  & VCC))
// \ram_top1|counter_2[4]~15  = CARRY((\ram_top1|counter_2 [4] & !\ram_top1|counter_2[3]~13 ))

	.dataa(\ram_top1|counter_2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter_2[3]~13 ),
	.combout(\ram_top1|counter_2[4]~14_combout ),
	.cout(\ram_top1|counter_2[4]~15 ));
// synopsys translate_off
defparam \ram_top1|counter_2[4]~14 .lut_mask = 16'hA50A;
defparam \ram_top1|counter_2[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y17_N27
dffeas \ram_top1|counter_2[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter_2[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top1|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter_2[4] .is_wysiwyg = "true";
defparam \ram_top1|counter_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N28
cycloneive_lcell_comb \ram_top1|counter_2[5]~16 (
// Equation(s):
// \ram_top1|counter_2[5]~16_combout  = \ram_top1|counter_2[4]~15  $ (\ram_top1|counter_2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|counter_2 [5]),
	.cin(\ram_top1|counter_2[4]~15 ),
	.combout(\ram_top1|counter_2[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|counter_2[5]~16 .lut_mask = 16'h0FF0;
defparam \ram_top1|counter_2[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y17_N29
dffeas \ram_top1|counter_2[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter_2[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top1|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter_2[5] .is_wysiwyg = "true";
defparam \ram_top1|counter_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N14
cycloneive_lcell_comb \ram_top1|Mux7~0 (
// Equation(s):
// \ram_top1|Mux7~0_combout  = (\pll1|freq_ready~q  & ((\ram_top1|state [1] & ((\ram_top1|counter_2 [5]))) # (!\ram_top1|state [1] & (\ram_top1|LessThan0~38_combout ))))

	.dataa(\ram_top1|state [1]),
	.datab(\ram_top1|LessThan0~38_combout ),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top1|counter_2 [5]),
	.cin(gnd),
	.combout(\ram_top1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Mux7~0 .lut_mask = 16'hE040;
defparam \ram_top1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y17_N4
cycloneive_lcell_comb \ram_top1|Mux7~1 (
// Equation(s):
// \ram_top1|Mux7~1_combout  = (!\ram_top1|Mux7~0_combout  & (\ram_top1|state [1] $ (!\ram_top1|state [0])))

	.dataa(\ram_top1|state [1]),
	.datab(gnd),
	.datac(\ram_top1|state [0]),
	.datad(\ram_top1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Mux7~1 .lut_mask = 16'h00A5;
defparam \ram_top1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y17_N5
dffeas \ram_top1|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state[0] .is_wysiwyg = "true";
defparam \ram_top1|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y17_N14
cycloneive_lcell_comb \ram_top1|Decoder0~1 (
// Equation(s):
// \ram_top1|Decoder0~1_combout  = (\ram_top1|state [0] & \ram_top1|state [1])

	.dataa(gnd),
	.datab(\ram_top1|state [0]),
	.datac(\ram_top1|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Decoder0~1 .lut_mask = 16'hC0C0;
defparam \ram_top1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y17_N15
dffeas \ram_top1|pause_counter (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|pause_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|pause_counter .is_wysiwyg = "true";
defparam \ram_top1|pause_counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N12
cycloneive_lcell_comb \ram_top1|counter[0]~20 (
// Equation(s):
// \ram_top1|counter[0]~20_combout  = (\ram_top1|counter [0] & (\ram_top1|pause_counter~q  $ (GND))) # (!\ram_top1|counter [0] & (!\ram_top1|pause_counter~q  & VCC))
// \ram_top1|counter[0]~21  = CARRY((\ram_top1|counter [0] & !\ram_top1|pause_counter~q ))

	.dataa(\ram_top1|counter [0]),
	.datab(\ram_top1|pause_counter~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top1|counter[0]~20_combout ),
	.cout(\ram_top1|counter[0]~21 ));
// synopsys translate_off
defparam \ram_top1|counter[0]~20 .lut_mask = 16'h9922;
defparam \ram_top1|counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N2
cycloneive_lcell_comb \ram_top1|Mux8~0 (
// Equation(s):
// \ram_top1|Mux8~0_combout  = (\ram_top1|state [1] & ((\ram_top1|counter_reset~q ) # (!\ram_top1|state [0]))) # (!\ram_top1|state [1] & ((\ram_top1|state [0])))

	.dataa(gnd),
	.datab(\ram_top1|state [1]),
	.datac(\ram_top1|counter_reset~q ),
	.datad(\ram_top1|state [0]),
	.cin(gnd),
	.combout(\ram_top1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Mux8~0 .lut_mask = 16'hF3CC;
defparam \ram_top1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N3
dffeas \ram_top1|counter_reset (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter_reset .is_wysiwyg = "true";
defparam \ram_top1|counter_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y21_N13
dffeas \ram_top1|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[0] .is_wysiwyg = "true";
defparam \ram_top1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N14
cycloneive_lcell_comb \ram_top1|counter[1]~22 (
// Equation(s):
// \ram_top1|counter[1]~22_combout  = (\ram_top1|counter [1] & (!\ram_top1|counter[0]~21 )) # (!\ram_top1|counter [1] & ((\ram_top1|counter[0]~21 ) # (GND)))
// \ram_top1|counter[1]~23  = CARRY((!\ram_top1|counter[0]~21 ) # (!\ram_top1|counter [1]))

	.dataa(gnd),
	.datab(\ram_top1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[0]~21 ),
	.combout(\ram_top1|counter[1]~22_combout ),
	.cout(\ram_top1|counter[1]~23 ));
// synopsys translate_off
defparam \ram_top1|counter[1]~22 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N15
dffeas \ram_top1|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[1] .is_wysiwyg = "true";
defparam \ram_top1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N16
cycloneive_lcell_comb \ram_top1|counter[2]~24 (
// Equation(s):
// \ram_top1|counter[2]~24_combout  = (\ram_top1|counter [2] & (\ram_top1|counter[1]~23  $ (GND))) # (!\ram_top1|counter [2] & (!\ram_top1|counter[1]~23  & VCC))
// \ram_top1|counter[2]~25  = CARRY((\ram_top1|counter [2] & !\ram_top1|counter[1]~23 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[1]~23 ),
	.combout(\ram_top1|counter[2]~24_combout ),
	.cout(\ram_top1|counter[2]~25 ));
// synopsys translate_off
defparam \ram_top1|counter[2]~24 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N17
dffeas \ram_top1|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[2] .is_wysiwyg = "true";
defparam \ram_top1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N18
cycloneive_lcell_comb \ram_top1|counter[3]~26 (
// Equation(s):
// \ram_top1|counter[3]~26_combout  = (\ram_top1|counter [3] & (!\ram_top1|counter[2]~25 )) # (!\ram_top1|counter [3] & ((\ram_top1|counter[2]~25 ) # (GND)))
// \ram_top1|counter[3]~27  = CARRY((!\ram_top1|counter[2]~25 ) # (!\ram_top1|counter [3]))

	.dataa(gnd),
	.datab(\ram_top1|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[2]~25 ),
	.combout(\ram_top1|counter[3]~26_combout ),
	.cout(\ram_top1|counter[3]~27 ));
// synopsys translate_off
defparam \ram_top1|counter[3]~26 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N19
dffeas \ram_top1|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[3] .is_wysiwyg = "true";
defparam \ram_top1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N20
cycloneive_lcell_comb \ram_top1|counter[4]~28 (
// Equation(s):
// \ram_top1|counter[4]~28_combout  = (\ram_top1|counter [4] & (\ram_top1|counter[3]~27  $ (GND))) # (!\ram_top1|counter [4] & (!\ram_top1|counter[3]~27  & VCC))
// \ram_top1|counter[4]~29  = CARRY((\ram_top1|counter [4] & !\ram_top1|counter[3]~27 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[3]~27 ),
	.combout(\ram_top1|counter[4]~28_combout ),
	.cout(\ram_top1|counter[4]~29 ));
// synopsys translate_off
defparam \ram_top1|counter[4]~28 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N21
dffeas \ram_top1|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[4] .is_wysiwyg = "true";
defparam \ram_top1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N22
cycloneive_lcell_comb \ram_top1|counter[5]~30 (
// Equation(s):
// \ram_top1|counter[5]~30_combout  = (\ram_top1|counter [5] & (!\ram_top1|counter[4]~29 )) # (!\ram_top1|counter [5] & ((\ram_top1|counter[4]~29 ) # (GND)))
// \ram_top1|counter[5]~31  = CARRY((!\ram_top1|counter[4]~29 ) # (!\ram_top1|counter [5]))

	.dataa(\ram_top1|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[4]~29 ),
	.combout(\ram_top1|counter[5]~30_combout ),
	.cout(\ram_top1|counter[5]~31 ));
// synopsys translate_off
defparam \ram_top1|counter[5]~30 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N23
dffeas \ram_top1|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[5] .is_wysiwyg = "true";
defparam \ram_top1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N24
cycloneive_lcell_comb \ram_top1|counter[6]~32 (
// Equation(s):
// \ram_top1|counter[6]~32_combout  = (\ram_top1|counter [6] & (\ram_top1|counter[5]~31  $ (GND))) # (!\ram_top1|counter [6] & (!\ram_top1|counter[5]~31  & VCC))
// \ram_top1|counter[6]~33  = CARRY((\ram_top1|counter [6] & !\ram_top1|counter[5]~31 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[5]~31 ),
	.combout(\ram_top1|counter[6]~32_combout ),
	.cout(\ram_top1|counter[6]~33 ));
// synopsys translate_off
defparam \ram_top1|counter[6]~32 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N25
dffeas \ram_top1|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[6] .is_wysiwyg = "true";
defparam \ram_top1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N26
cycloneive_lcell_comb \ram_top1|counter[7]~34 (
// Equation(s):
// \ram_top1|counter[7]~34_combout  = (\ram_top1|counter [7] & (!\ram_top1|counter[6]~33 )) # (!\ram_top1|counter [7] & ((\ram_top1|counter[6]~33 ) # (GND)))
// \ram_top1|counter[7]~35  = CARRY((!\ram_top1|counter[6]~33 ) # (!\ram_top1|counter [7]))

	.dataa(\ram_top1|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[6]~33 ),
	.combout(\ram_top1|counter[7]~34_combout ),
	.cout(\ram_top1|counter[7]~35 ));
// synopsys translate_off
defparam \ram_top1|counter[7]~34 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N27
dffeas \ram_top1|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[7] .is_wysiwyg = "true";
defparam \ram_top1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N28
cycloneive_lcell_comb \ram_top1|counter[8]~36 (
// Equation(s):
// \ram_top1|counter[8]~36_combout  = (\ram_top1|counter [8] & (\ram_top1|counter[7]~35  $ (GND))) # (!\ram_top1|counter [8] & (!\ram_top1|counter[7]~35  & VCC))
// \ram_top1|counter[8]~37  = CARRY((\ram_top1|counter [8] & !\ram_top1|counter[7]~35 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[7]~35 ),
	.combout(\ram_top1|counter[8]~36_combout ),
	.cout(\ram_top1|counter[8]~37 ));
// synopsys translate_off
defparam \ram_top1|counter[8]~36 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N29
dffeas \ram_top1|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[8] .is_wysiwyg = "true";
defparam \ram_top1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y21_N30
cycloneive_lcell_comb \ram_top1|counter[9]~38 (
// Equation(s):
// \ram_top1|counter[9]~38_combout  = (\ram_top1|counter [9] & (!\ram_top1|counter[8]~37 )) # (!\ram_top1|counter [9] & ((\ram_top1|counter[8]~37 ) # (GND)))
// \ram_top1|counter[9]~39  = CARRY((!\ram_top1|counter[8]~37 ) # (!\ram_top1|counter [9]))

	.dataa(\ram_top1|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[8]~37 ),
	.combout(\ram_top1|counter[9]~38_combout ),
	.cout(\ram_top1|counter[9]~39 ));
// synopsys translate_off
defparam \ram_top1|counter[9]~38 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y21_N31
dffeas \ram_top1|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[9] .is_wysiwyg = "true";
defparam \ram_top1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N0
cycloneive_lcell_comb \ram_top1|counter[10]~40 (
// Equation(s):
// \ram_top1|counter[10]~40_combout  = (\ram_top1|counter [10] & (\ram_top1|counter[9]~39  $ (GND))) # (!\ram_top1|counter [10] & (!\ram_top1|counter[9]~39  & VCC))
// \ram_top1|counter[10]~41  = CARRY((\ram_top1|counter [10] & !\ram_top1|counter[9]~39 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[9]~39 ),
	.combout(\ram_top1|counter[10]~40_combout ),
	.cout(\ram_top1|counter[10]~41 ));
// synopsys translate_off
defparam \ram_top1|counter[10]~40 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N1
dffeas \ram_top1|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[10] .is_wysiwyg = "true";
defparam \ram_top1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N2
cycloneive_lcell_comb \ram_top1|counter[11]~42 (
// Equation(s):
// \ram_top1|counter[11]~42_combout  = (\ram_top1|counter [11] & (!\ram_top1|counter[10]~41 )) # (!\ram_top1|counter [11] & ((\ram_top1|counter[10]~41 ) # (GND)))
// \ram_top1|counter[11]~43  = CARRY((!\ram_top1|counter[10]~41 ) # (!\ram_top1|counter [11]))

	.dataa(gnd),
	.datab(\ram_top1|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[10]~41 ),
	.combout(\ram_top1|counter[11]~42_combout ),
	.cout(\ram_top1|counter[11]~43 ));
// synopsys translate_off
defparam \ram_top1|counter[11]~42 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N3
dffeas \ram_top1|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[11] .is_wysiwyg = "true";
defparam \ram_top1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N4
cycloneive_lcell_comb \ram_top1|counter[12]~44 (
// Equation(s):
// \ram_top1|counter[12]~44_combout  = (\ram_top1|counter [12] & (\ram_top1|counter[11]~43  $ (GND))) # (!\ram_top1|counter [12] & (!\ram_top1|counter[11]~43  & VCC))
// \ram_top1|counter[12]~45  = CARRY((\ram_top1|counter [12] & !\ram_top1|counter[11]~43 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[11]~43 ),
	.combout(\ram_top1|counter[12]~44_combout ),
	.cout(\ram_top1|counter[12]~45 ));
// synopsys translate_off
defparam \ram_top1|counter[12]~44 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N5
dffeas \ram_top1|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[12] .is_wysiwyg = "true";
defparam \ram_top1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N6
cycloneive_lcell_comb \ram_top1|counter[13]~46 (
// Equation(s):
// \ram_top1|counter[13]~46_combout  = (\ram_top1|counter [13] & (!\ram_top1|counter[12]~45 )) # (!\ram_top1|counter [13] & ((\ram_top1|counter[12]~45 ) # (GND)))
// \ram_top1|counter[13]~47  = CARRY((!\ram_top1|counter[12]~45 ) # (!\ram_top1|counter [13]))

	.dataa(\ram_top1|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[12]~45 ),
	.combout(\ram_top1|counter[13]~46_combout ),
	.cout(\ram_top1|counter[13]~47 ));
// synopsys translate_off
defparam \ram_top1|counter[13]~46 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N7
dffeas \ram_top1|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[13] .is_wysiwyg = "true";
defparam \ram_top1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N8
cycloneive_lcell_comb \ram_top1|counter[14]~48 (
// Equation(s):
// \ram_top1|counter[14]~48_combout  = (\ram_top1|counter [14] & (\ram_top1|counter[13]~47  $ (GND))) # (!\ram_top1|counter [14] & (!\ram_top1|counter[13]~47  & VCC))
// \ram_top1|counter[14]~49  = CARRY((\ram_top1|counter [14] & !\ram_top1|counter[13]~47 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[13]~47 ),
	.combout(\ram_top1|counter[14]~48_combout ),
	.cout(\ram_top1|counter[14]~49 ));
// synopsys translate_off
defparam \ram_top1|counter[14]~48 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N9
dffeas \ram_top1|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[14] .is_wysiwyg = "true";
defparam \ram_top1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N10
cycloneive_lcell_comb \ram_top1|counter[15]~50 (
// Equation(s):
// \ram_top1|counter[15]~50_combout  = (\ram_top1|counter [15] & (!\ram_top1|counter[14]~49 )) # (!\ram_top1|counter [15] & ((\ram_top1|counter[14]~49 ) # (GND)))
// \ram_top1|counter[15]~51  = CARRY((!\ram_top1|counter[14]~49 ) # (!\ram_top1|counter [15]))

	.dataa(\ram_top1|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[14]~49 ),
	.combout(\ram_top1|counter[15]~50_combout ),
	.cout(\ram_top1|counter[15]~51 ));
// synopsys translate_off
defparam \ram_top1|counter[15]~50 .lut_mask = 16'h5A5F;
defparam \ram_top1|counter[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N11
dffeas \ram_top1|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[15] .is_wysiwyg = "true";
defparam \ram_top1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N12
cycloneive_lcell_comb \ram_top1|counter[16]~52 (
// Equation(s):
// \ram_top1|counter[16]~52_combout  = (\ram_top1|counter [16] & (\ram_top1|counter[15]~51  $ (GND))) # (!\ram_top1|counter [16] & (!\ram_top1|counter[15]~51  & VCC))
// \ram_top1|counter[16]~53  = CARRY((\ram_top1|counter [16] & !\ram_top1|counter[15]~51 ))

	.dataa(\ram_top1|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[15]~51 ),
	.combout(\ram_top1|counter[16]~52_combout ),
	.cout(\ram_top1|counter[16]~53 ));
// synopsys translate_off
defparam \ram_top1|counter[16]~52 .lut_mask = 16'hA50A;
defparam \ram_top1|counter[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N13
dffeas \ram_top1|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[16] .is_wysiwyg = "true";
defparam \ram_top1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N14
cycloneive_lcell_comb \ram_top1|counter[17]~54 (
// Equation(s):
// \ram_top1|counter[17]~54_combout  = (\ram_top1|counter [17] & (!\ram_top1|counter[16]~53 )) # (!\ram_top1|counter [17] & ((\ram_top1|counter[16]~53 ) # (GND)))
// \ram_top1|counter[17]~55  = CARRY((!\ram_top1|counter[16]~53 ) # (!\ram_top1|counter [17]))

	.dataa(gnd),
	.datab(\ram_top1|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[16]~53 ),
	.combout(\ram_top1|counter[17]~54_combout ),
	.cout(\ram_top1|counter[17]~55 ));
// synopsys translate_off
defparam \ram_top1|counter[17]~54 .lut_mask = 16'h3C3F;
defparam \ram_top1|counter[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N15
dffeas \ram_top1|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[17] .is_wysiwyg = "true";
defparam \ram_top1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N16
cycloneive_lcell_comb \ram_top1|counter[18]~56 (
// Equation(s):
// \ram_top1|counter[18]~56_combout  = (\ram_top1|counter [18] & (\ram_top1|counter[17]~55  $ (GND))) # (!\ram_top1|counter [18] & (!\ram_top1|counter[17]~55  & VCC))
// \ram_top1|counter[18]~57  = CARRY((\ram_top1|counter [18] & !\ram_top1|counter[17]~55 ))

	.dataa(gnd),
	.datab(\ram_top1|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|counter[17]~55 ),
	.combout(\ram_top1|counter[18]~56_combout ),
	.cout(\ram_top1|counter[18]~57 ));
// synopsys translate_off
defparam \ram_top1|counter[18]~56 .lut_mask = 16'hC30C;
defparam \ram_top1|counter[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N17
dffeas \ram_top1|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[18] .is_wysiwyg = "true";
defparam \ram_top1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y20_N18
cycloneive_lcell_comb \ram_top1|counter[19]~58 (
// Equation(s):
// \ram_top1|counter[19]~58_combout  = \ram_top1|counter[18]~57  $ (\ram_top1|counter [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|counter [19]),
	.cin(\ram_top1|counter[18]~57 ),
	.combout(\ram_top1|counter[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|counter[19]~58 .lut_mask = 16'h0FF0;
defparam \ram_top1|counter[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y20_N19
dffeas \ram_top1|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|counter[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top1|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|counter[19] .is_wysiwyg = "true";
defparam \ram_top1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N8
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\SW[2]~input_o  & !\SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h00F0;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N10
cycloneive_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = (!\SW[2]~input_o  & !\SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~0 .lut_mask = 16'h000F;
defparam \Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N4
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\SW[2]~input_o  & \SW[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'hF000;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N12
cycloneive_lcell_comb \ram_top1|LessThan0~1 (
// Equation(s):
// \ram_top1|LessThan0~1_cout  = CARRY((\~GND~combout  & !\ram_top1|counter [0]))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ram_top1|LessThan0~1_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~1 .lut_mask = 16'h0022;
defparam \ram_top1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N14
cycloneive_lcell_comb \ram_top1|LessThan0~3 (
// Equation(s):
// \ram_top1|LessThan0~3_cout  = CARRY((\~GND~combout  & (\ram_top1|counter [1] & !\ram_top1|LessThan0~1_cout )) # (!\~GND~combout  & ((\ram_top1|counter [1]) # (!\ram_top1|LessThan0~1_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~1_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~3_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~3 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N16
cycloneive_lcell_comb \ram_top1|LessThan0~5 (
// Equation(s):
// \ram_top1|LessThan0~5_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~3_cout ) # (!\ram_top1|counter [2]))) # (!\~GND~combout  & (!\ram_top1|counter [2] & !\ram_top1|LessThan0~3_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~3_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~5_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~5 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N18
cycloneive_lcell_comb \ram_top1|LessThan0~7 (
// Equation(s):
// \ram_top1|LessThan0~7_cout  = CARRY((\~GND~combout  & (\ram_top1|counter [3] & !\ram_top1|LessThan0~5_cout )) # (!\~GND~combout  & ((\ram_top1|counter [3]) # (!\ram_top1|LessThan0~5_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~5_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~7_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~7 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N20
cycloneive_lcell_comb \ram_top1|LessThan0~9 (
// Equation(s):
// \ram_top1|LessThan0~9_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~7_cout ) # (!\ram_top1|counter [4]))) # (!\~GND~combout  & (!\ram_top1|counter [4] & !\ram_top1|LessThan0~7_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~7_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~9_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~9 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N22
cycloneive_lcell_comb \ram_top1|LessThan0~11 (
// Equation(s):
// \ram_top1|LessThan0~11_cout  = CARRY((\~GND~combout  & (\ram_top1|counter [5] & !\ram_top1|LessThan0~9_cout )) # (!\~GND~combout  & ((\ram_top1|counter [5]) # (!\ram_top1|LessThan0~9_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~9_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~11_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~11 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N24
cycloneive_lcell_comb \ram_top1|LessThan0~13 (
// Equation(s):
// \ram_top1|LessThan0~13_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~11_cout ) # (!\ram_top1|counter [6]))) # (!\~GND~combout  & (!\ram_top1|counter [6] & !\ram_top1|LessThan0~11_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~11_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~13_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~13 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N26
cycloneive_lcell_comb \ram_top1|LessThan0~15 (
// Equation(s):
// \ram_top1|LessThan0~15_cout  = CARRY((\~GND~combout  & (\ram_top1|counter [7] & !\ram_top1|LessThan0~13_cout )) # (!\~GND~combout  & ((\ram_top1|counter [7]) # (!\ram_top1|LessThan0~13_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~13_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~15_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~15 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N28
cycloneive_lcell_comb \ram_top1|LessThan0~17 (
// Equation(s):
// \ram_top1|LessThan0~17_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~15_cout ) # (!\ram_top1|counter [8]))) # (!\~GND~combout  & (!\ram_top1|counter [8] & !\ram_top1|LessThan0~15_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~15_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~17_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~17 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y21_N30
cycloneive_lcell_comb \ram_top1|LessThan0~19 (
// Equation(s):
// \ram_top1|LessThan0~19_cout  = CARRY((\~GND~combout  & (\ram_top1|counter [9] & !\ram_top1|LessThan0~17_cout )) # (!\~GND~combout  & ((\ram_top1|counter [9]) # (!\ram_top1|LessThan0~17_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~17_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~19_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~19 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N0
cycloneive_lcell_comb \ram_top1|LessThan0~21 (
// Equation(s):
// \ram_top1|LessThan0~21_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~19_cout ) # (!\ram_top1|counter [10]))) # (!\~GND~combout  & (!\ram_top1|counter [10] & !\ram_top1|LessThan0~19_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~19_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~21_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~21 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N2
cycloneive_lcell_comb \ram_top1|LessThan0~23 (
// Equation(s):
// \ram_top1|LessThan0~23_cout  = CARRY((\ram_top1|counter [11] & ((!\ram_top1|LessThan0~21_cout ) # (!\Decoder0~0_combout ))) # (!\ram_top1|counter [11] & (!\Decoder0~0_combout  & !\ram_top1|LessThan0~21_cout )))

	.dataa(\ram_top1|counter [11]),
	.datab(\Decoder0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~21_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~23_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~23 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N4
cycloneive_lcell_comb \ram_top1|LessThan0~25 (
// Equation(s):
// \ram_top1|LessThan0~25_cout  = CARRY((\ram_top1|counter [12] & (\~GND~combout  & !\ram_top1|LessThan0~23_cout )) # (!\ram_top1|counter [12] & ((\~GND~combout ) # (!\ram_top1|LessThan0~23_cout ))))

	.dataa(\ram_top1|counter [12]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~23_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~25_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~25 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N6
cycloneive_lcell_comb \ram_top1|LessThan0~27 (
// Equation(s):
// \ram_top1|LessThan0~27_cout  = CARRY((\ram_top1|counter [13] & ((!\ram_top1|LessThan0~25_cout ) # (!\~GND~combout ))) # (!\ram_top1|counter [13] & (!\~GND~combout  & !\ram_top1|LessThan0~25_cout )))

	.dataa(\ram_top1|counter [13]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~25_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~27_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~27 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N8
cycloneive_lcell_comb \ram_top1|LessThan0~29 (
// Equation(s):
// \ram_top1|LessThan0~29_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~27_cout ) # (!\ram_top1|counter [14]))) # (!\~GND~combout  & (!\ram_top1|counter [14] & !\ram_top1|LessThan0~27_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~27_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~29_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~29 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N10
cycloneive_lcell_comb \ram_top1|LessThan0~31 (
// Equation(s):
// \ram_top1|LessThan0~31_cout  = CARRY((\Decoder2~0_combout  & (\ram_top1|counter [15] & !\ram_top1|LessThan0~29_cout )) # (!\Decoder2~0_combout  & ((\ram_top1|counter [15]) # (!\ram_top1|LessThan0~29_cout ))))

	.dataa(\Decoder2~0_combout ),
	.datab(\ram_top1|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~29_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~31_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~31 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N12
cycloneive_lcell_comb \ram_top1|LessThan0~33 (
// Equation(s):
// \ram_top1|LessThan0~33_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~31_cout ) # (!\ram_top1|counter [16]))) # (!\~GND~combout  & (!\ram_top1|counter [16] & !\ram_top1|LessThan0~31_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~31_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~33_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~33 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N14
cycloneive_lcell_comb \ram_top1|LessThan0~35 (
// Equation(s):
// \ram_top1|LessThan0~35_cout  = CARRY((\Decoder0~1_combout  & (\ram_top1|counter [17] & !\ram_top1|LessThan0~33_cout )) # (!\Decoder0~1_combout  & ((\ram_top1|counter [17]) # (!\ram_top1|LessThan0~33_cout ))))

	.dataa(\Decoder0~1_combout ),
	.datab(\ram_top1|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~33_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~35_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~35 .lut_mask = 16'h004D;
defparam \ram_top1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N16
cycloneive_lcell_comb \ram_top1|LessThan0~37 (
// Equation(s):
// \ram_top1|LessThan0~37_cout  = CARRY((\~GND~combout  & ((!\ram_top1|LessThan0~35_cout ) # (!\ram_top1|counter [18]))) # (!\~GND~combout  & (!\ram_top1|counter [18] & !\ram_top1|LessThan0~35_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top1|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top1|LessThan0~35_cout ),
	.combout(),
	.cout(\ram_top1|LessThan0~37_cout ));
// synopsys translate_off
defparam \ram_top1|LessThan0~37 .lut_mask = 16'h002B;
defparam \ram_top1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y20_N18
cycloneive_lcell_comb \ram_top1|LessThan0~38 (
// Equation(s):
// \ram_top1|LessThan0~38_combout  = (\Decoder0~2_combout  & ((\ram_top1|LessThan0~37_cout ) # (!\ram_top1|counter [19]))) # (!\Decoder0~2_combout  & (\ram_top1|LessThan0~37_cout  & !\ram_top1|counter [19]))

	.dataa(\Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|counter [19]),
	.cin(\ram_top1|LessThan0~37_cout ),
	.combout(\ram_top1|LessThan0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|LessThan0~38 .lut_mask = 16'hA0FA;
defparam \ram_top1|LessThan0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N16
cycloneive_lcell_comb \ram_top1|Mux6~0 (
// Equation(s):
// \ram_top1|Mux6~0_combout  = (\ram_top1|state [0] & ((\ram_top1|counter_2 [5]) # ((!\ram_top1|state [1])))) # (!\ram_top1|state [0] & (((\SW[1]~input_o  & \ram_top1|state [1]))))

	.dataa(\ram_top1|state [0]),
	.datab(\ram_top1|counter_2 [5]),
	.datac(\SW[1]~input_o ),
	.datad(\ram_top1|state [1]),
	.cin(gnd),
	.combout(\ram_top1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Mux6~0 .lut_mask = 16'hD8AA;
defparam \ram_top1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N24
cycloneive_lcell_comb \ram_top1|Mux6~1 (
// Equation(s):
// \ram_top1|Mux6~1_combout  = (\pll1|freq_ready~q  & ((\ram_top1|state [1] $ (\ram_top1|Mux6~0_combout )))) # (!\pll1|freq_ready~q  & ((\ram_top1|LessThan0~38_combout ) # ((\ram_top1|state [1]) # (\ram_top1|Mux6~0_combout ))))

	.dataa(\ram_top1|LessThan0~38_combout ),
	.datab(\pll1|freq_ready~q ),
	.datac(\ram_top1|state [1]),
	.datad(\ram_top1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Mux6~1 .lut_mask = 16'h3FF2;
defparam \ram_top1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N25
dffeas \ram_top1|state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|state[1] .is_wysiwyg = "true";
defparam \ram_top1|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y17_N20
cycloneive_lcell_comb \ram_top1|Decoder0~0 (
// Equation(s):
// \ram_top1|Decoder0~0_combout  = (!\ram_top1|state [1] & \ram_top1|state [0])

	.dataa(\ram_top1|state [1]),
	.datab(gnd),
	.datac(\ram_top1|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|Decoder0~0 .lut_mask = 16'h5050;
defparam \ram_top1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y17_N21
dffeas \ram_top1|next_frequency~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|next_frequency~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|next_frequency~reg0 .is_wysiwyg = "true";
defparam \ram_top1|next_frequency~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N8
cycloneive_lcell_comb \ram_top3|counter_2[0]~6 (
// Equation(s):
// \ram_top3|counter_2[0]~6_combout  = \ram_top3|counter_2 [0] $ (VCC)
// \ram_top3|counter_2[0]~7  = CARRY(\ram_top3|counter_2 [0])

	.dataa(gnd),
	.datab(\ram_top3|counter_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top3|counter_2[0]~6_combout ),
	.cout(\ram_top3|counter_2[0]~7 ));
// synopsys translate_off
defparam \ram_top3|counter_2[0]~6 .lut_mask = 16'h33CC;
defparam \ram_top3|counter_2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N20
cycloneive_lcell_comb \ram_top3|counter_2[5]~18 (
// Equation(s):
// \ram_top3|counter_2[5]~18_combout  = (!\ram_top3|state [1]) # (!\pll1|freq_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top3|state [1]),
	.cin(gnd),
	.combout(\ram_top3|counter_2[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|counter_2[5]~18 .lut_mask = 16'h0FFF;
defparam \ram_top3|counter_2[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N26
cycloneive_lcell_comb \ram_top3|counter_2[5]~19 (
// Equation(s):
// \ram_top3|counter_2[5]~19_combout  = (\SW[0]~input_o ) # ((\pll1|freq_ready~q  & !\ram_top3|state [0]))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top3|state [0]),
	.cin(gnd),
	.combout(\ram_top3|counter_2[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|counter_2[5]~19 .lut_mask = 16'hAAFA;
defparam \ram_top3|counter_2[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N24
cycloneive_lcell_comb \ram_top3|counter_2[5]~20 (
// Equation(s):
// \ram_top3|counter_2[5]~20_combout  = (!\ram_top3|counter_2[5]~19_combout  & ((\ram_top3|state [1] & ((\ram_top3|state [0]))) # (!\ram_top3|state [1] & (\ram_top3|LessThan0~38_combout  & !\ram_top3|state [0]))))

	.dataa(\ram_top3|state [1]),
	.datab(\ram_top3|LessThan0~38_combout ),
	.datac(\ram_top3|counter_2[5]~19_combout ),
	.datad(\ram_top3|state [0]),
	.cin(gnd),
	.combout(\ram_top3|counter_2[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|counter_2[5]~20 .lut_mask = 16'h0A04;
defparam \ram_top3|counter_2[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y15_N9
dffeas \ram_top3|counter_2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter_2[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top3|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter_2[0] .is_wysiwyg = "true";
defparam \ram_top3|counter_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N10
cycloneive_lcell_comb \ram_top3|counter_2[1]~8 (
// Equation(s):
// \ram_top3|counter_2[1]~8_combout  = (\ram_top3|counter_2 [1] & (!\ram_top3|counter_2[0]~7 )) # (!\ram_top3|counter_2 [1] & ((\ram_top3|counter_2[0]~7 ) # (GND)))
// \ram_top3|counter_2[1]~9  = CARRY((!\ram_top3|counter_2[0]~7 ) # (!\ram_top3|counter_2 [1]))

	.dataa(\ram_top3|counter_2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter_2[0]~7 ),
	.combout(\ram_top3|counter_2[1]~8_combout ),
	.cout(\ram_top3|counter_2[1]~9 ));
// synopsys translate_off
defparam \ram_top3|counter_2[1]~8 .lut_mask = 16'h5A5F;
defparam \ram_top3|counter_2[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y15_N11
dffeas \ram_top3|counter_2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter_2[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top3|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter_2[1] .is_wysiwyg = "true";
defparam \ram_top3|counter_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N12
cycloneive_lcell_comb \ram_top3|counter_2[2]~10 (
// Equation(s):
// \ram_top3|counter_2[2]~10_combout  = (\ram_top3|counter_2 [2] & (\ram_top3|counter_2[1]~9  $ (GND))) # (!\ram_top3|counter_2 [2] & (!\ram_top3|counter_2[1]~9  & VCC))
// \ram_top3|counter_2[2]~11  = CARRY((\ram_top3|counter_2 [2] & !\ram_top3|counter_2[1]~9 ))

	.dataa(\ram_top3|counter_2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter_2[1]~9 ),
	.combout(\ram_top3|counter_2[2]~10_combout ),
	.cout(\ram_top3|counter_2[2]~11 ));
// synopsys translate_off
defparam \ram_top3|counter_2[2]~10 .lut_mask = 16'hA50A;
defparam \ram_top3|counter_2[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y15_N13
dffeas \ram_top3|counter_2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter_2[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top3|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter_2[2] .is_wysiwyg = "true";
defparam \ram_top3|counter_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N14
cycloneive_lcell_comb \ram_top3|counter_2[3]~12 (
// Equation(s):
// \ram_top3|counter_2[3]~12_combout  = (\ram_top3|counter_2 [3] & (!\ram_top3|counter_2[2]~11 )) # (!\ram_top3|counter_2 [3] & ((\ram_top3|counter_2[2]~11 ) # (GND)))
// \ram_top3|counter_2[3]~13  = CARRY((!\ram_top3|counter_2[2]~11 ) # (!\ram_top3|counter_2 [3]))

	.dataa(gnd),
	.datab(\ram_top3|counter_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter_2[2]~11 ),
	.combout(\ram_top3|counter_2[3]~12_combout ),
	.cout(\ram_top3|counter_2[3]~13 ));
// synopsys translate_off
defparam \ram_top3|counter_2[3]~12 .lut_mask = 16'h3C3F;
defparam \ram_top3|counter_2[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y15_N15
dffeas \ram_top3|counter_2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter_2[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top3|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter_2[3] .is_wysiwyg = "true";
defparam \ram_top3|counter_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N16
cycloneive_lcell_comb \ram_top3|counter_2[4]~14 (
// Equation(s):
// \ram_top3|counter_2[4]~14_combout  = (\ram_top3|counter_2 [4] & (\ram_top3|counter_2[3]~13  $ (GND))) # (!\ram_top3|counter_2 [4] & (!\ram_top3|counter_2[3]~13  & VCC))
// \ram_top3|counter_2[4]~15  = CARRY((\ram_top3|counter_2 [4] & !\ram_top3|counter_2[3]~13 ))

	.dataa(gnd),
	.datab(\ram_top3|counter_2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter_2[3]~13 ),
	.combout(\ram_top3|counter_2[4]~14_combout ),
	.cout(\ram_top3|counter_2[4]~15 ));
// synopsys translate_off
defparam \ram_top3|counter_2[4]~14 .lut_mask = 16'hC30C;
defparam \ram_top3|counter_2[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y15_N17
dffeas \ram_top3|counter_2[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter_2[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top3|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter_2[4] .is_wysiwyg = "true";
defparam \ram_top3|counter_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N18
cycloneive_lcell_comb \ram_top3|counter_2[5]~16 (
// Equation(s):
// \ram_top3|counter_2[5]~16_combout  = \ram_top3|counter_2[4]~15  $ (\ram_top3|counter_2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|counter_2 [5]),
	.cin(\ram_top3|counter_2[4]~15 ),
	.combout(\ram_top3|counter_2[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|counter_2[5]~16 .lut_mask = 16'h0FF0;
defparam \ram_top3|counter_2[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y15_N19
dffeas \ram_top3|counter_2[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter_2[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top3|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter_2[5] .is_wysiwyg = "true";
defparam \ram_top3|counter_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N4
cycloneive_lcell_comb \ram_top3|Mux7~0 (
// Equation(s):
// \ram_top3|Mux7~0_combout  = (\pll1|freq_ready~q  & ((\ram_top3|state [1] & ((\ram_top3|counter_2 [5]))) # (!\ram_top3|state [1] & (\ram_top3|LessThan0~38_combout ))))

	.dataa(\ram_top3|state [1]),
	.datab(\pll1|freq_ready~q ),
	.datac(\ram_top3|LessThan0~38_combout ),
	.datad(\ram_top3|counter_2 [5]),
	.cin(gnd),
	.combout(\ram_top3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|Mux7~0 .lut_mask = 16'hC840;
defparam \ram_top3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N12
cycloneive_lcell_comb \ram_top3|Mux7~1 (
// Equation(s):
// \ram_top3|Mux7~1_combout  = (!\ram_top3|Mux7~0_combout  & (\ram_top3|state [1] $ (!\ram_top3|state [0])))

	.dataa(gnd),
	.datab(\ram_top3|state [1]),
	.datac(\ram_top3|state [0]),
	.datad(\ram_top3|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ram_top3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|Mux7~1 .lut_mask = 16'h00C3;
defparam \ram_top3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y14_N13
dffeas \ram_top3|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|state[0] .is_wysiwyg = "true";
defparam \ram_top3|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N22
cycloneive_lcell_comb \ram_top3|Decoder0~1 (
// Equation(s):
// \ram_top3|Decoder0~1_combout  = (\ram_top3|state [1] & \ram_top3|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|state [1]),
	.datad(\ram_top3|state [0]),
	.cin(gnd),
	.combout(\ram_top3|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|Decoder0~1 .lut_mask = 16'hF000;
defparam \ram_top3|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y14_N23
dffeas \ram_top3|pause_counter (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|pause_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|pause_counter .is_wysiwyg = "true";
defparam \ram_top3|pause_counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N12
cycloneive_lcell_comb \ram_top3|counter[0]~20 (
// Equation(s):
// \ram_top3|counter[0]~20_combout  = (\ram_top3|counter [0] & (\ram_top3|pause_counter~q  $ (GND))) # (!\ram_top3|counter [0] & (!\ram_top3|pause_counter~q  & VCC))
// \ram_top3|counter[0]~21  = CARRY((\ram_top3|counter [0] & !\ram_top3|pause_counter~q ))

	.dataa(\ram_top3|counter [0]),
	.datab(\ram_top3|pause_counter~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top3|counter[0]~20_combout ),
	.cout(\ram_top3|counter[0]~21 ));
// synopsys translate_off
defparam \ram_top3|counter[0]~20 .lut_mask = 16'h9922;
defparam \ram_top3|counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N22
cycloneive_lcell_comb \ram_top3|Mux8~0 (
// Equation(s):
// \ram_top3|Mux8~0_combout  = (\ram_top3|state [1] & ((\ram_top3|counter_reset~q ) # (!\ram_top3|state [0]))) # (!\ram_top3|state [1] & ((\ram_top3|state [0])))

	.dataa(gnd),
	.datab(\ram_top3|state [1]),
	.datac(\ram_top3|counter_reset~q ),
	.datad(\ram_top3|state [0]),
	.cin(gnd),
	.combout(\ram_top3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|Mux8~0 .lut_mask = 16'hF3CC;
defparam \ram_top3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y13_N23
dffeas \ram_top3|counter_reset (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter_reset .is_wysiwyg = "true";
defparam \ram_top3|counter_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N13
dffeas \ram_top3|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[0] .is_wysiwyg = "true";
defparam \ram_top3|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N14
cycloneive_lcell_comb \ram_top3|counter[1]~22 (
// Equation(s):
// \ram_top3|counter[1]~22_combout  = (\ram_top3|counter [1] & (!\ram_top3|counter[0]~21 )) # (!\ram_top3|counter [1] & ((\ram_top3|counter[0]~21 ) # (GND)))
// \ram_top3|counter[1]~23  = CARRY((!\ram_top3|counter[0]~21 ) # (!\ram_top3|counter [1]))

	.dataa(gnd),
	.datab(\ram_top3|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[0]~21 ),
	.combout(\ram_top3|counter[1]~22_combout ),
	.cout(\ram_top3|counter[1]~23 ));
// synopsys translate_off
defparam \ram_top3|counter[1]~22 .lut_mask = 16'h3C3F;
defparam \ram_top3|counter[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N15
dffeas \ram_top3|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[1] .is_wysiwyg = "true";
defparam \ram_top3|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N16
cycloneive_lcell_comb \ram_top3|counter[2]~24 (
// Equation(s):
// \ram_top3|counter[2]~24_combout  = (\ram_top3|counter [2] & (\ram_top3|counter[1]~23  $ (GND))) # (!\ram_top3|counter [2] & (!\ram_top3|counter[1]~23  & VCC))
// \ram_top3|counter[2]~25  = CARRY((\ram_top3|counter [2] & !\ram_top3|counter[1]~23 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[1]~23 ),
	.combout(\ram_top3|counter[2]~24_combout ),
	.cout(\ram_top3|counter[2]~25 ));
// synopsys translate_off
defparam \ram_top3|counter[2]~24 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N17
dffeas \ram_top3|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[2] .is_wysiwyg = "true";
defparam \ram_top3|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N18
cycloneive_lcell_comb \ram_top3|counter[3]~26 (
// Equation(s):
// \ram_top3|counter[3]~26_combout  = (\ram_top3|counter [3] & (!\ram_top3|counter[2]~25 )) # (!\ram_top3|counter [3] & ((\ram_top3|counter[2]~25 ) # (GND)))
// \ram_top3|counter[3]~27  = CARRY((!\ram_top3|counter[2]~25 ) # (!\ram_top3|counter [3]))

	.dataa(gnd),
	.datab(\ram_top3|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[2]~25 ),
	.combout(\ram_top3|counter[3]~26_combout ),
	.cout(\ram_top3|counter[3]~27 ));
// synopsys translate_off
defparam \ram_top3|counter[3]~26 .lut_mask = 16'h3C3F;
defparam \ram_top3|counter[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N19
dffeas \ram_top3|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[3] .is_wysiwyg = "true";
defparam \ram_top3|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N20
cycloneive_lcell_comb \ram_top3|counter[4]~28 (
// Equation(s):
// \ram_top3|counter[4]~28_combout  = (\ram_top3|counter [4] & (\ram_top3|counter[3]~27  $ (GND))) # (!\ram_top3|counter [4] & (!\ram_top3|counter[3]~27  & VCC))
// \ram_top3|counter[4]~29  = CARRY((\ram_top3|counter [4] & !\ram_top3|counter[3]~27 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[3]~27 ),
	.combout(\ram_top3|counter[4]~28_combout ),
	.cout(\ram_top3|counter[4]~29 ));
// synopsys translate_off
defparam \ram_top3|counter[4]~28 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N21
dffeas \ram_top3|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[4] .is_wysiwyg = "true";
defparam \ram_top3|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N22
cycloneive_lcell_comb \ram_top3|counter[5]~30 (
// Equation(s):
// \ram_top3|counter[5]~30_combout  = (\ram_top3|counter [5] & (!\ram_top3|counter[4]~29 )) # (!\ram_top3|counter [5] & ((\ram_top3|counter[4]~29 ) # (GND)))
// \ram_top3|counter[5]~31  = CARRY((!\ram_top3|counter[4]~29 ) # (!\ram_top3|counter [5]))

	.dataa(\ram_top3|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[4]~29 ),
	.combout(\ram_top3|counter[5]~30_combout ),
	.cout(\ram_top3|counter[5]~31 ));
// synopsys translate_off
defparam \ram_top3|counter[5]~30 .lut_mask = 16'h5A5F;
defparam \ram_top3|counter[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N23
dffeas \ram_top3|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[5] .is_wysiwyg = "true";
defparam \ram_top3|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N24
cycloneive_lcell_comb \ram_top3|counter[6]~32 (
// Equation(s):
// \ram_top3|counter[6]~32_combout  = (\ram_top3|counter [6] & (\ram_top3|counter[5]~31  $ (GND))) # (!\ram_top3|counter [6] & (!\ram_top3|counter[5]~31  & VCC))
// \ram_top3|counter[6]~33  = CARRY((\ram_top3|counter [6] & !\ram_top3|counter[5]~31 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[5]~31 ),
	.combout(\ram_top3|counter[6]~32_combout ),
	.cout(\ram_top3|counter[6]~33 ));
// synopsys translate_off
defparam \ram_top3|counter[6]~32 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N25
dffeas \ram_top3|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[6] .is_wysiwyg = "true";
defparam \ram_top3|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N26
cycloneive_lcell_comb \ram_top3|counter[7]~34 (
// Equation(s):
// \ram_top3|counter[7]~34_combout  = (\ram_top3|counter [7] & (!\ram_top3|counter[6]~33 )) # (!\ram_top3|counter [7] & ((\ram_top3|counter[6]~33 ) # (GND)))
// \ram_top3|counter[7]~35  = CARRY((!\ram_top3|counter[6]~33 ) # (!\ram_top3|counter [7]))

	.dataa(\ram_top3|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[6]~33 ),
	.combout(\ram_top3|counter[7]~34_combout ),
	.cout(\ram_top3|counter[7]~35 ));
// synopsys translate_off
defparam \ram_top3|counter[7]~34 .lut_mask = 16'h5A5F;
defparam \ram_top3|counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N27
dffeas \ram_top3|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[7] .is_wysiwyg = "true";
defparam \ram_top3|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N28
cycloneive_lcell_comb \ram_top3|counter[8]~36 (
// Equation(s):
// \ram_top3|counter[8]~36_combout  = (\ram_top3|counter [8] & (\ram_top3|counter[7]~35  $ (GND))) # (!\ram_top3|counter [8] & (!\ram_top3|counter[7]~35  & VCC))
// \ram_top3|counter[8]~37  = CARRY((\ram_top3|counter [8] & !\ram_top3|counter[7]~35 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[7]~35 ),
	.combout(\ram_top3|counter[8]~36_combout ),
	.cout(\ram_top3|counter[8]~37 ));
// synopsys translate_off
defparam \ram_top3|counter[8]~36 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N29
dffeas \ram_top3|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[8] .is_wysiwyg = "true";
defparam \ram_top3|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y14_N30
cycloneive_lcell_comb \ram_top3|counter[9]~38 (
// Equation(s):
// \ram_top3|counter[9]~38_combout  = (\ram_top3|counter [9] & (!\ram_top3|counter[8]~37 )) # (!\ram_top3|counter [9] & ((\ram_top3|counter[8]~37 ) # (GND)))
// \ram_top3|counter[9]~39  = CARRY((!\ram_top3|counter[8]~37 ) # (!\ram_top3|counter [9]))

	.dataa(\ram_top3|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[8]~37 ),
	.combout(\ram_top3|counter[9]~38_combout ),
	.cout(\ram_top3|counter[9]~39 ));
// synopsys translate_off
defparam \ram_top3|counter[9]~38 .lut_mask = 16'h5A5F;
defparam \ram_top3|counter[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y14_N31
dffeas \ram_top3|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[9] .is_wysiwyg = "true";
defparam \ram_top3|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N0
cycloneive_lcell_comb \ram_top3|counter[10]~40 (
// Equation(s):
// \ram_top3|counter[10]~40_combout  = (\ram_top3|counter [10] & (\ram_top3|counter[9]~39  $ (GND))) # (!\ram_top3|counter [10] & (!\ram_top3|counter[9]~39  & VCC))
// \ram_top3|counter[10]~41  = CARRY((\ram_top3|counter [10] & !\ram_top3|counter[9]~39 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[9]~39 ),
	.combout(\ram_top3|counter[10]~40_combout ),
	.cout(\ram_top3|counter[10]~41 ));
// synopsys translate_off
defparam \ram_top3|counter[10]~40 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N1
dffeas \ram_top3|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[10] .is_wysiwyg = "true";
defparam \ram_top3|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N2
cycloneive_lcell_comb \ram_top3|counter[11]~42 (
// Equation(s):
// \ram_top3|counter[11]~42_combout  = (\ram_top3|counter [11] & (!\ram_top3|counter[10]~41 )) # (!\ram_top3|counter [11] & ((\ram_top3|counter[10]~41 ) # (GND)))
// \ram_top3|counter[11]~43  = CARRY((!\ram_top3|counter[10]~41 ) # (!\ram_top3|counter [11]))

	.dataa(gnd),
	.datab(\ram_top3|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[10]~41 ),
	.combout(\ram_top3|counter[11]~42_combout ),
	.cout(\ram_top3|counter[11]~43 ));
// synopsys translate_off
defparam \ram_top3|counter[11]~42 .lut_mask = 16'h3C3F;
defparam \ram_top3|counter[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N3
dffeas \ram_top3|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[11] .is_wysiwyg = "true";
defparam \ram_top3|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N4
cycloneive_lcell_comb \ram_top3|counter[12]~44 (
// Equation(s):
// \ram_top3|counter[12]~44_combout  = (\ram_top3|counter [12] & (\ram_top3|counter[11]~43  $ (GND))) # (!\ram_top3|counter [12] & (!\ram_top3|counter[11]~43  & VCC))
// \ram_top3|counter[12]~45  = CARRY((\ram_top3|counter [12] & !\ram_top3|counter[11]~43 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[11]~43 ),
	.combout(\ram_top3|counter[12]~44_combout ),
	.cout(\ram_top3|counter[12]~45 ));
// synopsys translate_off
defparam \ram_top3|counter[12]~44 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N5
dffeas \ram_top3|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[12] .is_wysiwyg = "true";
defparam \ram_top3|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N6
cycloneive_lcell_comb \ram_top3|counter[13]~46 (
// Equation(s):
// \ram_top3|counter[13]~46_combout  = (\ram_top3|counter [13] & (!\ram_top3|counter[12]~45 )) # (!\ram_top3|counter [13] & ((\ram_top3|counter[12]~45 ) # (GND)))
// \ram_top3|counter[13]~47  = CARRY((!\ram_top3|counter[12]~45 ) # (!\ram_top3|counter [13]))

	.dataa(\ram_top3|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[12]~45 ),
	.combout(\ram_top3|counter[13]~46_combout ),
	.cout(\ram_top3|counter[13]~47 ));
// synopsys translate_off
defparam \ram_top3|counter[13]~46 .lut_mask = 16'h5A5F;
defparam \ram_top3|counter[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N7
dffeas \ram_top3|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[13] .is_wysiwyg = "true";
defparam \ram_top3|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N8
cycloneive_lcell_comb \ram_top3|counter[14]~48 (
// Equation(s):
// \ram_top3|counter[14]~48_combout  = (\ram_top3|counter [14] & (\ram_top3|counter[13]~47  $ (GND))) # (!\ram_top3|counter [14] & (!\ram_top3|counter[13]~47  & VCC))
// \ram_top3|counter[14]~49  = CARRY((\ram_top3|counter [14] & !\ram_top3|counter[13]~47 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[13]~47 ),
	.combout(\ram_top3|counter[14]~48_combout ),
	.cout(\ram_top3|counter[14]~49 ));
// synopsys translate_off
defparam \ram_top3|counter[14]~48 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N9
dffeas \ram_top3|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[14] .is_wysiwyg = "true";
defparam \ram_top3|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N10
cycloneive_lcell_comb \ram_top3|counter[15]~50 (
// Equation(s):
// \ram_top3|counter[15]~50_combout  = (\ram_top3|counter [15] & (!\ram_top3|counter[14]~49 )) # (!\ram_top3|counter [15] & ((\ram_top3|counter[14]~49 ) # (GND)))
// \ram_top3|counter[15]~51  = CARRY((!\ram_top3|counter[14]~49 ) # (!\ram_top3|counter [15]))

	.dataa(\ram_top3|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[14]~49 ),
	.combout(\ram_top3|counter[15]~50_combout ),
	.cout(\ram_top3|counter[15]~51 ));
// synopsys translate_off
defparam \ram_top3|counter[15]~50 .lut_mask = 16'h5A5F;
defparam \ram_top3|counter[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N11
dffeas \ram_top3|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[15] .is_wysiwyg = "true";
defparam \ram_top3|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N12
cycloneive_lcell_comb \ram_top3|counter[16]~52 (
// Equation(s):
// \ram_top3|counter[16]~52_combout  = (\ram_top3|counter [16] & (\ram_top3|counter[15]~51  $ (GND))) # (!\ram_top3|counter [16] & (!\ram_top3|counter[15]~51  & VCC))
// \ram_top3|counter[16]~53  = CARRY((\ram_top3|counter [16] & !\ram_top3|counter[15]~51 ))

	.dataa(\ram_top3|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[15]~51 ),
	.combout(\ram_top3|counter[16]~52_combout ),
	.cout(\ram_top3|counter[16]~53 ));
// synopsys translate_off
defparam \ram_top3|counter[16]~52 .lut_mask = 16'hA50A;
defparam \ram_top3|counter[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N13
dffeas \ram_top3|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[16] .is_wysiwyg = "true";
defparam \ram_top3|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N14
cycloneive_lcell_comb \ram_top3|counter[17]~54 (
// Equation(s):
// \ram_top3|counter[17]~54_combout  = (\ram_top3|counter [17] & (!\ram_top3|counter[16]~53 )) # (!\ram_top3|counter [17] & ((\ram_top3|counter[16]~53 ) # (GND)))
// \ram_top3|counter[17]~55  = CARRY((!\ram_top3|counter[16]~53 ) # (!\ram_top3|counter [17]))

	.dataa(gnd),
	.datab(\ram_top3|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[16]~53 ),
	.combout(\ram_top3|counter[17]~54_combout ),
	.cout(\ram_top3|counter[17]~55 ));
// synopsys translate_off
defparam \ram_top3|counter[17]~54 .lut_mask = 16'h3C3F;
defparam \ram_top3|counter[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N15
dffeas \ram_top3|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[17] .is_wysiwyg = "true";
defparam \ram_top3|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N16
cycloneive_lcell_comb \ram_top3|counter[18]~56 (
// Equation(s):
// \ram_top3|counter[18]~56_combout  = (\ram_top3|counter [18] & (\ram_top3|counter[17]~55  $ (GND))) # (!\ram_top3|counter [18] & (!\ram_top3|counter[17]~55  & VCC))
// \ram_top3|counter[18]~57  = CARRY((\ram_top3|counter [18] & !\ram_top3|counter[17]~55 ))

	.dataa(gnd),
	.datab(\ram_top3|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|counter[17]~55 ),
	.combout(\ram_top3|counter[18]~56_combout ),
	.cout(\ram_top3|counter[18]~57 ));
// synopsys translate_off
defparam \ram_top3|counter[18]~56 .lut_mask = 16'hC30C;
defparam \ram_top3|counter[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N17
dffeas \ram_top3|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[18] .is_wysiwyg = "true";
defparam \ram_top3|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N18
cycloneive_lcell_comb \ram_top3|counter[19]~58 (
// Equation(s):
// \ram_top3|counter[19]~58_combout  = \ram_top3|counter[18]~57  $ (\ram_top3|counter [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|counter [19]),
	.cin(\ram_top3|counter[18]~57 ),
	.combout(\ram_top3|counter[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|counter[19]~58 .lut_mask = 16'h0FF0;
defparam \ram_top3|counter[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y13_N19
dffeas \ram_top3|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|counter[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top3|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|counter[19] .is_wysiwyg = "true";
defparam \ram_top3|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N12
cycloneive_lcell_comb \ram_top3|LessThan0~1 (
// Equation(s):
// \ram_top3|LessThan0~1_cout  = CARRY((\~GND~combout  & !\ram_top3|counter [0]))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ram_top3|LessThan0~1_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~1 .lut_mask = 16'h0022;
defparam \ram_top3|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N14
cycloneive_lcell_comb \ram_top3|LessThan0~3 (
// Equation(s):
// \ram_top3|LessThan0~3_cout  = CARRY((\~GND~combout  & (\ram_top3|counter [1] & !\ram_top3|LessThan0~1_cout )) # (!\~GND~combout  & ((\ram_top3|counter [1]) # (!\ram_top3|LessThan0~1_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~1_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~3_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~3 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N16
cycloneive_lcell_comb \ram_top3|LessThan0~5 (
// Equation(s):
// \ram_top3|LessThan0~5_cout  = CARRY((\~GND~combout  & ((!\ram_top3|LessThan0~3_cout ) # (!\ram_top3|counter [2]))) # (!\~GND~combout  & (!\ram_top3|counter [2] & !\ram_top3|LessThan0~3_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~3_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~5_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~5 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N18
cycloneive_lcell_comb \ram_top3|LessThan0~7 (
// Equation(s):
// \ram_top3|LessThan0~7_cout  = CARRY((\~GND~combout  & (\ram_top3|counter [3] & !\ram_top3|LessThan0~5_cout )) # (!\~GND~combout  & ((\ram_top3|counter [3]) # (!\ram_top3|LessThan0~5_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~5_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~7_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~7 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N20
cycloneive_lcell_comb \ram_top3|LessThan0~9 (
// Equation(s):
// \ram_top3|LessThan0~9_cout  = CARRY((\ram_top3|counter [4] & (\~GND~combout  & !\ram_top3|LessThan0~7_cout )) # (!\ram_top3|counter [4] & ((\~GND~combout ) # (!\ram_top3|LessThan0~7_cout ))))

	.dataa(\ram_top3|counter [4]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~7_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~9_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~9 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N22
cycloneive_lcell_comb \ram_top3|LessThan0~11 (
// Equation(s):
// \ram_top3|LessThan0~11_cout  = CARRY((\~GND~combout  & (\ram_top3|counter [5] & !\ram_top3|LessThan0~9_cout )) # (!\~GND~combout  & ((\ram_top3|counter [5]) # (!\ram_top3|LessThan0~9_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~9_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~11_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~11 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N24
cycloneive_lcell_comb \ram_top3|LessThan0~13 (
// Equation(s):
// \ram_top3|LessThan0~13_cout  = CARRY((\~GND~combout  & ((!\ram_top3|LessThan0~11_cout ) # (!\ram_top3|counter [6]))) # (!\~GND~combout  & (!\ram_top3|counter [6] & !\ram_top3|LessThan0~11_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~11_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~13_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~13 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N26
cycloneive_lcell_comb \ram_top3|LessThan0~15 (
// Equation(s):
// \ram_top3|LessThan0~15_cout  = CARRY((\~GND~combout  & (\ram_top3|counter [7] & !\ram_top3|LessThan0~13_cout )) # (!\~GND~combout  & ((\ram_top3|counter [7]) # (!\ram_top3|LessThan0~13_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~13_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~15_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~15 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N28
cycloneive_lcell_comb \ram_top3|LessThan0~17 (
// Equation(s):
// \ram_top3|LessThan0~17_cout  = CARRY((\~GND~combout  & ((!\ram_top3|LessThan0~15_cout ) # (!\ram_top3|counter [8]))) # (!\~GND~combout  & (!\ram_top3|counter [8] & !\ram_top3|LessThan0~15_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~15_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~17_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~17 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N30
cycloneive_lcell_comb \ram_top3|LessThan0~19 (
// Equation(s):
// \ram_top3|LessThan0~19_cout  = CARRY((\ram_top3|counter [9] & ((!\ram_top3|LessThan0~17_cout ) # (!\~GND~combout ))) # (!\ram_top3|counter [9] & (!\~GND~combout  & !\ram_top3|LessThan0~17_cout )))

	.dataa(\ram_top3|counter [9]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~17_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~19_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~19 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N0
cycloneive_lcell_comb \ram_top3|LessThan0~21 (
// Equation(s):
// \ram_top3|LessThan0~21_cout  = CARRY((\~GND~combout  & ((!\ram_top3|LessThan0~19_cout ) # (!\ram_top3|counter [10]))) # (!\~GND~combout  & (!\ram_top3|counter [10] & !\ram_top3|LessThan0~19_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~19_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~21_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~21 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N2
cycloneive_lcell_comb \ram_top3|LessThan0~23 (
// Equation(s):
// \ram_top3|LessThan0~23_cout  = CARRY((\ram_top3|counter [11] & ((!\ram_top3|LessThan0~21_cout ) # (!\Decoder0~0_combout ))) # (!\ram_top3|counter [11] & (!\Decoder0~0_combout  & !\ram_top3|LessThan0~21_cout )))

	.dataa(\ram_top3|counter [11]),
	.datab(\Decoder0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~21_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~23_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~23 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N4
cycloneive_lcell_comb \ram_top3|LessThan0~25 (
// Equation(s):
// \ram_top3|LessThan0~25_cout  = CARRY((\ram_top3|counter [12] & (\~GND~combout  & !\ram_top3|LessThan0~23_cout )) # (!\ram_top3|counter [12] & ((\~GND~combout ) # (!\ram_top3|LessThan0~23_cout ))))

	.dataa(\ram_top3|counter [12]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~23_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~25_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~25 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N6
cycloneive_lcell_comb \ram_top3|LessThan0~27 (
// Equation(s):
// \ram_top3|LessThan0~27_cout  = CARRY((\ram_top3|counter [13] & ((!\ram_top3|LessThan0~25_cout ) # (!\~GND~combout ))) # (!\ram_top3|counter [13] & (!\~GND~combout  & !\ram_top3|LessThan0~25_cout )))

	.dataa(\ram_top3|counter [13]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~25_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~27_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~27 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N8
cycloneive_lcell_comb \ram_top3|LessThan0~29 (
// Equation(s):
// \ram_top3|LessThan0~29_cout  = CARRY((\~GND~combout  & ((!\ram_top3|LessThan0~27_cout ) # (!\ram_top3|counter [14]))) # (!\~GND~combout  & (!\ram_top3|counter [14] & !\ram_top3|LessThan0~27_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~27_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~29_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~29 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N10
cycloneive_lcell_comb \ram_top3|LessThan0~31 (
// Equation(s):
// \ram_top3|LessThan0~31_cout  = CARRY((\Decoder2~0_combout  & (\ram_top3|counter [15] & !\ram_top3|LessThan0~29_cout )) # (!\Decoder2~0_combout  & ((\ram_top3|counter [15]) # (!\ram_top3|LessThan0~29_cout ))))

	.dataa(\Decoder2~0_combout ),
	.datab(\ram_top3|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~29_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~31_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~31 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N12
cycloneive_lcell_comb \ram_top3|LessThan0~33 (
// Equation(s):
// \ram_top3|LessThan0~33_cout  = CARRY((\~GND~combout  & ((!\ram_top3|LessThan0~31_cout ) # (!\ram_top3|counter [16]))) # (!\~GND~combout  & (!\ram_top3|counter [16] & !\ram_top3|LessThan0~31_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~31_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~33_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~33 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N14
cycloneive_lcell_comb \ram_top3|LessThan0~35 (
// Equation(s):
// \ram_top3|LessThan0~35_cout  = CARRY((\Decoder0~1_combout  & (\ram_top3|counter [17] & !\ram_top3|LessThan0~33_cout )) # (!\Decoder0~1_combout  & ((\ram_top3|counter [17]) # (!\ram_top3|LessThan0~33_cout ))))

	.dataa(\Decoder0~1_combout ),
	.datab(\ram_top3|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~33_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~35_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~35 .lut_mask = 16'h004D;
defparam \ram_top3|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N16
cycloneive_lcell_comb \ram_top3|LessThan0~37 (
// Equation(s):
// \ram_top3|LessThan0~37_cout  = CARRY((\~GND~combout  & ((!\ram_top3|LessThan0~35_cout ) # (!\ram_top3|counter [18]))) # (!\~GND~combout  & (!\ram_top3|counter [18] & !\ram_top3|LessThan0~35_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top3|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top3|LessThan0~35_cout ),
	.combout(),
	.cout(\ram_top3|LessThan0~37_cout ));
// synopsys translate_off
defparam \ram_top3|LessThan0~37 .lut_mask = 16'h002B;
defparam \ram_top3|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N18
cycloneive_lcell_comb \ram_top3|LessThan0~38 (
// Equation(s):
// \ram_top3|LessThan0~38_combout  = (\Decoder0~2_combout  & ((\ram_top3|LessThan0~37_cout ) # (!\ram_top3|counter [19]))) # (!\Decoder0~2_combout  & (\ram_top3|LessThan0~37_cout  & !\ram_top3|counter [19]))

	.dataa(\Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|counter [19]),
	.cin(\ram_top3|LessThan0~37_cout ),
	.combout(\ram_top3|LessThan0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|LessThan0~38 .lut_mask = 16'hA0FA;
defparam \ram_top3|LessThan0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y15_N22
cycloneive_lcell_comb \ram_top3|Mux6~0 (
// Equation(s):
// \ram_top3|Mux6~0_combout  = (\ram_top3|state [1] & ((\ram_top3|state [0] & (\ram_top3|counter_2 [5])) # (!\ram_top3|state [0] & ((\SW[1]~input_o ))))) # (!\ram_top3|state [1] & (((\ram_top3|state [0]))))

	.dataa(\ram_top3|state [1]),
	.datab(\ram_top3|counter_2 [5]),
	.datac(\SW[1]~input_o ),
	.datad(\ram_top3|state [0]),
	.cin(gnd),
	.combout(\ram_top3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|Mux6~0 .lut_mask = 16'hDDA0;
defparam \ram_top3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N28
cycloneive_lcell_comb \ram_top3|Mux6~1 (
// Equation(s):
// \ram_top3|Mux6~1_combout  = (\pll1|freq_ready~q  & ((\ram_top3|state [1] $ (\ram_top3|Mux6~0_combout )))) # (!\pll1|freq_ready~q  & ((\ram_top3|LessThan0~38_combout ) # ((\ram_top3|state [1]) # (\ram_top3|Mux6~0_combout ))))

	.dataa(\pll1|freq_ready~q ),
	.datab(\ram_top3|LessThan0~38_combout ),
	.datac(\ram_top3|state [1]),
	.datad(\ram_top3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ram_top3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|Mux6~1 .lut_mask = 16'h5FF4;
defparam \ram_top3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y13_N29
dffeas \ram_top3|state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|state[1] .is_wysiwyg = "true";
defparam \ram_top3|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N20
cycloneive_lcell_comb \ram_top3|Decoder0~0 (
// Equation(s):
// \ram_top3|Decoder0~0_combout  = (!\ram_top3|state [1] & \ram_top3|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|state [1]),
	.datad(\ram_top3|state [0]),
	.cin(gnd),
	.combout(\ram_top3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|Decoder0~0 .lut_mask = 16'h0F00;
defparam \ram_top3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y14_N21
dffeas \ram_top3|next_frequency~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|next_frequency~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|next_frequency~reg0 .is_wysiwyg = "true";
defparam \ram_top3|next_frequency~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N30
cycloneive_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o ) # (\ram_top3|next_frequency~reg0_q )))) # (!\SW[17]~input_o  & (\ram_top1|next_frequency~reg0_q  & (!\SW[16]~input_o )))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|next_frequency~reg0_q ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top3|next_frequency~reg0_q ),
	.cin(gnd),
	.combout(\Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~0 .lut_mask = 16'hAEA4;
defparam \Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N0
cycloneive_lcell_comb \ram_top4|counter_2[0]~6 (
// Equation(s):
// \ram_top4|counter_2[0]~6_combout  = \ram_top4|counter_2 [0] $ (VCC)
// \ram_top4|counter_2[0]~7  = CARRY(\ram_top4|counter_2 [0])

	.dataa(gnd),
	.datab(\ram_top4|counter_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top4|counter_2[0]~6_combout ),
	.cout(\ram_top4|counter_2[0]~7 ));
// synopsys translate_off
defparam \ram_top4|counter_2[0]~6 .lut_mask = 16'h33CC;
defparam \ram_top4|counter_2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N24
cycloneive_lcell_comb \ram_top4|counter_2[5]~18 (
// Equation(s):
// \ram_top4|counter_2[5]~18_combout  = (!\ram_top4|state [1]) # (!\pll1|freq_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top4|state [1]),
	.cin(gnd),
	.combout(\ram_top4|counter_2[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|counter_2[5]~18 .lut_mask = 16'h0FFF;
defparam \ram_top4|counter_2[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N4
cycloneive_lcell_comb \ram_top4|Mux7~0 (
// Equation(s):
// \ram_top4|Mux7~0_combout  = (\pll1|freq_ready~q  & ((\ram_top4|state [1] & (\ram_top4|counter_2 [5])) # (!\ram_top4|state [1] & ((\ram_top4|LessThan0~38_combout )))))

	.dataa(\ram_top4|counter_2 [5]),
	.datab(\ram_top4|state [1]),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top4|LessThan0~38_combout ),
	.cin(gnd),
	.combout(\ram_top4|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|Mux7~0 .lut_mask = 16'hB080;
defparam \ram_top4|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y16_N8
cycloneive_lcell_comb \ram_top4|Mux7~1 (
// Equation(s):
// \ram_top4|Mux7~1_combout  = (!\ram_top4|Mux7~0_combout  & (\ram_top4|state [1] $ (!\ram_top4|state [0])))

	.dataa(gnd),
	.datab(\ram_top4|state [1]),
	.datac(\ram_top4|state [0]),
	.datad(\ram_top4|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ram_top4|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|Mux7~1 .lut_mask = 16'h00C3;
defparam \ram_top4|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y16_N9
dffeas \ram_top4|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|state[0] .is_wysiwyg = "true";
defparam \ram_top4|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y16_N26
cycloneive_lcell_comb \ram_top4|Decoder0~1 (
// Equation(s):
// \ram_top4|Decoder0~1_combout  = (\ram_top4|state [1] & \ram_top4|state [0])

	.dataa(gnd),
	.datab(\ram_top4|state [1]),
	.datac(\ram_top4|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|Decoder0~1 .lut_mask = 16'hC0C0;
defparam \ram_top4|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y16_N27
dffeas \ram_top4|pause_counter (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|pause_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|pause_counter .is_wysiwyg = "true";
defparam \ram_top4|pause_counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N12
cycloneive_lcell_comb \ram_top4|counter[0]~20 (
// Equation(s):
// \ram_top4|counter[0]~20_combout  = (\ram_top4|counter [0] & (\ram_top4|pause_counter~q  $ (GND))) # (!\ram_top4|counter [0] & (!\ram_top4|pause_counter~q  & VCC))
// \ram_top4|counter[0]~21  = CARRY((\ram_top4|counter [0] & !\ram_top4|pause_counter~q ))

	.dataa(\ram_top4|counter [0]),
	.datab(\ram_top4|pause_counter~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top4|counter[0]~20_combout ),
	.cout(\ram_top4|counter[0]~21 ));
// synopsys translate_off
defparam \ram_top4|counter[0]~20 .lut_mask = 16'h9922;
defparam \ram_top4|counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N14
cycloneive_lcell_comb \ram_top4|Mux8~0 (
// Equation(s):
// \ram_top4|Mux8~0_combout  = (\ram_top4|state [0] & ((\ram_top4|counter_reset~q ) # (!\ram_top4|state [1]))) # (!\ram_top4|state [0] & ((\ram_top4|state [1])))

	.dataa(\ram_top4|state [0]),
	.datab(gnd),
	.datac(\ram_top4|counter_reset~q ),
	.datad(\ram_top4|state [1]),
	.cin(gnd),
	.combout(\ram_top4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|Mux8~0 .lut_mask = 16'hF5AA;
defparam \ram_top4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N15
dffeas \ram_top4|counter_reset (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter_reset .is_wysiwyg = "true";
defparam \ram_top4|counter_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y19_N13
dffeas \ram_top4|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[0] .is_wysiwyg = "true";
defparam \ram_top4|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N14
cycloneive_lcell_comb \ram_top4|counter[1]~22 (
// Equation(s):
// \ram_top4|counter[1]~22_combout  = (\ram_top4|counter [1] & (!\ram_top4|counter[0]~21 )) # (!\ram_top4|counter [1] & ((\ram_top4|counter[0]~21 ) # (GND)))
// \ram_top4|counter[1]~23  = CARRY((!\ram_top4|counter[0]~21 ) # (!\ram_top4|counter [1]))

	.dataa(gnd),
	.datab(\ram_top4|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[0]~21 ),
	.combout(\ram_top4|counter[1]~22_combout ),
	.cout(\ram_top4|counter[1]~23 ));
// synopsys translate_off
defparam \ram_top4|counter[1]~22 .lut_mask = 16'h3C3F;
defparam \ram_top4|counter[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N15
dffeas \ram_top4|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[1] .is_wysiwyg = "true";
defparam \ram_top4|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N16
cycloneive_lcell_comb \ram_top4|counter[2]~24 (
// Equation(s):
// \ram_top4|counter[2]~24_combout  = (\ram_top4|counter [2] & (\ram_top4|counter[1]~23  $ (GND))) # (!\ram_top4|counter [2] & (!\ram_top4|counter[1]~23  & VCC))
// \ram_top4|counter[2]~25  = CARRY((\ram_top4|counter [2] & !\ram_top4|counter[1]~23 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[1]~23 ),
	.combout(\ram_top4|counter[2]~24_combout ),
	.cout(\ram_top4|counter[2]~25 ));
// synopsys translate_off
defparam \ram_top4|counter[2]~24 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N17
dffeas \ram_top4|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[2] .is_wysiwyg = "true";
defparam \ram_top4|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N18
cycloneive_lcell_comb \ram_top4|counter[3]~26 (
// Equation(s):
// \ram_top4|counter[3]~26_combout  = (\ram_top4|counter [3] & (!\ram_top4|counter[2]~25 )) # (!\ram_top4|counter [3] & ((\ram_top4|counter[2]~25 ) # (GND)))
// \ram_top4|counter[3]~27  = CARRY((!\ram_top4|counter[2]~25 ) # (!\ram_top4|counter [3]))

	.dataa(gnd),
	.datab(\ram_top4|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[2]~25 ),
	.combout(\ram_top4|counter[3]~26_combout ),
	.cout(\ram_top4|counter[3]~27 ));
// synopsys translate_off
defparam \ram_top4|counter[3]~26 .lut_mask = 16'h3C3F;
defparam \ram_top4|counter[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N19
dffeas \ram_top4|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[3] .is_wysiwyg = "true";
defparam \ram_top4|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N20
cycloneive_lcell_comb \ram_top4|counter[4]~28 (
// Equation(s):
// \ram_top4|counter[4]~28_combout  = (\ram_top4|counter [4] & (\ram_top4|counter[3]~27  $ (GND))) # (!\ram_top4|counter [4] & (!\ram_top4|counter[3]~27  & VCC))
// \ram_top4|counter[4]~29  = CARRY((\ram_top4|counter [4] & !\ram_top4|counter[3]~27 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[3]~27 ),
	.combout(\ram_top4|counter[4]~28_combout ),
	.cout(\ram_top4|counter[4]~29 ));
// synopsys translate_off
defparam \ram_top4|counter[4]~28 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N21
dffeas \ram_top4|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[4] .is_wysiwyg = "true";
defparam \ram_top4|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N22
cycloneive_lcell_comb \ram_top4|counter[5]~30 (
// Equation(s):
// \ram_top4|counter[5]~30_combout  = (\ram_top4|counter [5] & (!\ram_top4|counter[4]~29 )) # (!\ram_top4|counter [5] & ((\ram_top4|counter[4]~29 ) # (GND)))
// \ram_top4|counter[5]~31  = CARRY((!\ram_top4|counter[4]~29 ) # (!\ram_top4|counter [5]))

	.dataa(\ram_top4|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[4]~29 ),
	.combout(\ram_top4|counter[5]~30_combout ),
	.cout(\ram_top4|counter[5]~31 ));
// synopsys translate_off
defparam \ram_top4|counter[5]~30 .lut_mask = 16'h5A5F;
defparam \ram_top4|counter[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N23
dffeas \ram_top4|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[5] .is_wysiwyg = "true";
defparam \ram_top4|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N24
cycloneive_lcell_comb \ram_top4|counter[6]~32 (
// Equation(s):
// \ram_top4|counter[6]~32_combout  = (\ram_top4|counter [6] & (\ram_top4|counter[5]~31  $ (GND))) # (!\ram_top4|counter [6] & (!\ram_top4|counter[5]~31  & VCC))
// \ram_top4|counter[6]~33  = CARRY((\ram_top4|counter [6] & !\ram_top4|counter[5]~31 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[5]~31 ),
	.combout(\ram_top4|counter[6]~32_combout ),
	.cout(\ram_top4|counter[6]~33 ));
// synopsys translate_off
defparam \ram_top4|counter[6]~32 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N25
dffeas \ram_top4|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[6] .is_wysiwyg = "true";
defparam \ram_top4|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N26
cycloneive_lcell_comb \ram_top4|counter[7]~34 (
// Equation(s):
// \ram_top4|counter[7]~34_combout  = (\ram_top4|counter [7] & (!\ram_top4|counter[6]~33 )) # (!\ram_top4|counter [7] & ((\ram_top4|counter[6]~33 ) # (GND)))
// \ram_top4|counter[7]~35  = CARRY((!\ram_top4|counter[6]~33 ) # (!\ram_top4|counter [7]))

	.dataa(\ram_top4|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[6]~33 ),
	.combout(\ram_top4|counter[7]~34_combout ),
	.cout(\ram_top4|counter[7]~35 ));
// synopsys translate_off
defparam \ram_top4|counter[7]~34 .lut_mask = 16'h5A5F;
defparam \ram_top4|counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N27
dffeas \ram_top4|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[7] .is_wysiwyg = "true";
defparam \ram_top4|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N28
cycloneive_lcell_comb \ram_top4|counter[8]~36 (
// Equation(s):
// \ram_top4|counter[8]~36_combout  = (\ram_top4|counter [8] & (\ram_top4|counter[7]~35  $ (GND))) # (!\ram_top4|counter [8] & (!\ram_top4|counter[7]~35  & VCC))
// \ram_top4|counter[8]~37  = CARRY((\ram_top4|counter [8] & !\ram_top4|counter[7]~35 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[7]~35 ),
	.combout(\ram_top4|counter[8]~36_combout ),
	.cout(\ram_top4|counter[8]~37 ));
// synopsys translate_off
defparam \ram_top4|counter[8]~36 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N29
dffeas \ram_top4|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[8] .is_wysiwyg = "true";
defparam \ram_top4|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y19_N30
cycloneive_lcell_comb \ram_top4|counter[9]~38 (
// Equation(s):
// \ram_top4|counter[9]~38_combout  = (\ram_top4|counter [9] & (!\ram_top4|counter[8]~37 )) # (!\ram_top4|counter [9] & ((\ram_top4|counter[8]~37 ) # (GND)))
// \ram_top4|counter[9]~39  = CARRY((!\ram_top4|counter[8]~37 ) # (!\ram_top4|counter [9]))

	.dataa(\ram_top4|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[8]~37 ),
	.combout(\ram_top4|counter[9]~38_combout ),
	.cout(\ram_top4|counter[9]~39 ));
// synopsys translate_off
defparam \ram_top4|counter[9]~38 .lut_mask = 16'h5A5F;
defparam \ram_top4|counter[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y19_N31
dffeas \ram_top4|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[9] .is_wysiwyg = "true";
defparam \ram_top4|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N0
cycloneive_lcell_comb \ram_top4|counter[10]~40 (
// Equation(s):
// \ram_top4|counter[10]~40_combout  = (\ram_top4|counter [10] & (\ram_top4|counter[9]~39  $ (GND))) # (!\ram_top4|counter [10] & (!\ram_top4|counter[9]~39  & VCC))
// \ram_top4|counter[10]~41  = CARRY((\ram_top4|counter [10] & !\ram_top4|counter[9]~39 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[9]~39 ),
	.combout(\ram_top4|counter[10]~40_combout ),
	.cout(\ram_top4|counter[10]~41 ));
// synopsys translate_off
defparam \ram_top4|counter[10]~40 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N1
dffeas \ram_top4|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[10] .is_wysiwyg = "true";
defparam \ram_top4|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N2
cycloneive_lcell_comb \ram_top4|counter[11]~42 (
// Equation(s):
// \ram_top4|counter[11]~42_combout  = (\ram_top4|counter [11] & (!\ram_top4|counter[10]~41 )) # (!\ram_top4|counter [11] & ((\ram_top4|counter[10]~41 ) # (GND)))
// \ram_top4|counter[11]~43  = CARRY((!\ram_top4|counter[10]~41 ) # (!\ram_top4|counter [11]))

	.dataa(gnd),
	.datab(\ram_top4|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[10]~41 ),
	.combout(\ram_top4|counter[11]~42_combout ),
	.cout(\ram_top4|counter[11]~43 ));
// synopsys translate_off
defparam \ram_top4|counter[11]~42 .lut_mask = 16'h3C3F;
defparam \ram_top4|counter[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N3
dffeas \ram_top4|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[11] .is_wysiwyg = "true";
defparam \ram_top4|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N4
cycloneive_lcell_comb \ram_top4|counter[12]~44 (
// Equation(s):
// \ram_top4|counter[12]~44_combout  = (\ram_top4|counter [12] & (\ram_top4|counter[11]~43  $ (GND))) # (!\ram_top4|counter [12] & (!\ram_top4|counter[11]~43  & VCC))
// \ram_top4|counter[12]~45  = CARRY((\ram_top4|counter [12] & !\ram_top4|counter[11]~43 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[11]~43 ),
	.combout(\ram_top4|counter[12]~44_combout ),
	.cout(\ram_top4|counter[12]~45 ));
// synopsys translate_off
defparam \ram_top4|counter[12]~44 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N5
dffeas \ram_top4|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[12] .is_wysiwyg = "true";
defparam \ram_top4|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N6
cycloneive_lcell_comb \ram_top4|counter[13]~46 (
// Equation(s):
// \ram_top4|counter[13]~46_combout  = (\ram_top4|counter [13] & (!\ram_top4|counter[12]~45 )) # (!\ram_top4|counter [13] & ((\ram_top4|counter[12]~45 ) # (GND)))
// \ram_top4|counter[13]~47  = CARRY((!\ram_top4|counter[12]~45 ) # (!\ram_top4|counter [13]))

	.dataa(\ram_top4|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[12]~45 ),
	.combout(\ram_top4|counter[13]~46_combout ),
	.cout(\ram_top4|counter[13]~47 ));
// synopsys translate_off
defparam \ram_top4|counter[13]~46 .lut_mask = 16'h5A5F;
defparam \ram_top4|counter[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N7
dffeas \ram_top4|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[13] .is_wysiwyg = "true";
defparam \ram_top4|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N8
cycloneive_lcell_comb \ram_top4|counter[14]~48 (
// Equation(s):
// \ram_top4|counter[14]~48_combout  = (\ram_top4|counter [14] & (\ram_top4|counter[13]~47  $ (GND))) # (!\ram_top4|counter [14] & (!\ram_top4|counter[13]~47  & VCC))
// \ram_top4|counter[14]~49  = CARRY((\ram_top4|counter [14] & !\ram_top4|counter[13]~47 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[13]~47 ),
	.combout(\ram_top4|counter[14]~48_combout ),
	.cout(\ram_top4|counter[14]~49 ));
// synopsys translate_off
defparam \ram_top4|counter[14]~48 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N9
dffeas \ram_top4|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[14] .is_wysiwyg = "true";
defparam \ram_top4|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N10
cycloneive_lcell_comb \ram_top4|counter[15]~50 (
// Equation(s):
// \ram_top4|counter[15]~50_combout  = (\ram_top4|counter [15] & (!\ram_top4|counter[14]~49 )) # (!\ram_top4|counter [15] & ((\ram_top4|counter[14]~49 ) # (GND)))
// \ram_top4|counter[15]~51  = CARRY((!\ram_top4|counter[14]~49 ) # (!\ram_top4|counter [15]))

	.dataa(\ram_top4|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[14]~49 ),
	.combout(\ram_top4|counter[15]~50_combout ),
	.cout(\ram_top4|counter[15]~51 ));
// synopsys translate_off
defparam \ram_top4|counter[15]~50 .lut_mask = 16'h5A5F;
defparam \ram_top4|counter[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N11
dffeas \ram_top4|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[15] .is_wysiwyg = "true";
defparam \ram_top4|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N12
cycloneive_lcell_comb \ram_top4|counter[16]~52 (
// Equation(s):
// \ram_top4|counter[16]~52_combout  = (\ram_top4|counter [16] & (\ram_top4|counter[15]~51  $ (GND))) # (!\ram_top4|counter [16] & (!\ram_top4|counter[15]~51  & VCC))
// \ram_top4|counter[16]~53  = CARRY((\ram_top4|counter [16] & !\ram_top4|counter[15]~51 ))

	.dataa(\ram_top4|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[15]~51 ),
	.combout(\ram_top4|counter[16]~52_combout ),
	.cout(\ram_top4|counter[16]~53 ));
// synopsys translate_off
defparam \ram_top4|counter[16]~52 .lut_mask = 16'hA50A;
defparam \ram_top4|counter[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N13
dffeas \ram_top4|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[16] .is_wysiwyg = "true";
defparam \ram_top4|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N14
cycloneive_lcell_comb \ram_top4|counter[17]~54 (
// Equation(s):
// \ram_top4|counter[17]~54_combout  = (\ram_top4|counter [17] & (!\ram_top4|counter[16]~53 )) # (!\ram_top4|counter [17] & ((\ram_top4|counter[16]~53 ) # (GND)))
// \ram_top4|counter[17]~55  = CARRY((!\ram_top4|counter[16]~53 ) # (!\ram_top4|counter [17]))

	.dataa(gnd),
	.datab(\ram_top4|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[16]~53 ),
	.combout(\ram_top4|counter[17]~54_combout ),
	.cout(\ram_top4|counter[17]~55 ));
// synopsys translate_off
defparam \ram_top4|counter[17]~54 .lut_mask = 16'h3C3F;
defparam \ram_top4|counter[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N15
dffeas \ram_top4|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[17] .is_wysiwyg = "true";
defparam \ram_top4|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N16
cycloneive_lcell_comb \ram_top4|counter[18]~56 (
// Equation(s):
// \ram_top4|counter[18]~56_combout  = (\ram_top4|counter [18] & (\ram_top4|counter[17]~55  $ (GND))) # (!\ram_top4|counter [18] & (!\ram_top4|counter[17]~55  & VCC))
// \ram_top4|counter[18]~57  = CARRY((\ram_top4|counter [18] & !\ram_top4|counter[17]~55 ))

	.dataa(gnd),
	.datab(\ram_top4|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter[17]~55 ),
	.combout(\ram_top4|counter[18]~56_combout ),
	.cout(\ram_top4|counter[18]~57 ));
// synopsys translate_off
defparam \ram_top4|counter[18]~56 .lut_mask = 16'hC30C;
defparam \ram_top4|counter[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N17
dffeas \ram_top4|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[18] .is_wysiwyg = "true";
defparam \ram_top4|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N18
cycloneive_lcell_comb \ram_top4|counter[19]~58 (
// Equation(s):
// \ram_top4|counter[19]~58_combout  = \ram_top4|counter[18]~57  $ (\ram_top4|counter [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|counter [19]),
	.cin(\ram_top4|counter[18]~57 ),
	.combout(\ram_top4|counter[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|counter[19]~58 .lut_mask = 16'h0FF0;
defparam \ram_top4|counter[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y18_N19
dffeas \ram_top4|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter[19] .is_wysiwyg = "true";
defparam \ram_top4|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N12
cycloneive_lcell_comb \ram_top4|LessThan0~1 (
// Equation(s):
// \ram_top4|LessThan0~1_cout  = CARRY((\~GND~combout  & !\ram_top4|counter [0]))

	.dataa(\~GND~combout ),
	.datab(\ram_top4|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ram_top4|LessThan0~1_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~1 .lut_mask = 16'h0022;
defparam \ram_top4|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N14
cycloneive_lcell_comb \ram_top4|LessThan0~3 (
// Equation(s):
// \ram_top4|LessThan0~3_cout  = CARRY((\~GND~combout  & (\ram_top4|counter [1] & !\ram_top4|LessThan0~1_cout )) # (!\~GND~combout  & ((\ram_top4|counter [1]) # (!\ram_top4|LessThan0~1_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top4|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~1_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~3_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~3 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N16
cycloneive_lcell_comb \ram_top4|LessThan0~5 (
// Equation(s):
// \ram_top4|LessThan0~5_cout  = CARRY((\~GND~combout  & ((!\ram_top4|LessThan0~3_cout ) # (!\ram_top4|counter [2]))) # (!\~GND~combout  & (!\ram_top4|counter [2] & !\ram_top4|LessThan0~3_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top4|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~3_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~5_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~5 .lut_mask = 16'h002B;
defparam \ram_top4|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N18
cycloneive_lcell_comb \ram_top4|LessThan0~7 (
// Equation(s):
// \ram_top4|LessThan0~7_cout  = CARRY((\~GND~combout  & (\ram_top4|counter [3] & !\ram_top4|LessThan0~5_cout )) # (!\~GND~combout  & ((\ram_top4|counter [3]) # (!\ram_top4|LessThan0~5_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top4|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~5_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~7_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~7 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N20
cycloneive_lcell_comb \ram_top4|LessThan0~9 (
// Equation(s):
// \ram_top4|LessThan0~9_cout  = CARRY((\ram_top4|counter [4] & (\~GND~combout  & !\ram_top4|LessThan0~7_cout )) # (!\ram_top4|counter [4] & ((\~GND~combout ) # (!\ram_top4|LessThan0~7_cout ))))

	.dataa(\ram_top4|counter [4]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~7_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~9_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~9 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N22
cycloneive_lcell_comb \ram_top4|LessThan0~11 (
// Equation(s):
// \ram_top4|LessThan0~11_cout  = CARRY((\~GND~combout  & (\ram_top4|counter [5] & !\ram_top4|LessThan0~9_cout )) # (!\~GND~combout  & ((\ram_top4|counter [5]) # (!\ram_top4|LessThan0~9_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top4|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~9_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~11_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~11 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N24
cycloneive_lcell_comb \ram_top4|LessThan0~13 (
// Equation(s):
// \ram_top4|LessThan0~13_cout  = CARRY((\~GND~combout  & ((!\ram_top4|LessThan0~11_cout ) # (!\ram_top4|counter [6]))) # (!\~GND~combout  & (!\ram_top4|counter [6] & !\ram_top4|LessThan0~11_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top4|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~11_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~13_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~13 .lut_mask = 16'h002B;
defparam \ram_top4|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N26
cycloneive_lcell_comb \ram_top4|LessThan0~15 (
// Equation(s):
// \ram_top4|LessThan0~15_cout  = CARRY((\ram_top4|counter [7] & ((!\ram_top4|LessThan0~13_cout ) # (!\~GND~combout ))) # (!\ram_top4|counter [7] & (!\~GND~combout  & !\ram_top4|LessThan0~13_cout )))

	.dataa(\ram_top4|counter [7]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~13_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~15_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~15 .lut_mask = 16'h002B;
defparam \ram_top4|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N28
cycloneive_lcell_comb \ram_top4|LessThan0~17 (
// Equation(s):
// \ram_top4|LessThan0~17_cout  = CARRY((\~GND~combout  & ((!\ram_top4|LessThan0~15_cout ) # (!\ram_top4|counter [8]))) # (!\~GND~combout  & (!\ram_top4|counter [8] & !\ram_top4|LessThan0~15_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top4|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~15_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~17_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~17 .lut_mask = 16'h002B;
defparam \ram_top4|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y19_N30
cycloneive_lcell_comb \ram_top4|LessThan0~19 (
// Equation(s):
// \ram_top4|LessThan0~19_cout  = CARRY((\ram_top4|counter [9] & ((!\ram_top4|LessThan0~17_cout ) # (!\~GND~combout ))) # (!\ram_top4|counter [9] & (!\~GND~combout  & !\ram_top4|LessThan0~17_cout )))

	.dataa(\ram_top4|counter [9]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~17_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~19_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~19 .lut_mask = 16'h002B;
defparam \ram_top4|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N0
cycloneive_lcell_comb \ram_top4|LessThan0~21 (
// Equation(s):
// \ram_top4|LessThan0~21_cout  = CARRY((\ram_top4|counter [10] & (\~GND~combout  & !\ram_top4|LessThan0~19_cout )) # (!\ram_top4|counter [10] & ((\~GND~combout ) # (!\ram_top4|LessThan0~19_cout ))))

	.dataa(\ram_top4|counter [10]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~19_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~21_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~21 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N2
cycloneive_lcell_comb \ram_top4|LessThan0~23 (
// Equation(s):
// \ram_top4|LessThan0~23_cout  = CARRY((\ram_top4|counter [11] & ((!\ram_top4|LessThan0~21_cout ) # (!\Decoder0~0_combout ))) # (!\ram_top4|counter [11] & (!\Decoder0~0_combout  & !\ram_top4|LessThan0~21_cout )))

	.dataa(\ram_top4|counter [11]),
	.datab(\Decoder0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~21_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~23_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~23 .lut_mask = 16'h002B;
defparam \ram_top4|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N4
cycloneive_lcell_comb \ram_top4|LessThan0~25 (
// Equation(s):
// \ram_top4|LessThan0~25_cout  = CARRY((\ram_top4|counter [12] & (\~GND~combout  & !\ram_top4|LessThan0~23_cout )) # (!\ram_top4|counter [12] & ((\~GND~combout ) # (!\ram_top4|LessThan0~23_cout ))))

	.dataa(\ram_top4|counter [12]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~23_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~25_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~25 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N6
cycloneive_lcell_comb \ram_top4|LessThan0~27 (
// Equation(s):
// \ram_top4|LessThan0~27_cout  = CARRY((\ram_top4|counter [13] & ((!\ram_top4|LessThan0~25_cout ) # (!\~GND~combout ))) # (!\ram_top4|counter [13] & (!\~GND~combout  & !\ram_top4|LessThan0~25_cout )))

	.dataa(\ram_top4|counter [13]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~25_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~27_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~27 .lut_mask = 16'h002B;
defparam \ram_top4|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N8
cycloneive_lcell_comb \ram_top4|LessThan0~29 (
// Equation(s):
// \ram_top4|LessThan0~29_cout  = CARRY((\ram_top4|counter [14] & (\~GND~combout  & !\ram_top4|LessThan0~27_cout )) # (!\ram_top4|counter [14] & ((\~GND~combout ) # (!\ram_top4|LessThan0~27_cout ))))

	.dataa(\ram_top4|counter [14]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~27_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~29_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~29 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N10
cycloneive_lcell_comb \ram_top4|LessThan0~31 (
// Equation(s):
// \ram_top4|LessThan0~31_cout  = CARRY((\Decoder2~0_combout  & (\ram_top4|counter [15] & !\ram_top4|LessThan0~29_cout )) # (!\Decoder2~0_combout  & ((\ram_top4|counter [15]) # (!\ram_top4|LessThan0~29_cout ))))

	.dataa(\Decoder2~0_combout ),
	.datab(\ram_top4|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~29_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~31_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~31 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N12
cycloneive_lcell_comb \ram_top4|LessThan0~33 (
// Equation(s):
// \ram_top4|LessThan0~33_cout  = CARRY((\ram_top4|counter [16] & (\~GND~combout  & !\ram_top4|LessThan0~31_cout )) # (!\ram_top4|counter [16] & ((\~GND~combout ) # (!\ram_top4|LessThan0~31_cout ))))

	.dataa(\ram_top4|counter [16]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~31_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~33_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~33 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N14
cycloneive_lcell_comb \ram_top4|LessThan0~35 (
// Equation(s):
// \ram_top4|LessThan0~35_cout  = CARRY((\Decoder0~1_combout  & (\ram_top4|counter [17] & !\ram_top4|LessThan0~33_cout )) # (!\Decoder0~1_combout  & ((\ram_top4|counter [17]) # (!\ram_top4|LessThan0~33_cout ))))

	.dataa(\Decoder0~1_combout ),
	.datab(\ram_top4|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~33_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~35_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~35 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N16
cycloneive_lcell_comb \ram_top4|LessThan0~37 (
// Equation(s):
// \ram_top4|LessThan0~37_cout  = CARRY((\ram_top4|counter [18] & (\~GND~combout  & !\ram_top4|LessThan0~35_cout )) # (!\ram_top4|counter [18] & ((\~GND~combout ) # (!\ram_top4|LessThan0~35_cout ))))

	.dataa(\ram_top4|counter [18]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|LessThan0~35_cout ),
	.combout(),
	.cout(\ram_top4|LessThan0~37_cout ));
// synopsys translate_off
defparam \ram_top4|LessThan0~37 .lut_mask = 16'h004D;
defparam \ram_top4|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y18_N18
cycloneive_lcell_comb \ram_top4|LessThan0~38 (
// Equation(s):
// \ram_top4|LessThan0~38_combout  = (\Decoder0~2_combout  & ((\ram_top4|LessThan0~37_cout ) # (!\ram_top4|counter [19]))) # (!\Decoder0~2_combout  & (\ram_top4|LessThan0~37_cout  & !\ram_top4|counter [19]))

	.dataa(\Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|counter [19]),
	.cin(\ram_top4|LessThan0~37_cout ),
	.combout(\ram_top4|LessThan0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|LessThan0~38 .lut_mask = 16'hA0FA;
defparam \ram_top4|LessThan0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N30
cycloneive_lcell_comb \ram_top4|counter_2[5]~19 (
// Equation(s):
// \ram_top4|counter_2[5]~19_combout  = (\SW[0]~input_o ) # ((\pll1|freq_ready~q  & !\ram_top4|state [0]))

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top4|state [0]),
	.cin(gnd),
	.combout(\ram_top4|counter_2[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|counter_2[5]~19 .lut_mask = 16'hCCFC;
defparam \ram_top4|counter_2[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N16
cycloneive_lcell_comb \ram_top4|counter_2[5]~20 (
// Equation(s):
// \ram_top4|counter_2[5]~20_combout  = (!\ram_top4|counter_2[5]~19_combout  & ((\ram_top4|state [1] & ((\ram_top4|state [0]))) # (!\ram_top4|state [1] & (\ram_top4|LessThan0~38_combout  & !\ram_top4|state [0]))))

	.dataa(\ram_top4|LessThan0~38_combout ),
	.datab(\ram_top4|state [1]),
	.datac(\ram_top4|counter_2[5]~19_combout ),
	.datad(\ram_top4|state [0]),
	.cin(gnd),
	.combout(\ram_top4|counter_2[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|counter_2[5]~20 .lut_mask = 16'h0C02;
defparam \ram_top4|counter_2[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N1
dffeas \ram_top4|counter_2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter_2[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top4|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter_2[0] .is_wysiwyg = "true";
defparam \ram_top4|counter_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N2
cycloneive_lcell_comb \ram_top4|counter_2[1]~8 (
// Equation(s):
// \ram_top4|counter_2[1]~8_combout  = (\ram_top4|counter_2 [1] & (!\ram_top4|counter_2[0]~7 )) # (!\ram_top4|counter_2 [1] & ((\ram_top4|counter_2[0]~7 ) # (GND)))
// \ram_top4|counter_2[1]~9  = CARRY((!\ram_top4|counter_2[0]~7 ) # (!\ram_top4|counter_2 [1]))

	.dataa(gnd),
	.datab(\ram_top4|counter_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter_2[0]~7 ),
	.combout(\ram_top4|counter_2[1]~8_combout ),
	.cout(\ram_top4|counter_2[1]~9 ));
// synopsys translate_off
defparam \ram_top4|counter_2[1]~8 .lut_mask = 16'h3C3F;
defparam \ram_top4|counter_2[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y16_N3
dffeas \ram_top4|counter_2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter_2[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top4|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter_2[1] .is_wysiwyg = "true";
defparam \ram_top4|counter_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N4
cycloneive_lcell_comb \ram_top4|counter_2[2]~10 (
// Equation(s):
// \ram_top4|counter_2[2]~10_combout  = (\ram_top4|counter_2 [2] & (\ram_top4|counter_2[1]~9  $ (GND))) # (!\ram_top4|counter_2 [2] & (!\ram_top4|counter_2[1]~9  & VCC))
// \ram_top4|counter_2[2]~11  = CARRY((\ram_top4|counter_2 [2] & !\ram_top4|counter_2[1]~9 ))

	.dataa(gnd),
	.datab(\ram_top4|counter_2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter_2[1]~9 ),
	.combout(\ram_top4|counter_2[2]~10_combout ),
	.cout(\ram_top4|counter_2[2]~11 ));
// synopsys translate_off
defparam \ram_top4|counter_2[2]~10 .lut_mask = 16'hC30C;
defparam \ram_top4|counter_2[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y16_N5
dffeas \ram_top4|counter_2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter_2[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top4|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter_2[2] .is_wysiwyg = "true";
defparam \ram_top4|counter_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N6
cycloneive_lcell_comb \ram_top4|counter_2[3]~12 (
// Equation(s):
// \ram_top4|counter_2[3]~12_combout  = (\ram_top4|counter_2 [3] & (!\ram_top4|counter_2[2]~11 )) # (!\ram_top4|counter_2 [3] & ((\ram_top4|counter_2[2]~11 ) # (GND)))
// \ram_top4|counter_2[3]~13  = CARRY((!\ram_top4|counter_2[2]~11 ) # (!\ram_top4|counter_2 [3]))

	.dataa(\ram_top4|counter_2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter_2[2]~11 ),
	.combout(\ram_top4|counter_2[3]~12_combout ),
	.cout(\ram_top4|counter_2[3]~13 ));
// synopsys translate_off
defparam \ram_top4|counter_2[3]~12 .lut_mask = 16'h5A5F;
defparam \ram_top4|counter_2[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y16_N7
dffeas \ram_top4|counter_2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter_2[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top4|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter_2[3] .is_wysiwyg = "true";
defparam \ram_top4|counter_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N8
cycloneive_lcell_comb \ram_top4|counter_2[4]~14 (
// Equation(s):
// \ram_top4|counter_2[4]~14_combout  = (\ram_top4|counter_2 [4] & (\ram_top4|counter_2[3]~13  $ (GND))) # (!\ram_top4|counter_2 [4] & (!\ram_top4|counter_2[3]~13  & VCC))
// \ram_top4|counter_2[4]~15  = CARRY((\ram_top4|counter_2 [4] & !\ram_top4|counter_2[3]~13 ))

	.dataa(gnd),
	.datab(\ram_top4|counter_2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top4|counter_2[3]~13 ),
	.combout(\ram_top4|counter_2[4]~14_combout ),
	.cout(\ram_top4|counter_2[4]~15 ));
// synopsys translate_off
defparam \ram_top4|counter_2[4]~14 .lut_mask = 16'hC30C;
defparam \ram_top4|counter_2[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y16_N9
dffeas \ram_top4|counter_2[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter_2[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top4|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter_2[4] .is_wysiwyg = "true";
defparam \ram_top4|counter_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N10
cycloneive_lcell_comb \ram_top4|counter_2[5]~16 (
// Equation(s):
// \ram_top4|counter_2[5]~16_combout  = \ram_top4|counter_2[4]~15  $ (\ram_top4|counter_2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|counter_2 [5]),
	.cin(\ram_top4|counter_2[4]~15 ),
	.combout(\ram_top4|counter_2[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|counter_2[5]~16 .lut_mask = 16'h0FF0;
defparam \ram_top4|counter_2[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y16_N11
dffeas \ram_top4|counter_2[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|counter_2[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top4|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top4|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|counter_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|counter_2[5] .is_wysiwyg = "true";
defparam \ram_top4|counter_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N22
cycloneive_lcell_comb \ram_top4|Mux6~0 (
// Equation(s):
// \ram_top4|Mux6~0_combout  = (\ram_top4|state [1] & ((\ram_top4|state [0] & (\ram_top4|counter_2 [5])) # (!\ram_top4|state [0] & ((\SW[1]~input_o ))))) # (!\ram_top4|state [1] & (((\ram_top4|state [0]))))

	.dataa(\ram_top4|counter_2 [5]),
	.datab(\ram_top4|state [1]),
	.datac(\SW[1]~input_o ),
	.datad(\ram_top4|state [0]),
	.cin(gnd),
	.combout(\ram_top4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|Mux6~0 .lut_mask = 16'hBBC0;
defparam \ram_top4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N12
cycloneive_lcell_comb \ram_top4|Mux6~1 (
// Equation(s):
// \ram_top4|Mux6~1_combout  = (\ram_top4|Mux6~0_combout  & (((!\ram_top4|state [1])) # (!\pll1|freq_ready~q ))) # (!\ram_top4|Mux6~0_combout  & ((\ram_top4|state [1]) # ((!\pll1|freq_ready~q  & \ram_top4|LessThan0~38_combout ))))

	.dataa(\ram_top4|Mux6~0_combout ),
	.datab(\pll1|freq_ready~q ),
	.datac(\ram_top4|state [1]),
	.datad(\ram_top4|LessThan0~38_combout ),
	.cin(gnd),
	.combout(\ram_top4|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|Mux6~1 .lut_mask = 16'h7B7A;
defparam \ram_top4|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N13
dffeas \ram_top4|state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|state[1] .is_wysiwyg = "true";
defparam \ram_top4|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y16_N28
cycloneive_lcell_comb \ram_top4|Decoder0~0 (
// Equation(s):
// \ram_top4|Decoder0~0_combout  = (!\ram_top4|state [1] & \ram_top4|state [0])

	.dataa(gnd),
	.datab(\ram_top4|state [1]),
	.datac(\ram_top4|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|Decoder0~0 .lut_mask = 16'h3030;
defparam \ram_top4|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y16_N29
dffeas \ram_top4|next_frequency~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|next_frequency~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|next_frequency~reg0 .is_wysiwyg = "true";
defparam \ram_top4|next_frequency~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N18
cycloneive_lcell_comb \ram_top2|counter_2[0]~6 (
// Equation(s):
// \ram_top2|counter_2[0]~6_combout  = \ram_top2|counter_2 [0] $ (VCC)
// \ram_top2|counter_2[0]~7  = CARRY(\ram_top2|counter_2 [0])

	.dataa(gnd),
	.datab(\ram_top2|counter_2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top2|counter_2[0]~6_combout ),
	.cout(\ram_top2|counter_2[0]~7 ));
// synopsys translate_off
defparam \ram_top2|counter_2[0]~6 .lut_mask = 16'h33CC;
defparam \ram_top2|counter_2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N0
cycloneive_lcell_comb \ram_top2|counter_2[5]~18 (
// Equation(s):
// \ram_top2|counter_2[5]~18_combout  = (!\pll1|freq_ready~q ) # (!\ram_top2|state [1])

	.dataa(\ram_top2|state [1]),
	.datab(gnd),
	.datac(\pll1|freq_ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|counter_2[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|counter_2[5]~18 .lut_mask = 16'h5F5F;
defparam \ram_top2|counter_2[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N2
cycloneive_lcell_comb \ram_top2|counter_2[5]~19 (
// Equation(s):
// \ram_top2|counter_2[5]~19_combout  = (\SW[0]~input_o ) # ((\pll1|freq_ready~q  & !\ram_top2|state [0]))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top2|state [0]),
	.cin(gnd),
	.combout(\ram_top2|counter_2[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|counter_2[5]~19 .lut_mask = 16'hAAFA;
defparam \ram_top2|counter_2[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N24
cycloneive_lcell_comb \ram_top2|counter_2[5]~20 (
// Equation(s):
// \ram_top2|counter_2[5]~20_combout  = (!\ram_top2|counter_2[5]~19_combout  & ((\ram_top2|state [1] & ((\ram_top2|state [0]))) # (!\ram_top2|state [1] & (\ram_top2|LessThan0~38_combout  & !\ram_top2|state [0]))))

	.dataa(\ram_top2|LessThan0~38_combout ),
	.datab(\ram_top2|counter_2[5]~19_combout ),
	.datac(\ram_top2|state [1]),
	.datad(\ram_top2|state [0]),
	.cin(gnd),
	.combout(\ram_top2|counter_2[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|counter_2[5]~20 .lut_mask = 16'h3002;
defparam \ram_top2|counter_2[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y15_N19
dffeas \ram_top2|counter_2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter_2[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top2|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter_2[0] .is_wysiwyg = "true";
defparam \ram_top2|counter_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N20
cycloneive_lcell_comb \ram_top2|counter_2[1]~8 (
// Equation(s):
// \ram_top2|counter_2[1]~8_combout  = (\ram_top2|counter_2 [1] & (!\ram_top2|counter_2[0]~7 )) # (!\ram_top2|counter_2 [1] & ((\ram_top2|counter_2[0]~7 ) # (GND)))
// \ram_top2|counter_2[1]~9  = CARRY((!\ram_top2|counter_2[0]~7 ) # (!\ram_top2|counter_2 [1]))

	.dataa(gnd),
	.datab(\ram_top2|counter_2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter_2[0]~7 ),
	.combout(\ram_top2|counter_2[1]~8_combout ),
	.cout(\ram_top2|counter_2[1]~9 ));
// synopsys translate_off
defparam \ram_top2|counter_2[1]~8 .lut_mask = 16'h3C3F;
defparam \ram_top2|counter_2[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N21
dffeas \ram_top2|counter_2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter_2[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top2|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter_2[1] .is_wysiwyg = "true";
defparam \ram_top2|counter_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N22
cycloneive_lcell_comb \ram_top2|counter_2[2]~10 (
// Equation(s):
// \ram_top2|counter_2[2]~10_combout  = (\ram_top2|counter_2 [2] & (\ram_top2|counter_2[1]~9  $ (GND))) # (!\ram_top2|counter_2 [2] & (!\ram_top2|counter_2[1]~9  & VCC))
// \ram_top2|counter_2[2]~11  = CARRY((\ram_top2|counter_2 [2] & !\ram_top2|counter_2[1]~9 ))

	.dataa(\ram_top2|counter_2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter_2[1]~9 ),
	.combout(\ram_top2|counter_2[2]~10_combout ),
	.cout(\ram_top2|counter_2[2]~11 ));
// synopsys translate_off
defparam \ram_top2|counter_2[2]~10 .lut_mask = 16'hA50A;
defparam \ram_top2|counter_2[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N23
dffeas \ram_top2|counter_2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter_2[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top2|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter_2[2] .is_wysiwyg = "true";
defparam \ram_top2|counter_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N24
cycloneive_lcell_comb \ram_top2|counter_2[3]~12 (
// Equation(s):
// \ram_top2|counter_2[3]~12_combout  = (\ram_top2|counter_2 [3] & (!\ram_top2|counter_2[2]~11 )) # (!\ram_top2|counter_2 [3] & ((\ram_top2|counter_2[2]~11 ) # (GND)))
// \ram_top2|counter_2[3]~13  = CARRY((!\ram_top2|counter_2[2]~11 ) # (!\ram_top2|counter_2 [3]))

	.dataa(gnd),
	.datab(\ram_top2|counter_2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter_2[2]~11 ),
	.combout(\ram_top2|counter_2[3]~12_combout ),
	.cout(\ram_top2|counter_2[3]~13 ));
// synopsys translate_off
defparam \ram_top2|counter_2[3]~12 .lut_mask = 16'h3C3F;
defparam \ram_top2|counter_2[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N25
dffeas \ram_top2|counter_2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter_2[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top2|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter_2[3] .is_wysiwyg = "true";
defparam \ram_top2|counter_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N26
cycloneive_lcell_comb \ram_top2|counter_2[4]~14 (
// Equation(s):
// \ram_top2|counter_2[4]~14_combout  = (\ram_top2|counter_2 [4] & (\ram_top2|counter_2[3]~13  $ (GND))) # (!\ram_top2|counter_2 [4] & (!\ram_top2|counter_2[3]~13  & VCC))
// \ram_top2|counter_2[4]~15  = CARRY((\ram_top2|counter_2 [4] & !\ram_top2|counter_2[3]~13 ))

	.dataa(\ram_top2|counter_2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter_2[3]~13 ),
	.combout(\ram_top2|counter_2[4]~14_combout ),
	.cout(\ram_top2|counter_2[4]~15 ));
// synopsys translate_off
defparam \ram_top2|counter_2[4]~14 .lut_mask = 16'hA50A;
defparam \ram_top2|counter_2[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N27
dffeas \ram_top2|counter_2[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter_2[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top2|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter_2[4] .is_wysiwyg = "true";
defparam \ram_top2|counter_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N28
cycloneive_lcell_comb \ram_top2|counter_2[5]~16 (
// Equation(s):
// \ram_top2|counter_2[5]~16_combout  = \ram_top2|counter_2[4]~15  $ (\ram_top2|counter_2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|counter_2 [5]),
	.cin(\ram_top2|counter_2[4]~15 ),
	.combout(\ram_top2|counter_2[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|counter_2[5]~16 .lut_mask = 16'h0FF0;
defparam \ram_top2|counter_2[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y15_N29
dffeas \ram_top2|counter_2[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter_2[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_2[5]~18_combout ),
	.sload(gnd),
	.ena(\ram_top2|counter_2[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter_2[5] .is_wysiwyg = "true";
defparam \ram_top2|counter_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N16
cycloneive_lcell_comb \ram_top2|Mux7~0 (
// Equation(s):
// \ram_top2|Mux7~0_combout  = (\pll1|freq_ready~q  & ((\ram_top2|state [1] & (\ram_top2|counter_2 [5])) # (!\ram_top2|state [1] & ((\ram_top2|LessThan0~38_combout )))))

	.dataa(\ram_top2|state [1]),
	.datab(\ram_top2|counter_2 [5]),
	.datac(\ram_top2|LessThan0~38_combout ),
	.datad(\pll1|freq_ready~q ),
	.cin(gnd),
	.combout(\ram_top2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|Mux7~0 .lut_mask = 16'hD800;
defparam \ram_top2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N20
cycloneive_lcell_comb \ram_top2|Mux7~1 (
// Equation(s):
// \ram_top2|Mux7~1_combout  = (!\ram_top2|Mux7~0_combout  & (\ram_top2|state [1] $ (!\ram_top2|state [0])))

	.dataa(\ram_top2|state [1]),
	.datab(gnd),
	.datac(\ram_top2|state [0]),
	.datad(\ram_top2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ram_top2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|Mux7~1 .lut_mask = 16'h00A5;
defparam \ram_top2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N21
dffeas \ram_top2|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|state[0] .is_wysiwyg = "true";
defparam \ram_top2|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N30
cycloneive_lcell_comb \ram_top2|Decoder0~1 (
// Equation(s):
// \ram_top2|Decoder0~1_combout  = (\ram_top2|state [1] & \ram_top2|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|state [1]),
	.datad(\ram_top2|state [0]),
	.cin(gnd),
	.combout(\ram_top2|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|Decoder0~1 .lut_mask = 16'hF000;
defparam \ram_top2|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N31
dffeas \ram_top2|pause_counter (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|pause_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|pause_counter .is_wysiwyg = "true";
defparam \ram_top2|pause_counter .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N12
cycloneive_lcell_comb \ram_top2|counter[0]~20 (
// Equation(s):
// \ram_top2|counter[0]~20_combout  = (\ram_top2|counter [0] & (\ram_top2|pause_counter~q  $ (GND))) # (!\ram_top2|counter [0] & (!\ram_top2|pause_counter~q  & VCC))
// \ram_top2|counter[0]~21  = CARRY((\ram_top2|counter [0] & !\ram_top2|pause_counter~q ))

	.dataa(\ram_top2|counter [0]),
	.datab(\ram_top2|pause_counter~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram_top2|counter[0]~20_combout ),
	.cout(\ram_top2|counter[0]~21 ));
// synopsys translate_off
defparam \ram_top2|counter[0]~20 .lut_mask = 16'h9922;
defparam \ram_top2|counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N26
cycloneive_lcell_comb \ram_top2|Mux8~0 (
// Equation(s):
// \ram_top2|Mux8~0_combout  = (\ram_top2|state [1] & ((\ram_top2|counter_reset~q ) # (!\ram_top2|state [0]))) # (!\ram_top2|state [1] & ((\ram_top2|state [0])))

	.dataa(gnd),
	.datab(\ram_top2|state [1]),
	.datac(\ram_top2|counter_reset~q ),
	.datad(\ram_top2|state [0]),
	.cin(gnd),
	.combout(\ram_top2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|Mux8~0 .lut_mask = 16'hF3CC;
defparam \ram_top2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N27
dffeas \ram_top2|counter_reset (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter_reset .is_wysiwyg = "true";
defparam \ram_top2|counter_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N13
dffeas \ram_top2|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[0] .is_wysiwyg = "true";
defparam \ram_top2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N14
cycloneive_lcell_comb \ram_top2|counter[1]~22 (
// Equation(s):
// \ram_top2|counter[1]~22_combout  = (\ram_top2|counter [1] & (!\ram_top2|counter[0]~21 )) # (!\ram_top2|counter [1] & ((\ram_top2|counter[0]~21 ) # (GND)))
// \ram_top2|counter[1]~23  = CARRY((!\ram_top2|counter[0]~21 ) # (!\ram_top2|counter [1]))

	.dataa(gnd),
	.datab(\ram_top2|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[0]~21 ),
	.combout(\ram_top2|counter[1]~22_combout ),
	.cout(\ram_top2|counter[1]~23 ));
// synopsys translate_off
defparam \ram_top2|counter[1]~22 .lut_mask = 16'h3C3F;
defparam \ram_top2|counter[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N15
dffeas \ram_top2|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[1] .is_wysiwyg = "true";
defparam \ram_top2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N16
cycloneive_lcell_comb \ram_top2|counter[2]~24 (
// Equation(s):
// \ram_top2|counter[2]~24_combout  = (\ram_top2|counter [2] & (\ram_top2|counter[1]~23  $ (GND))) # (!\ram_top2|counter [2] & (!\ram_top2|counter[1]~23  & VCC))
// \ram_top2|counter[2]~25  = CARRY((\ram_top2|counter [2] & !\ram_top2|counter[1]~23 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[1]~23 ),
	.combout(\ram_top2|counter[2]~24_combout ),
	.cout(\ram_top2|counter[2]~25 ));
// synopsys translate_off
defparam \ram_top2|counter[2]~24 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N17
dffeas \ram_top2|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[2] .is_wysiwyg = "true";
defparam \ram_top2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N18
cycloneive_lcell_comb \ram_top2|counter[3]~26 (
// Equation(s):
// \ram_top2|counter[3]~26_combout  = (\ram_top2|counter [3] & (!\ram_top2|counter[2]~25 )) # (!\ram_top2|counter [3] & ((\ram_top2|counter[2]~25 ) # (GND)))
// \ram_top2|counter[3]~27  = CARRY((!\ram_top2|counter[2]~25 ) # (!\ram_top2|counter [3]))

	.dataa(gnd),
	.datab(\ram_top2|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[2]~25 ),
	.combout(\ram_top2|counter[3]~26_combout ),
	.cout(\ram_top2|counter[3]~27 ));
// synopsys translate_off
defparam \ram_top2|counter[3]~26 .lut_mask = 16'h3C3F;
defparam \ram_top2|counter[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N19
dffeas \ram_top2|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[3] .is_wysiwyg = "true";
defparam \ram_top2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N20
cycloneive_lcell_comb \ram_top2|counter[4]~28 (
// Equation(s):
// \ram_top2|counter[4]~28_combout  = (\ram_top2|counter [4] & (\ram_top2|counter[3]~27  $ (GND))) # (!\ram_top2|counter [4] & (!\ram_top2|counter[3]~27  & VCC))
// \ram_top2|counter[4]~29  = CARRY((\ram_top2|counter [4] & !\ram_top2|counter[3]~27 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[3]~27 ),
	.combout(\ram_top2|counter[4]~28_combout ),
	.cout(\ram_top2|counter[4]~29 ));
// synopsys translate_off
defparam \ram_top2|counter[4]~28 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N21
dffeas \ram_top2|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[4] .is_wysiwyg = "true";
defparam \ram_top2|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N22
cycloneive_lcell_comb \ram_top2|counter[5]~30 (
// Equation(s):
// \ram_top2|counter[5]~30_combout  = (\ram_top2|counter [5] & (!\ram_top2|counter[4]~29 )) # (!\ram_top2|counter [5] & ((\ram_top2|counter[4]~29 ) # (GND)))
// \ram_top2|counter[5]~31  = CARRY((!\ram_top2|counter[4]~29 ) # (!\ram_top2|counter [5]))

	.dataa(\ram_top2|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[4]~29 ),
	.combout(\ram_top2|counter[5]~30_combout ),
	.cout(\ram_top2|counter[5]~31 ));
// synopsys translate_off
defparam \ram_top2|counter[5]~30 .lut_mask = 16'h5A5F;
defparam \ram_top2|counter[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N23
dffeas \ram_top2|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[5] .is_wysiwyg = "true";
defparam \ram_top2|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N24
cycloneive_lcell_comb \ram_top2|counter[6]~32 (
// Equation(s):
// \ram_top2|counter[6]~32_combout  = (\ram_top2|counter [6] & (\ram_top2|counter[5]~31  $ (GND))) # (!\ram_top2|counter [6] & (!\ram_top2|counter[5]~31  & VCC))
// \ram_top2|counter[6]~33  = CARRY((\ram_top2|counter [6] & !\ram_top2|counter[5]~31 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[5]~31 ),
	.combout(\ram_top2|counter[6]~32_combout ),
	.cout(\ram_top2|counter[6]~33 ));
// synopsys translate_off
defparam \ram_top2|counter[6]~32 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N25
dffeas \ram_top2|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[6] .is_wysiwyg = "true";
defparam \ram_top2|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N26
cycloneive_lcell_comb \ram_top2|counter[7]~34 (
// Equation(s):
// \ram_top2|counter[7]~34_combout  = (\ram_top2|counter [7] & (!\ram_top2|counter[6]~33 )) # (!\ram_top2|counter [7] & ((\ram_top2|counter[6]~33 ) # (GND)))
// \ram_top2|counter[7]~35  = CARRY((!\ram_top2|counter[6]~33 ) # (!\ram_top2|counter [7]))

	.dataa(\ram_top2|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[6]~33 ),
	.combout(\ram_top2|counter[7]~34_combout ),
	.cout(\ram_top2|counter[7]~35 ));
// synopsys translate_off
defparam \ram_top2|counter[7]~34 .lut_mask = 16'h5A5F;
defparam \ram_top2|counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N27
dffeas \ram_top2|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[7] .is_wysiwyg = "true";
defparam \ram_top2|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N28
cycloneive_lcell_comb \ram_top2|counter[8]~36 (
// Equation(s):
// \ram_top2|counter[8]~36_combout  = (\ram_top2|counter [8] & (\ram_top2|counter[7]~35  $ (GND))) # (!\ram_top2|counter [8] & (!\ram_top2|counter[7]~35  & VCC))
// \ram_top2|counter[8]~37  = CARRY((\ram_top2|counter [8] & !\ram_top2|counter[7]~35 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[7]~35 ),
	.combout(\ram_top2|counter[8]~36_combout ),
	.cout(\ram_top2|counter[8]~37 ));
// synopsys translate_off
defparam \ram_top2|counter[8]~36 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N29
dffeas \ram_top2|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[8] .is_wysiwyg = "true";
defparam \ram_top2|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y12_N30
cycloneive_lcell_comb \ram_top2|counter[9]~38 (
// Equation(s):
// \ram_top2|counter[9]~38_combout  = (\ram_top2|counter [9] & (!\ram_top2|counter[8]~37 )) # (!\ram_top2|counter [9] & ((\ram_top2|counter[8]~37 ) # (GND)))
// \ram_top2|counter[9]~39  = CARRY((!\ram_top2|counter[8]~37 ) # (!\ram_top2|counter [9]))

	.dataa(\ram_top2|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[8]~37 ),
	.combout(\ram_top2|counter[9]~38_combout ),
	.cout(\ram_top2|counter[9]~39 ));
// synopsys translate_off
defparam \ram_top2|counter[9]~38 .lut_mask = 16'h5A5F;
defparam \ram_top2|counter[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y12_N31
dffeas \ram_top2|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[9] .is_wysiwyg = "true";
defparam \ram_top2|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N0
cycloneive_lcell_comb \ram_top2|counter[10]~40 (
// Equation(s):
// \ram_top2|counter[10]~40_combout  = (\ram_top2|counter [10] & (\ram_top2|counter[9]~39  $ (GND))) # (!\ram_top2|counter [10] & (!\ram_top2|counter[9]~39  & VCC))
// \ram_top2|counter[10]~41  = CARRY((\ram_top2|counter [10] & !\ram_top2|counter[9]~39 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[9]~39 ),
	.combout(\ram_top2|counter[10]~40_combout ),
	.cout(\ram_top2|counter[10]~41 ));
// synopsys translate_off
defparam \ram_top2|counter[10]~40 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N1
dffeas \ram_top2|counter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[10] .is_wysiwyg = "true";
defparam \ram_top2|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N2
cycloneive_lcell_comb \ram_top2|counter[11]~42 (
// Equation(s):
// \ram_top2|counter[11]~42_combout  = (\ram_top2|counter [11] & (!\ram_top2|counter[10]~41 )) # (!\ram_top2|counter [11] & ((\ram_top2|counter[10]~41 ) # (GND)))
// \ram_top2|counter[11]~43  = CARRY((!\ram_top2|counter[10]~41 ) # (!\ram_top2|counter [11]))

	.dataa(gnd),
	.datab(\ram_top2|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[10]~41 ),
	.combout(\ram_top2|counter[11]~42_combout ),
	.cout(\ram_top2|counter[11]~43 ));
// synopsys translate_off
defparam \ram_top2|counter[11]~42 .lut_mask = 16'h3C3F;
defparam \ram_top2|counter[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N3
dffeas \ram_top2|counter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[11] .is_wysiwyg = "true";
defparam \ram_top2|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N4
cycloneive_lcell_comb \ram_top2|counter[12]~44 (
// Equation(s):
// \ram_top2|counter[12]~44_combout  = (\ram_top2|counter [12] & (\ram_top2|counter[11]~43  $ (GND))) # (!\ram_top2|counter [12] & (!\ram_top2|counter[11]~43  & VCC))
// \ram_top2|counter[12]~45  = CARRY((\ram_top2|counter [12] & !\ram_top2|counter[11]~43 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[11]~43 ),
	.combout(\ram_top2|counter[12]~44_combout ),
	.cout(\ram_top2|counter[12]~45 ));
// synopsys translate_off
defparam \ram_top2|counter[12]~44 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N5
dffeas \ram_top2|counter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[12] .is_wysiwyg = "true";
defparam \ram_top2|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N6
cycloneive_lcell_comb \ram_top2|counter[13]~46 (
// Equation(s):
// \ram_top2|counter[13]~46_combout  = (\ram_top2|counter [13] & (!\ram_top2|counter[12]~45 )) # (!\ram_top2|counter [13] & ((\ram_top2|counter[12]~45 ) # (GND)))
// \ram_top2|counter[13]~47  = CARRY((!\ram_top2|counter[12]~45 ) # (!\ram_top2|counter [13]))

	.dataa(\ram_top2|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[12]~45 ),
	.combout(\ram_top2|counter[13]~46_combout ),
	.cout(\ram_top2|counter[13]~47 ));
// synopsys translate_off
defparam \ram_top2|counter[13]~46 .lut_mask = 16'h5A5F;
defparam \ram_top2|counter[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N7
dffeas \ram_top2|counter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[13] .is_wysiwyg = "true";
defparam \ram_top2|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N8
cycloneive_lcell_comb \ram_top2|counter[14]~48 (
// Equation(s):
// \ram_top2|counter[14]~48_combout  = (\ram_top2|counter [14] & (\ram_top2|counter[13]~47  $ (GND))) # (!\ram_top2|counter [14] & (!\ram_top2|counter[13]~47  & VCC))
// \ram_top2|counter[14]~49  = CARRY((\ram_top2|counter [14] & !\ram_top2|counter[13]~47 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[13]~47 ),
	.combout(\ram_top2|counter[14]~48_combout ),
	.cout(\ram_top2|counter[14]~49 ));
// synopsys translate_off
defparam \ram_top2|counter[14]~48 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N9
dffeas \ram_top2|counter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[14] .is_wysiwyg = "true";
defparam \ram_top2|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N10
cycloneive_lcell_comb \ram_top2|counter[15]~50 (
// Equation(s):
// \ram_top2|counter[15]~50_combout  = (\ram_top2|counter [15] & (!\ram_top2|counter[14]~49 )) # (!\ram_top2|counter [15] & ((\ram_top2|counter[14]~49 ) # (GND)))
// \ram_top2|counter[15]~51  = CARRY((!\ram_top2|counter[14]~49 ) # (!\ram_top2|counter [15]))

	.dataa(\ram_top2|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[14]~49 ),
	.combout(\ram_top2|counter[15]~50_combout ),
	.cout(\ram_top2|counter[15]~51 ));
// synopsys translate_off
defparam \ram_top2|counter[15]~50 .lut_mask = 16'h5A5F;
defparam \ram_top2|counter[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N11
dffeas \ram_top2|counter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[15] .is_wysiwyg = "true";
defparam \ram_top2|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N12
cycloneive_lcell_comb \ram_top2|counter[16]~52 (
// Equation(s):
// \ram_top2|counter[16]~52_combout  = (\ram_top2|counter [16] & (\ram_top2|counter[15]~51  $ (GND))) # (!\ram_top2|counter [16] & (!\ram_top2|counter[15]~51  & VCC))
// \ram_top2|counter[16]~53  = CARRY((\ram_top2|counter [16] & !\ram_top2|counter[15]~51 ))

	.dataa(\ram_top2|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[15]~51 ),
	.combout(\ram_top2|counter[16]~52_combout ),
	.cout(\ram_top2|counter[16]~53 ));
// synopsys translate_off
defparam \ram_top2|counter[16]~52 .lut_mask = 16'hA50A;
defparam \ram_top2|counter[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N13
dffeas \ram_top2|counter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[16] .is_wysiwyg = "true";
defparam \ram_top2|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N14
cycloneive_lcell_comb \ram_top2|counter[17]~54 (
// Equation(s):
// \ram_top2|counter[17]~54_combout  = (\ram_top2|counter [17] & (!\ram_top2|counter[16]~53 )) # (!\ram_top2|counter [17] & ((\ram_top2|counter[16]~53 ) # (GND)))
// \ram_top2|counter[17]~55  = CARRY((!\ram_top2|counter[16]~53 ) # (!\ram_top2|counter [17]))

	.dataa(gnd),
	.datab(\ram_top2|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[16]~53 ),
	.combout(\ram_top2|counter[17]~54_combout ),
	.cout(\ram_top2|counter[17]~55 ));
// synopsys translate_off
defparam \ram_top2|counter[17]~54 .lut_mask = 16'h3C3F;
defparam \ram_top2|counter[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N15
dffeas \ram_top2|counter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[17] .is_wysiwyg = "true";
defparam \ram_top2|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N16
cycloneive_lcell_comb \ram_top2|counter[18]~56 (
// Equation(s):
// \ram_top2|counter[18]~56_combout  = (\ram_top2|counter [18] & (\ram_top2|counter[17]~55  $ (GND))) # (!\ram_top2|counter [18] & (!\ram_top2|counter[17]~55  & VCC))
// \ram_top2|counter[18]~57  = CARRY((\ram_top2|counter [18] & !\ram_top2|counter[17]~55 ))

	.dataa(gnd),
	.datab(\ram_top2|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|counter[17]~55 ),
	.combout(\ram_top2|counter[18]~56_combout ),
	.cout(\ram_top2|counter[18]~57 ));
// synopsys translate_off
defparam \ram_top2|counter[18]~56 .lut_mask = 16'hC30C;
defparam \ram_top2|counter[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N17
dffeas \ram_top2|counter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[18] .is_wysiwyg = "true";
defparam \ram_top2|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N18
cycloneive_lcell_comb \ram_top2|counter[19]~58 (
// Equation(s):
// \ram_top2|counter[19]~58_combout  = \ram_top2|counter[18]~57  $ (\ram_top2|counter [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|counter [19]),
	.cin(\ram_top2|counter[18]~57 ),
	.combout(\ram_top2|counter[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|counter[19]~58 .lut_mask = 16'h0FF0;
defparam \ram_top2|counter[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y11_N19
dffeas \ram_top2|counter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|counter[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_top2|counter_reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|counter[19] .is_wysiwyg = "true";
defparam \ram_top2|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N12
cycloneive_lcell_comb \ram_top2|LessThan0~1 (
// Equation(s):
// \ram_top2|LessThan0~1_cout  = CARRY((\~GND~combout  & !\ram_top2|counter [0]))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ram_top2|LessThan0~1_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~1 .lut_mask = 16'h0022;
defparam \ram_top2|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N14
cycloneive_lcell_comb \ram_top2|LessThan0~3 (
// Equation(s):
// \ram_top2|LessThan0~3_cout  = CARRY((\~GND~combout  & (\ram_top2|counter [1] & !\ram_top2|LessThan0~1_cout )) # (!\~GND~combout  & ((\ram_top2|counter [1]) # (!\ram_top2|LessThan0~1_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~1_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~3_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~3 .lut_mask = 16'h004D;
defparam \ram_top2|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N16
cycloneive_lcell_comb \ram_top2|LessThan0~5 (
// Equation(s):
// \ram_top2|LessThan0~5_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~3_cout ) # (!\ram_top2|counter [2]))) # (!\~GND~combout  & (!\ram_top2|counter [2] & !\ram_top2|LessThan0~3_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~3_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~5_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~5 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N18
cycloneive_lcell_comb \ram_top2|LessThan0~7 (
// Equation(s):
// \ram_top2|LessThan0~7_cout  = CARRY((\~GND~combout  & (\ram_top2|counter [3] & !\ram_top2|LessThan0~5_cout )) # (!\~GND~combout  & ((\ram_top2|counter [3]) # (!\ram_top2|LessThan0~5_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~5_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~7_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~7 .lut_mask = 16'h004D;
defparam \ram_top2|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N20
cycloneive_lcell_comb \ram_top2|LessThan0~9 (
// Equation(s):
// \ram_top2|LessThan0~9_cout  = CARRY((\ram_top2|counter [4] & (\~GND~combout  & !\ram_top2|LessThan0~7_cout )) # (!\ram_top2|counter [4] & ((\~GND~combout ) # (!\ram_top2|LessThan0~7_cout ))))

	.dataa(\ram_top2|counter [4]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~7_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~9_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~9 .lut_mask = 16'h004D;
defparam \ram_top2|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N22
cycloneive_lcell_comb \ram_top2|LessThan0~11 (
// Equation(s):
// \ram_top2|LessThan0~11_cout  = CARRY((\~GND~combout  & (\ram_top2|counter [5] & !\ram_top2|LessThan0~9_cout )) # (!\~GND~combout  & ((\ram_top2|counter [5]) # (!\ram_top2|LessThan0~9_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~9_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~11_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~11 .lut_mask = 16'h004D;
defparam \ram_top2|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N24
cycloneive_lcell_comb \ram_top2|LessThan0~13 (
// Equation(s):
// \ram_top2|LessThan0~13_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~11_cout ) # (!\ram_top2|counter [6]))) # (!\~GND~combout  & (!\ram_top2|counter [6] & !\ram_top2|LessThan0~11_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~11_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~13_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~13 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N26
cycloneive_lcell_comb \ram_top2|LessThan0~15 (
// Equation(s):
// \ram_top2|LessThan0~15_cout  = CARRY((\~GND~combout  & (\ram_top2|counter [7] & !\ram_top2|LessThan0~13_cout )) # (!\~GND~combout  & ((\ram_top2|counter [7]) # (!\ram_top2|LessThan0~13_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~13_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~15_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~15 .lut_mask = 16'h004D;
defparam \ram_top2|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N28
cycloneive_lcell_comb \ram_top2|LessThan0~17 (
// Equation(s):
// \ram_top2|LessThan0~17_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~15_cout ) # (!\ram_top2|counter [8]))) # (!\~GND~combout  & (!\ram_top2|counter [8] & !\ram_top2|LessThan0~15_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~15_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~17_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~17 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y12_N30
cycloneive_lcell_comb \ram_top2|LessThan0~19 (
// Equation(s):
// \ram_top2|LessThan0~19_cout  = CARRY((\ram_top2|counter [9] & ((!\ram_top2|LessThan0~17_cout ) # (!\~GND~combout ))) # (!\ram_top2|counter [9] & (!\~GND~combout  & !\ram_top2|LessThan0~17_cout )))

	.dataa(\ram_top2|counter [9]),
	.datab(\~GND~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~17_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~19_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~19 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N0
cycloneive_lcell_comb \ram_top2|LessThan0~21 (
// Equation(s):
// \ram_top2|LessThan0~21_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~19_cout ) # (!\ram_top2|counter [10]))) # (!\~GND~combout  & (!\ram_top2|counter [10] & !\ram_top2|LessThan0~19_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~19_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~21_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~21 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N2
cycloneive_lcell_comb \ram_top2|LessThan0~23 (
// Equation(s):
// \ram_top2|LessThan0~23_cout  = CARRY((\ram_top2|counter [11] & ((!\ram_top2|LessThan0~21_cout ) # (!\Decoder0~0_combout ))) # (!\ram_top2|counter [11] & (!\Decoder0~0_combout  & !\ram_top2|LessThan0~21_cout )))

	.dataa(\ram_top2|counter [11]),
	.datab(\Decoder0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~21_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~23_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~23 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N4
cycloneive_lcell_comb \ram_top2|LessThan0~25 (
// Equation(s):
// \ram_top2|LessThan0~25_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~23_cout ) # (!\ram_top2|counter [12]))) # (!\~GND~combout  & (!\ram_top2|counter [12] & !\ram_top2|LessThan0~23_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~23_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~25_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~25 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N6
cycloneive_lcell_comb \ram_top2|LessThan0~27 (
// Equation(s):
// \ram_top2|LessThan0~27_cout  = CARRY((\~GND~combout  & (\ram_top2|counter [13] & !\ram_top2|LessThan0~25_cout )) # (!\~GND~combout  & ((\ram_top2|counter [13]) # (!\ram_top2|LessThan0~25_cout ))))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~25_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~27_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~27 .lut_mask = 16'h004D;
defparam \ram_top2|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N8
cycloneive_lcell_comb \ram_top2|LessThan0~29 (
// Equation(s):
// \ram_top2|LessThan0~29_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~27_cout ) # (!\ram_top2|counter [14]))) # (!\~GND~combout  & (!\ram_top2|counter [14] & !\ram_top2|LessThan0~27_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~27_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~29_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~29 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N10
cycloneive_lcell_comb \ram_top2|LessThan0~31 (
// Equation(s):
// \ram_top2|LessThan0~31_cout  = CARRY((\Decoder2~0_combout  & (\ram_top2|counter [15] & !\ram_top2|LessThan0~29_cout )) # (!\Decoder2~0_combout  & ((\ram_top2|counter [15]) # (!\ram_top2|LessThan0~29_cout ))))

	.dataa(\Decoder2~0_combout ),
	.datab(\ram_top2|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~29_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~31_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~31 .lut_mask = 16'h004D;
defparam \ram_top2|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N12
cycloneive_lcell_comb \ram_top2|LessThan0~33 (
// Equation(s):
// \ram_top2|LessThan0~33_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~31_cout ) # (!\ram_top2|counter [16]))) # (!\~GND~combout  & (!\ram_top2|counter [16] & !\ram_top2|LessThan0~31_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~31_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~33_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~33 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N14
cycloneive_lcell_comb \ram_top2|LessThan0~35 (
// Equation(s):
// \ram_top2|LessThan0~35_cout  = CARRY((\ram_top2|counter [17] & ((!\ram_top2|LessThan0~33_cout ) # (!\Decoder0~1_combout ))) # (!\ram_top2|counter [17] & (!\Decoder0~1_combout  & !\ram_top2|LessThan0~33_cout )))

	.dataa(\ram_top2|counter [17]),
	.datab(\Decoder0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~33_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~35_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~35 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N16
cycloneive_lcell_comb \ram_top2|LessThan0~37 (
// Equation(s):
// \ram_top2|LessThan0~37_cout  = CARRY((\~GND~combout  & ((!\ram_top2|LessThan0~35_cout ) # (!\ram_top2|counter [18]))) # (!\~GND~combout  & (!\ram_top2|counter [18] & !\ram_top2|LessThan0~35_cout )))

	.dataa(\~GND~combout ),
	.datab(\ram_top2|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram_top2|LessThan0~35_cout ),
	.combout(),
	.cout(\ram_top2|LessThan0~37_cout ));
// synopsys translate_off
defparam \ram_top2|LessThan0~37 .lut_mask = 16'h002B;
defparam \ram_top2|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N18
cycloneive_lcell_comb \ram_top2|LessThan0~38 (
// Equation(s):
// \ram_top2|LessThan0~38_combout  = (\Decoder0~2_combout  & ((\ram_top2|LessThan0~37_cout ) # (!\ram_top2|counter [19]))) # (!\Decoder0~2_combout  & (\ram_top2|LessThan0~37_cout  & !\ram_top2|counter [19]))

	.dataa(gnd),
	.datab(\Decoder0~2_combout ),
	.datac(gnd),
	.datad(\ram_top2|counter [19]),
	.cin(\ram_top2|LessThan0~37_cout ),
	.combout(\ram_top2|LessThan0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|LessThan0~38 .lut_mask = 16'hC0FC;
defparam \ram_top2|LessThan0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N18
cycloneive_lcell_comb \ram_top2|Mux6~0 (
// Equation(s):
// \ram_top2|Mux6~0_combout  = (\ram_top2|state [1] & ((\ram_top2|state [0] & ((\ram_top2|counter_2 [5]))) # (!\ram_top2|state [0] & (\SW[1]~input_o )))) # (!\ram_top2|state [1] & (((\ram_top2|state [0]))))

	.dataa(\SW[1]~input_o ),
	.datab(\ram_top2|counter_2 [5]),
	.datac(\ram_top2|state [1]),
	.datad(\ram_top2|state [0]),
	.cin(gnd),
	.combout(\ram_top2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|Mux6~0 .lut_mask = 16'hCFA0;
defparam \ram_top2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N28
cycloneive_lcell_comb \ram_top2|Mux6~1 (
// Equation(s):
// \ram_top2|Mux6~1_combout  = (\pll1|freq_ready~q  & ((\ram_top2|state [1] $ (\ram_top2|Mux6~0_combout )))) # (!\pll1|freq_ready~q  & ((\ram_top2|LessThan0~38_combout ) # ((\ram_top2|state [1]) # (\ram_top2|Mux6~0_combout ))))

	.dataa(\pll1|freq_ready~q ),
	.datab(\ram_top2|LessThan0~38_combout ),
	.datac(\ram_top2|state [1]),
	.datad(\ram_top2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ram_top2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|Mux6~1 .lut_mask = 16'h5FF4;
defparam \ram_top2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N29
dffeas \ram_top2|state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|state[1] .is_wysiwyg = "true";
defparam \ram_top2|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N4
cycloneive_lcell_comb \ram_top2|Decoder0~0 (
// Equation(s):
// \ram_top2|Decoder0~0_combout  = (!\ram_top2|state [1] & \ram_top2|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|state [1]),
	.datad(\ram_top2|state [0]),
	.cin(gnd),
	.combout(\ram_top2|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|Decoder0~0 .lut_mask = 16'h0F00;
defparam \ram_top2|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N5
dffeas \ram_top2|next_frequency~reg0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|next_frequency~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|next_frequency~reg0 .is_wysiwyg = "true";
defparam \ram_top2|next_frequency~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N16
cycloneive_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = (\Mux43~0_combout  & ((\ram_top4|next_frequency~reg0_q ) # ((!\SW[16]~input_o )))) # (!\Mux43~0_combout  & (((\SW[16]~input_o  & \ram_top2|next_frequency~reg0_q ))))

	.dataa(\Mux43~0_combout ),
	.datab(\ram_top4|next_frequency~reg0_q ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top2|next_frequency~reg0_q ),
	.cin(gnd),
	.combout(\Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux43~1 .lut_mask = 16'hDA8A;
defparam \Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N26
cycloneive_lcell_comb \pll1|Mux5~0 (
// Equation(s):
// \pll1|Mux5~0_combout  = (\pll1|state [0] & (((\pll1|Mux0~2_combout  & !\Mux43~1_combout )))) # (!\pll1|state [0] & ((\pll1|Mux0~2_combout ) # ((\pll1|Mux0~3_combout  & !\Mux43~1_combout ))))

	.dataa(\pll1|Mux0~3_combout ),
	.datab(\pll1|state [0]),
	.datac(\pll1|Mux0~2_combout ),
	.datad(\Mux43~1_combout ),
	.cin(gnd),
	.combout(\pll1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~0 .lut_mask = 16'h30F2;
defparam \pll1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N4
cycloneive_lcell_comb \pll1|Mux5~1 (
// Equation(s):
// \pll1|Mux5~1_combout  = \pll1|state [1] $ (\pll1|state [2])

	.dataa(\pll1|state [1]),
	.datab(gnd),
	.datac(\pll1|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~1 .lut_mask = 16'h5A5A;
defparam \pll1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N0
cycloneive_lcell_comb \pll1|Mux5~3 (
// Equation(s):
// \pll1|Mux5~3_combout  = (\pll1|state [3] & ((\pll1|Mux5~1_combout  $ (!\pll1|Mux5~2_combout )))) # (!\pll1|state [3] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & (!\pll1|Mux5~1_combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\pll1|state [3]),
	.datac(\pll1|Mux5~1_combout ),
	.datad(\pll1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\pll1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~3 .lut_mask = 16'hC20E;
defparam \pll1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N30
cycloneive_lcell_comb \pll1|Mux5~4 (
// Equation(s):
// \pll1|Mux5~4_combout  = (\pll1|state [5]) # ((\pll1|Mux5~1_combout  & ((\pll1|Mux5~0_combout ) # (\pll1|Mux5~3_combout ))) # (!\pll1|Mux5~1_combout  & ((!\pll1|Mux5~3_combout ))))

	.dataa(\pll1|Mux5~0_combout ),
	.datab(\pll1|state [5]),
	.datac(\pll1|Mux5~1_combout ),
	.datad(\pll1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\pll1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux5~4 .lut_mask = 16'hFCEF;
defparam \pll1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N18
cycloneive_lcell_comb \pll1|state~23 (
// Equation(s):
// \pll1|state~23_combout  = (!\Mux42~1_combout  & ((\pll1|state [4] & ((\pll1|Mux5~4_combout ))) # (!\pll1|state [4] & (\pll1|Mux5~7_combout ))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|Mux5~7_combout ),
	.datac(\pll1|Mux5~4_combout ),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\pll1|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~23 .lut_mask = 16'h00E4;
defparam \pll1|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N19
dffeas \pll1|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state[0] .is_wysiwyg = "true";
defparam \pll1|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N6
cycloneive_lcell_comb \pll1|Mux0~0 (
// Equation(s):
// \pll1|Mux0~0_combout  = (!\pll1|state [0]) # (!\pll1|state [1])

	.dataa(gnd),
	.datab(\pll1|state [1]),
	.datac(gnd),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~0 .lut_mask = 16'h33FF;
defparam \pll1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N24
cycloneive_lcell_comb \pll1|state~35 (
// Equation(s):
// \pll1|state~35_combout  = (!\pll1|Mux0~0_combout  & (\pll1|state [2] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q )))

	.dataa(\pll1|Mux0~0_combout ),
	.datab(\pll1|state [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~35 .lut_mask = 16'h0040;
defparam \pll1|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N14
cycloneive_lcell_comb \pll1|state~22 (
// Equation(s):
// \pll1|state~22_combout  = (!\Mux42~1_combout  & ((\pll1|state~21_combout  & (!\pll1|state [5] & \pll1|state~35_combout )) # (!\pll1|state~21_combout  & (\pll1|state [5]))))

	.dataa(\pll1|state~21_combout ),
	.datab(\Mux42~1_combout ),
	.datac(\pll1|state [5]),
	.datad(\pll1|state~35_combout ),
	.cin(gnd),
	.combout(\pll1|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~22 .lut_mask = 16'h1210;
defparam \pll1|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N15
dffeas \pll1|state[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state[5] .is_wysiwyg = "true";
defparam \pll1|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N24
cycloneive_lcell_comb \pll1|Selector4~4 (
// Equation(s):
// \pll1|Selector4~4_combout  = (\pll1|state [4] & !\pll1|state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|state [4]),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector4~4 .lut_mask = 16'h00F0;
defparam \pll1|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N26
cycloneive_lcell_comb \pll1|Mux0~15 (
// Equation(s):
// \pll1|Mux0~15_combout  = (\pll1|state [2] & (!\pll1|state [3] & (\pll1|state [1] $ (!\pll1|state [0]))))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [0]),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~15 .lut_mask = 16'h0090;
defparam \pll1|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N14
cycloneive_lcell_comb \pll1|Mux0~16 (
// Equation(s):
// \pll1|Mux0~16_combout  = (\pll1|Mux0~15_combout  & ((\pll1|state [1] & ((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ))) # (!\pll1|state [1] & (!\Mux43~1_combout ))))

	.dataa(\Mux43~1_combout ),
	.datab(\pll1|Mux0~15_combout ),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datad(\pll1|state [1]),
	.cin(gnd),
	.combout(\pll1|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~16 .lut_mask = 16'hC044;
defparam \pll1|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N28
cycloneive_lcell_comb \pll1|Mux0~14 (
// Equation(s):
// \pll1|Mux0~14_combout  = (\pll1|state [3] & ((\pll1|Mux0~0_combout ) # ((!\pll1|state [2]) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ))))

	.dataa(\pll1|Mux0~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datac(\pll1|state [3]),
	.datad(\pll1|state [2]),
	.cin(gnd),
	.combout(\pll1|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~14 .lut_mask = 16'hB0F0;
defparam \pll1|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N20
cycloneive_lcell_comb \pll1|state~30 (
// Equation(s):
// \pll1|state~30_combout  = (!\Mux42~1_combout  & (\pll1|Selector4~4_combout  & ((\pll1|Mux0~16_combout ) # (\pll1|Mux0~14_combout ))))

	.dataa(\Mux42~1_combout ),
	.datab(\pll1|Selector4~4_combout ),
	.datac(\pll1|Mux0~16_combout ),
	.datad(\pll1|Mux0~14_combout ),
	.cin(gnd),
	.combout(\pll1|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~30 .lut_mask = 16'h4440;
defparam \pll1|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N24
cycloneive_lcell_comb \pll1|state~31 (
// Equation(s):
// \pll1|state~31_combout  = (\pll1|state [5] & (((!\pll1|state [0] & !\pll1|state [1])) # (!\pll1|state [2]))) # (!\pll1|state [5] & (\pll1|state [2] $ (((\pll1|state [0] & \pll1|state [1])))))

	.dataa(\pll1|state [2]),
	.datab(\pll1|state [0]),
	.datac(\pll1|state [5]),
	.datad(\pll1|state [1]),
	.cin(gnd),
	.combout(\pll1|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~31 .lut_mask = 16'h567A;
defparam \pll1|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N10
cycloneive_lcell_comb \pll1|state~32 (
// Equation(s):
// \pll1|state~32_combout  = (\pll1|state [3] & (\pll1|state~31_combout )) # (!\pll1|state [3] & (((\pll1|state [5] & \pll1|state~35_combout ))))

	.dataa(\pll1|state [3]),
	.datab(\pll1|state~31_combout ),
	.datac(\pll1|state [5]),
	.datad(\pll1|state~35_combout ),
	.cin(gnd),
	.combout(\pll1|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~32 .lut_mask = 16'hD888;
defparam \pll1|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N20
cycloneive_lcell_comb \pll1|state~38 (
// Equation(s):
// \pll1|state~38_combout  = (\pll1|state~30_combout ) # ((!\pll1|state [4] & (!\Mux42~1_combout  & \pll1|state~32_combout )))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state~30_combout ),
	.datac(\Mux42~1_combout ),
	.datad(\pll1|state~32_combout ),
	.cin(gnd),
	.combout(\pll1|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~38 .lut_mask = 16'hCDCC;
defparam \pll1|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N21
dffeas \pll1|state[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state[3] .is_wysiwyg = "true";
defparam \pll1|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N12
cycloneive_lcell_comb \pll1|Mux0~3 (
// Equation(s):
// \pll1|Mux0~3_combout  = (\pll1|state [2] & !\pll1|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~3 .lut_mask = 16'h00F0;
defparam \pll1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N8
cycloneive_lcell_comb \pll1|Mux0~5 (
// Equation(s):
// \pll1|Mux0~5_combout  = (\pll1|state [0] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q  & !\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ))

	.dataa(gnd),
	.datab(\pll1|state [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~5 .lut_mask = 16'h00C0;
defparam \pll1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N16
cycloneive_lcell_comb \pll1|Mux0~12 (
// Equation(s):
// \pll1|Mux0~12_combout  = (\pll1|state [1] & (((!\pll1|Mux0~5_combout )))) # (!\pll1|state [1] & ((\Mux43~1_combout ) # ((\pll1|state [0]))))

	.dataa(\pll1|state [1]),
	.datab(\Mux43~1_combout ),
	.datac(\pll1|Mux0~5_combout ),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~12 .lut_mask = 16'h5F4E;
defparam \pll1|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N26
cycloneive_lcell_comb \pll1|Mux0~10 (
// Equation(s):
// \pll1|Mux0~10_combout  = (\pll1|state [3] & (\pll1|state [2] $ (((!\pll1|Mux0~0_combout  & \pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout )))))

	.dataa(\pll1|Mux0~0_combout ),
	.datab(\pll1|state [2]),
	.datac(\pll1|state [3]),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.cin(gnd),
	.combout(\pll1|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~10 .lut_mask = 16'h90C0;
defparam \pll1|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N10
cycloneive_lcell_comb \pll1|Mux0~11 (
// Equation(s):
// \pll1|Mux0~11_combout  = (\pll1|Mux0~2_combout  & (\Mux43~1_combout  & (\pll1|state [1] & \pll1|state [0])))

	.dataa(\pll1|Mux0~2_combout ),
	.datab(\Mux43~1_combout ),
	.datac(\pll1|state [1]),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~11 .lut_mask = 16'h8000;
defparam \pll1|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N18
cycloneive_lcell_comb \pll1|Mux0~13 (
// Equation(s):
// \pll1|Mux0~13_combout  = (\pll1|Mux0~10_combout ) # ((\pll1|Mux0~11_combout ) # ((\pll1|Mux0~3_combout  & \pll1|Mux0~12_combout )))

	.dataa(\pll1|Mux0~3_combout ),
	.datab(\pll1|Mux0~12_combout ),
	.datac(\pll1|Mux0~10_combout ),
	.datad(\pll1|Mux0~11_combout ),
	.cin(gnd),
	.combout(\pll1|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~13 .lut_mask = 16'hFFF8;
defparam \pll1|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N12
cycloneive_lcell_comb \pll1|state~25 (
// Equation(s):
// \pll1|state~25_combout  = (!\pll1|state [4] & !\Mux42~1_combout )

	.dataa(\pll1|state [4]),
	.datab(gnd),
	.datac(\Mux42~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~25 .lut_mask = 16'h0505;
defparam \pll1|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N26
cycloneive_lcell_comb \pll1|state~37 (
// Equation(s):
// \pll1|state~37_combout  = (\pll1|state [2] & (!\pll1|state [3] & ((\pll1|Mux0~0_combout ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout )))) # (!\pll1|state [2] & (!\pll1|Mux0~0_combout  & 
// (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout )))

	.dataa(\pll1|Mux0~0_combout ),
	.datab(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datac(\pll1|state [3]),
	.datad(\pll1|state [2]),
	.cin(gnd),
	.combout(\pll1|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~37 .lut_mask = 16'h0B44;
defparam \pll1|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N12
cycloneive_lcell_comb \pll1|state~26 (
// Equation(s):
// \pll1|state~26_combout  = (\pll1|state [1] & (!\pll1|state [2] & (\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout  & \pll1|state [0]))) # (!\pll1|state [1] & (\pll1|state [2] & ((!\pll1|state [0]))))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [2]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~26 .lut_mask = 16'h2044;
defparam \pll1|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N30
cycloneive_lcell_comb \pll1|state~27 (
// Equation(s):
// \pll1|state~27_combout  = (\pll1|state [3] & ((\pll1|state [2] $ (!\pll1|Mux0~0_combout )))) # (!\pll1|state [3] & (\pll1|state~26_combout ))

	.dataa(\pll1|state~26_combout ),
	.datab(\pll1|state [2]),
	.datac(\pll1|state [3]),
	.datad(\pll1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\pll1|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~27 .lut_mask = 16'hCA3A;
defparam \pll1|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N18
cycloneive_lcell_comb \pll1|state~28 (
// Equation(s):
// \pll1|state~28_combout  = (\pll1|state~25_combout  & ((\pll1|state [5] & (\pll1|state~37_combout )) # (!\pll1|state [5] & ((\pll1|state~27_combout )))))

	.dataa(\pll1|state~25_combout ),
	.datab(\pll1|state~37_combout ),
	.datac(\pll1|state~27_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~28 .lut_mask = 16'h88A0;
defparam \pll1|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N22
cycloneive_lcell_comb \pll1|state~29 (
// Equation(s):
// \pll1|state~29_combout  = (\pll1|state~28_combout ) # ((\pll1|Mux0~13_combout  & (!\Mux42~1_combout  & \pll1|Selector4~4_combout )))

	.dataa(\pll1|Mux0~13_combout ),
	.datab(\pll1|state~28_combout ),
	.datac(\Mux42~1_combout ),
	.datad(\pll1|Selector4~4_combout ),
	.cin(gnd),
	.combout(\pll1|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~29 .lut_mask = 16'hCECC;
defparam \pll1|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y17_N23
dffeas \pll1|state[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state[2] .is_wysiwyg = "true";
defparam \pll1|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N16
cycloneive_lcell_comb \pll1|Mux0~9 (
// Equation(s):
// \pll1|Mux0~9_combout  = (\pll1|state [1] & ((\pll1|state [2]) # ((!\pll1|Mux0~5_combout )))) # (!\pll1|state [1] & (((\pll1|state [0]))))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [2]),
	.datac(\pll1|Mux0~5_combout ),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~9 .lut_mask = 16'hDF8A;
defparam \pll1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N2
cycloneive_lcell_comb \pll1|Mux0~8 (
// Equation(s):
// \pll1|Mux0~8_combout  = (\pll1|state [1] & (((!\pll1|state [0])))) # (!\pll1|state [1] & (((\pll1|Mux0~5_combout )) # (!\pll1|state [2])))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [2]),
	.datac(\pll1|Mux0~5_combout ),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~8 .lut_mask = 16'h51FB;
defparam \pll1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N10
cycloneive_lcell_comb \pll1|Mux4~0 (
// Equation(s):
// \pll1|Mux4~0_combout  = (\pll1|state [4] & (((\pll1|state [3])))) # (!\pll1|state [4] & ((\pll1|state [3] & ((\pll1|Mux0~8_combout ))) # (!\pll1|state [3] & (\pll1|Mux0~9_combout ))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|Mux0~9_combout ),
	.datac(\pll1|state [3]),
	.datad(\pll1|Mux0~8_combout ),
	.cin(gnd),
	.combout(\pll1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux4~0 .lut_mask = 16'hF4A4;
defparam \pll1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N14
cycloneive_lcell_comb \pll1|Mux0~6 (
// Equation(s):
// \pll1|Mux0~6_combout  = (\Mux43~1_combout  & ((\pll1|state [0] & (!\pll1|state [1])) # (!\pll1|state [0] & ((!\pll1|state [2]))))) # (!\Mux43~1_combout  & (((!\pll1|state [2])) # (!\pll1|state [1])))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [2]),
	.datac(\Mux43~1_combout ),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~6 .lut_mask = 16'h5737;
defparam \pll1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N8
cycloneive_lcell_comb \pll1|Mux0~7 (
// Equation(s):
// \pll1|Mux0~7_combout  = (\pll1|state [1] & ((\pll1|Mux0~6_combout ) # ((!\pll1|Mux0~5_combout  & \pll1|state [2])))) # (!\pll1|state [1] & (\pll1|Mux0~6_combout  & ((\pll1|Mux0~5_combout ) # (\pll1|state [2]))))

	.dataa(\pll1|state [1]),
	.datab(\pll1|Mux0~6_combout ),
	.datac(\pll1|Mux0~5_combout ),
	.datad(\pll1|state [2]),
	.cin(gnd),
	.combout(\pll1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~7 .lut_mask = 16'hCEC8;
defparam \pll1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y14_N6
cycloneive_lcell_comb \pll1|Mux0~4 (
// Equation(s):
// \pll1|Mux0~4_combout  = (\pll1|state [1] & (((\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q )) # (!\pll1|state [0]))) # (!\pll1|state [1] & 
// (\pll1|state [0]))

	.dataa(\pll1|state [1]),
	.datab(\pll1|state [0]),
	.datac(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|idle_state~q ),
	.datad(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|areset_state~q ),
	.cin(gnd),
	.combout(\pll1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux0~4 .lut_mask = 16'hEE6E;
defparam \pll1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N12
cycloneive_lcell_comb \pll1|Mux4~1 (
// Equation(s):
// \pll1|Mux4~1_combout  = (\pll1|Mux4~0_combout  & (((\pll1|Mux0~4_combout ) # (!\pll1|state [4])))) # (!\pll1|Mux4~0_combout  & (\pll1|Mux0~7_combout  & (\pll1|state [4])))

	.dataa(\pll1|Mux4~0_combout ),
	.datab(\pll1|Mux0~7_combout ),
	.datac(\pll1|state [4]),
	.datad(\pll1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\pll1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Mux4~1 .lut_mask = 16'hEA4A;
defparam \pll1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N28
cycloneive_lcell_comb \pll1|state~36 (
// Equation(s):
// \pll1|state~36_combout  = (\pll1|state [4]) # ((\pll1|Mux0~4_combout ) # ((\pll1|state [3] & \pll1|state [2])))

	.dataa(\pll1|state [3]),
	.datab(\pll1|state [2]),
	.datac(\pll1|state [4]),
	.datad(\pll1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\pll1|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~36 .lut_mask = 16'hFFF8;
defparam \pll1|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N0
cycloneive_lcell_comb \pll1|state~24 (
// Equation(s):
// \pll1|state~24_combout  = (!\Mux42~1_combout  & ((\pll1|state [5] & ((\pll1|state~36_combout ))) # (!\pll1|state [5] & (\pll1|Mux4~1_combout ))))

	.dataa(\pll1|Mux4~1_combout ),
	.datab(\pll1|state~36_combout ),
	.datac(\pll1|state [5]),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\pll1|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~24 .lut_mask = 16'h00CA;
defparam \pll1|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N1
dffeas \pll1|state[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state[1] .is_wysiwyg = "true";
defparam \pll1|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N22
cycloneive_lcell_comb \pll1|state~17 (
// Equation(s):
// \pll1|state~17_combout  = (!\pll1|state [1] & !\pll1|state [0])

	.dataa(\pll1|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~17 .lut_mask = 16'h0055;
defparam \pll1|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N0
cycloneive_lcell_comb \pll1|state~16 (
// Equation(s):
// \pll1|state~16_combout  = (\pll1|state [2] & (!\pll1|state [4] & ((!\pll1|state [3]) # (!\pll1|Mux0~0_combout )))) # (!\pll1|state [2] & (((\pll1|Mux0~0_combout  & \pll1|state [3]))))

	.dataa(\pll1|state [4]),
	.datab(\pll1|Mux0~0_combout ),
	.datac(\pll1|state [2]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~16 .lut_mask = 16'h1C50;
defparam \pll1|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N28
cycloneive_lcell_comb \pll1|state~18 (
// Equation(s):
// \pll1|state~18_combout  = (\pll1|state [5] & (!\pll1|state~17_combout  & ((\pll1|Mux0~1_combout )))) # (!\pll1|state [5] & (((\pll1|state~16_combout ))))

	.dataa(\pll1|state~17_combout ),
	.datab(\pll1|state~16_combout ),
	.datac(\pll1|Mux0~1_combout ),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~18 .lut_mask = 16'h50CC;
defparam \pll1|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N22
cycloneive_lcell_comb \pll1|state~34 (
// Equation(s):
// \pll1|state~34_combout  = (!\pll1|state [3] & ((\pll1|state [1]) # ((\Mux43~1_combout ) # (\pll1|state [0]))))

	.dataa(\pll1|state [3]),
	.datab(\pll1|state [1]),
	.datac(\Mux43~1_combout ),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~34 .lut_mask = 16'h5554;
defparam \pll1|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N4
cycloneive_lcell_comb \pll1|state~33 (
// Equation(s):
// \pll1|state~33_combout  = (\pll1|state [3] & (((!\pll1|state [0]) # (!\pll1|state [1])) # (!\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout )))

	.dataa(\pll1|pll_reconfig_inst|pll_reconfig_pllrcfg_kr01_component|busy~combout ),
	.datab(\pll1|state [1]),
	.datac(\pll1|state [3]),
	.datad(\pll1|state [0]),
	.cin(gnd),
	.combout(\pll1|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~33 .lut_mask = 16'h70F0;
defparam \pll1|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N20
cycloneive_lcell_comb \pll1|state~19 (
// Equation(s):
// \pll1|state~19_combout  = (\pll1|state~34_combout ) # ((\pll1|state [5]) # ((\pll1|state~33_combout ) # (!\pll1|state [2])))

	.dataa(\pll1|state~34_combout ),
	.datab(\pll1|state [5]),
	.datac(\pll1|state~33_combout ),
	.datad(\pll1|state [2]),
	.cin(gnd),
	.combout(\pll1|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~19 .lut_mask = 16'hFEFF;
defparam \pll1|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y14_N24
cycloneive_lcell_comb \pll1|state~20 (
// Equation(s):
// \pll1|state~20_combout  = (!\Mux42~1_combout  & ((\pll1|state~18_combout ) # ((\pll1|state~19_combout  & \pll1|state [4]))))

	.dataa(\pll1|state~18_combout ),
	.datab(\pll1|state~19_combout ),
	.datac(\pll1|state [4]),
	.datad(\Mux42~1_combout ),
	.cin(gnd),
	.combout(\pll1|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|state~20 .lut_mask = 16'h00EA;
defparam \pll1|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y14_N25
dffeas \pll1|state[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|state[4] .is_wysiwyg = "true";
defparam \pll1|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \pll1|Selector20~0 (
// Equation(s):
// \pll1|Selector20~0_combout  = (\pll1|M [2]) # (!\pll1|state [4])

	.dataa(\pll1|state [4]),
	.datab(gnd),
	.datac(\pll1|M [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pll1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector20~0 .lut_mask = 16'hF5F5;
defparam \pll1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N18
cycloneive_lcell_comb \pll1|Add0~4 (
// Equation(s):
// \pll1|Add0~4_combout  = (\pll1|M [2] & (\pll1|Add0~3  $ (GND))) # (!\pll1|M [2] & (!\pll1|Add0~3  & VCC))
// \pll1|Add0~5  = CARRY((\pll1|M [2] & !\pll1|Add0~3 ))

	.dataa(\pll1|M [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|Add0~3 ),
	.combout(\pll1|Add0~4_combout ),
	.cout(\pll1|Add0~5 ));
// synopsys translate_off
defparam \pll1|Add0~4 .lut_mask = 16'hA50A;
defparam \pll1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y16_N13
dffeas \pll1|M[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector20~0_combout ),
	.asdata(\pll1|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pll1|state [2]),
	.ena(\pll1|M[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[2] .is_wysiwyg = "true";
defparam \pll1|M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N4
cycloneive_lcell_comb \pll1|Selector19~0 (
// Equation(s):
// \pll1|Selector19~0_combout  = (\pll1|Add0~6_combout  & \pll1|state [3])

	.dataa(gnd),
	.datab(\pll1|Add0~6_combout ),
	.datac(gnd),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|Selector19~0 .lut_mask = 16'hCC00;
defparam \pll1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y16_N5
dffeas \pll1|M[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pll1|M[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|M[3] .is_wysiwyg = "true";
defparam \pll1|M[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N6
cycloneive_lcell_comb \pll1|frequency[0]~9 (
// Equation(s):
// \pll1|frequency[0]~9_combout  = \pll1|M [0] $ (VCC)
// \pll1|frequency[0]~10  = CARRY(\pll1|M [0])

	.dataa(\pll1|M [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pll1|frequency[0]~9_combout ),
	.cout(\pll1|frequency[0]~10 ));
// synopsys translate_off
defparam \pll1|frequency[0]~9 .lut_mask = 16'h55AA;
defparam \pll1|frequency[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N8
cycloneive_lcell_comb \pll1|frequency[1]~13 (
// Equation(s):
// \pll1|frequency[1]~13_combout  = (\pll1|M [1] & (\pll1|frequency[0]~10  & VCC)) # (!\pll1|M [1] & (!\pll1|frequency[0]~10 ))
// \pll1|frequency[1]~14  = CARRY((!\pll1|M [1] & !\pll1|frequency[0]~10 ))

	.dataa(gnd),
	.datab(\pll1|M [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|frequency[0]~10 ),
	.combout(\pll1|frequency[1]~13_combout ),
	.cout(\pll1|frequency[1]~14 ));
// synopsys translate_off
defparam \pll1|frequency[1]~13 .lut_mask = 16'hC303;
defparam \pll1|frequency[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N10
cycloneive_lcell_comb \pll1|frequency[2]~15 (
// Equation(s):
// \pll1|frequency[2]~15_combout  = (\pll1|M [2] & ((GND) # (!\pll1|frequency[1]~14 ))) # (!\pll1|M [2] & (\pll1|frequency[1]~14  $ (GND)))
// \pll1|frequency[2]~16  = CARRY((\pll1|M [2]) # (!\pll1|frequency[1]~14 ))

	.dataa(gnd),
	.datab(\pll1|M [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|frequency[1]~14 ),
	.combout(\pll1|frequency[2]~15_combout ),
	.cout(\pll1|frequency[2]~16 ));
// synopsys translate_off
defparam \pll1|frequency[2]~15 .lut_mask = 16'h3CCF;
defparam \pll1|frequency[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N12
cycloneive_lcell_comb \pll1|frequency[3]~17 (
// Equation(s):
// \pll1|frequency[3]~17_combout  = (\pll1|M [3] & (\pll1|frequency[2]~16  & VCC)) # (!\pll1|M [3] & (!\pll1|frequency[2]~16 ))
// \pll1|frequency[3]~18  = CARRY((!\pll1|M [3] & !\pll1|frequency[2]~16 ))

	.dataa(gnd),
	.datab(\pll1|M [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|frequency[2]~16 ),
	.combout(\pll1|frequency[3]~17_combout ),
	.cout(\pll1|frequency[3]~18 ));
// synopsys translate_off
defparam \pll1|frequency[3]~17 .lut_mask = 16'hC303;
defparam \pll1|frequency[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N10
cycloneive_lcell_comb \pll1|frequency[3]~11 (
// Equation(s):
// \pll1|frequency[3]~11_combout  = (\pll1|state [2]) # ((\pll1|state [3]) # (\pll1|state [4] $ (\pll1|state [1])))

	.dataa(\pll1|state [4]),
	.datab(\pll1|state [2]),
	.datac(\pll1|state [1]),
	.datad(\pll1|state [3]),
	.cin(gnd),
	.combout(\pll1|frequency[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|frequency[3]~11 .lut_mask = 16'hFFDE;
defparam \pll1|frequency[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N0
cycloneive_lcell_comb \pll1|frequency[3]~12 (
// Equation(s):
// \pll1|frequency[3]~12_combout  = (!\pll1|frequency[3]~11_combout  & (!\pll1|state [0] & !\pll1|state [5]))

	.dataa(\pll1|frequency[3]~11_combout ),
	.datab(\pll1|state [0]),
	.datac(gnd),
	.datad(\pll1|state [5]),
	.cin(gnd),
	.combout(\pll1|frequency[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|frequency[3]~12 .lut_mask = 16'h0011;
defparam \pll1|frequency[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y16_N13
dffeas \pll1|frequency[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[3]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[3] .is_wysiwyg = "true";
defparam \pll1|frequency[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N11
dffeas \pll1|frequency[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[2] .is_wysiwyg = "true";
defparam \pll1|frequency[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N9
dffeas \pll1|frequency[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[1]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[1] .is_wysiwyg = "true";
defparam \pll1|frequency[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N7
dffeas \pll1|frequency[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[0]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[0] .is_wysiwyg = "true";
defparam \pll1|frequency[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N2
cycloneive_lcell_comb \ram_top4|hexa0|WideOr0~0 (
// Equation(s):
// \ram_top4|hexa0|WideOr0~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [0] & (\pll1|frequency [2] $ (\pll1|frequency [1])))) # (!\pll1|frequency [3] & (!\pll1|frequency [1] & (\pll1|frequency [2] $ (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr0~0 .lut_mask = 16'h2904;
defparam \ram_top4|hexa0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N30
cycloneive_lcell_comb \ram_top2|hexa0|WideOr0~0 (
// Equation(s):
// \ram_top2|hexa0|WideOr0~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [0] & (\pll1|frequency [2] $ (\pll1|frequency [1])))) # (!\pll1|frequency [3] & (!\pll1|frequency [1] & (\pll1|frequency [2] $ (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr0~0 .lut_mask = 16'h2904;
defparam \ram_top2|hexa0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N16
cycloneive_lcell_comb \ram_top1|hexa0|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr0~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [0] & (\pll1|frequency [2] $ (\pll1|frequency [1])))) # (!\pll1|frequency [3] & (!\pll1|frequency [1] & (\pll1|frequency [2] $ (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr0~0 .lut_mask = 16'h2904;
defparam \ram_top1|hexa0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N4
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\SW[16]~input_o  & ((\ram_top2|hexa0|WideOr0~0_combout ) # ((\SW[17]~input_o )))) # (!\SW[16]~input_o  & (((\ram_top1|hexa0|WideOr0~0_combout  & !\SW[17]~input_o ))))

	.dataa(\ram_top2|hexa0|WideOr0~0_combout ),
	.datab(\ram_top1|hexa0|WideOr0~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hF0AC;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N28
cycloneive_lcell_comb \ram_top3|hexa0|WideOr0~0 (
// Equation(s):
// \ram_top3|hexa0|WideOr0~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [0] & (\pll1|frequency [2] $ (\pll1|frequency [1])))) # (!\pll1|frequency [3] & (!\pll1|frequency [1] & (\pll1|frequency [2] $ (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr0~0 .lut_mask = 16'h2904;
defparam \ram_top3|hexa0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N14
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\SW[17]~input_o  & ((\Mux6~0_combout  & (\ram_top4|hexa0|WideOr0~0_combout )) # (!\Mux6~0_combout  & ((\ram_top3|hexa0|WideOr0~0_combout ))))) # (!\SW[17]~input_o  & (((\Mux6~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top4|hexa0|WideOr0~0_combout ),
	.datac(\Mux6~0_combout ),
	.datad(\ram_top3|hexa0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hDAD0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N24
cycloneive_lcell_comb \ram_top3|hexa0|WideOr1~0 (
// Equation(s):
// \ram_top3|hexa0|WideOr1~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [3]))) # (!\pll1|frequency [0] & (\pll1|frequency [2])))) # (!\pll1|frequency [1] & (\pll1|frequency [2] & (\pll1|frequency [3] $ (\pll1|frequency 
// [0]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [3]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top3|hexa0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N8
cycloneive_lcell_comb \ram_top1|hexa0|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr1~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [3]))) # (!\pll1|frequency [0] & (\pll1|frequency [2])))) # (!\pll1|frequency [1] & (\pll1|frequency [2] & (\pll1|frequency [0] $ (\pll1|frequency 
// [3]))))

	.dataa(\pll1|frequency [2]),
	.datab(\pll1|frequency [1]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr1~0 .lut_mask = 16'hCA28;
defparam \ram_top1|hexa0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N12
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\SW[17]~input_o  & ((\ram_top3|hexa0|WideOr1~0_combout ) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\ram_top1|hexa0|WideOr1~0_combout  & !\SW[16]~input_o ))))

	.dataa(\ram_top3|hexa0|WideOr1~0_combout ),
	.datab(\ram_top1|hexa0|WideOr1~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hF0AC;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N2
cycloneive_lcell_comb \ram_top4|hexa0|WideOr1~0 (
// Equation(s):
// \ram_top4|hexa0|WideOr1~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [3]))) # (!\pll1|frequency [0] & (\pll1|frequency [2])))) # (!\pll1|frequency [1] & (\pll1|frequency [2] & (\pll1|frequency [3] $ (\pll1|frequency 
// [0]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [3]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top4|hexa0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N14
cycloneive_lcell_comb \ram_top2|hexa0|WideOr1~0 (
// Equation(s):
// \ram_top2|hexa0|WideOr1~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [3]))) # (!\pll1|frequency [0] & (\pll1|frequency [2])))) # (!\pll1|frequency [1] & (\pll1|frequency [2] & (\pll1|frequency [3] $ (\pll1|frequency 
// [0]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [3]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top2|hexa0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N26
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout  & ((\ram_top4|hexa0|WideOr1~0_combout ) # ((!\SW[16]~input_o )))) # (!\Mux5~0_combout  & (((\ram_top2|hexa0|WideOr1~0_combout  & \SW[16]~input_o ))))

	.dataa(\Mux5~0_combout ),
	.datab(\ram_top4|hexa0|WideOr1~0_combout ),
	.datac(\ram_top2|hexa0|WideOr1~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hD8AA;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N20
cycloneive_lcell_comb \ram_top2|hexa0|WideOr2~0 (
// Equation(s):
// \ram_top2|hexa0|WideOr2~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [2] & ((\pll1|frequency [1]) # (!\pll1|frequency [0])))) # (!\pll1|frequency [3] & (!\pll1|frequency [2] & (\pll1|frequency [1] & !\pll1|frequency [0])))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr2~0 .lut_mask = 16'h8098;
defparam \ram_top2|hexa0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N24
cycloneive_lcell_comb \ram_top1|hexa0|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr2~0_combout  = (\pll1|frequency [2] & (\pll1|frequency [3] & ((\pll1|frequency [1]) # (!\pll1|frequency [0])))) # (!\pll1|frequency [2] & (\pll1|frequency [1] & (!\pll1|frequency [0] & !\pll1|frequency [3])))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr2~0 .lut_mask = 16'h8C02;
defparam \ram_top1|hexa0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N24
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|hexa0|WideOr2~0_combout )) # (!\SW[16]~input_o  & ((\ram_top1|hexa0|WideOr2~0_combout )))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top2|hexa0|WideOr2~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top1|hexa0|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hE5E0;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N8
cycloneive_lcell_comb \ram_top4|hexa0|WideOr2~0 (
// Equation(s):
// \ram_top4|hexa0|WideOr2~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [2] & ((\pll1|frequency [1]) # (!\pll1|frequency [0])))) # (!\pll1|frequency [3] & (!\pll1|frequency [2] & (\pll1|frequency [1] & !\pll1|frequency [0])))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr2~0 .lut_mask = 16'h8098;
defparam \ram_top4|hexa0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N18
cycloneive_lcell_comb \ram_top3|hexa0|WideOr2~0 (
// Equation(s):
// \ram_top3|hexa0|WideOr2~0_combout  = (\pll1|frequency [3] & (\pll1|frequency [2] & ((\pll1|frequency [1]) # (!\pll1|frequency [0])))) # (!\pll1|frequency [3] & (!\pll1|frequency [2] & (\pll1|frequency [1] & !\pll1|frequency [0])))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr2~0 .lut_mask = 16'h8098;
defparam \ram_top3|hexa0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N6
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\SW[17]~input_o  & ((\Mux4~0_combout  & (\ram_top4|hexa0|WideOr2~0_combout )) # (!\Mux4~0_combout  & ((\ram_top3|hexa0|WideOr2~0_combout ))))) # (!\SW[17]~input_o  & (\Mux4~0_combout ))

	.dataa(\SW[17]~input_o ),
	.datab(\Mux4~0_combout ),
	.datac(\ram_top4|hexa0|WideOr2~0_combout ),
	.datad(\ram_top3|hexa0|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hE6C4;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N2
cycloneive_lcell_comb \ram_top1|hexa0|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr3~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [2]))) # (!\pll1|frequency [0] & (\pll1|frequency [3] & !\pll1|frequency [2])))) # (!\pll1|frequency [1] & (!\pll1|frequency [3] & (\pll1|frequency [0] $ 
// (\pll1|frequency [2]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [3]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [2]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr3~0 .lut_mask = 16'hA118;
defparam \ram_top1|hexa0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N10
cycloneive_lcell_comb \ram_top3|hexa0|WideOr3~0 (
// Equation(s):
// \ram_top3|hexa0|WideOr3~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [2]))) # (!\pll1|frequency [0] & (\pll1|frequency [3] & !\pll1|frequency [2])))) # (!\pll1|frequency [1] & (!\pll1|frequency [3] & (\pll1|frequency [0] $ 
// (\pll1|frequency [2]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [3]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr3~0 .lut_mask = 16'hA118;
defparam \ram_top3|hexa0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N12
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o ) # (\ram_top3|hexa0|WideOr3~0_combout )))) # (!\SW[17]~input_o  & (\ram_top1|hexa0|WideOr3~0_combout  & (!\SW[16]~input_o )))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa0|WideOr3~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top3|hexa0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hAEA4;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N0
cycloneive_lcell_comb \ram_top2|hexa0|WideOr3~0 (
// Equation(s):
// \ram_top2|hexa0|WideOr3~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [2]))) # (!\pll1|frequency [0] & (\pll1|frequency [3] & !\pll1|frequency [2])))) # (!\pll1|frequency [1] & (!\pll1|frequency [3] & (\pll1|frequency [0] $ 
// (\pll1|frequency [2]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [3]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [2]),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr3~0 .lut_mask = 16'hA118;
defparam \ram_top2|hexa0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N6
cycloneive_lcell_comb \ram_top4|hexa0|WideOr3~0 (
// Equation(s):
// \ram_top4|hexa0|WideOr3~0_combout  = (\pll1|frequency [1] & ((\pll1|frequency [0] & ((\pll1|frequency [2]))) # (!\pll1|frequency [0] & (\pll1|frequency [3] & !\pll1|frequency [2])))) # (!\pll1|frequency [1] & (!\pll1|frequency [3] & (\pll1|frequency [0] $ 
// (\pll1|frequency [2]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [3]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [2]),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr3~0 .lut_mask = 16'hA118;
defparam \ram_top4|hexa0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N14
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & (((\ram_top4|hexa0|WideOr3~0_combout ) # (!\SW[16]~input_o )))) # (!\Mux3~0_combout  & (\ram_top2|hexa0|WideOr3~0_combout  & (\SW[16]~input_o )))

	.dataa(\Mux3~0_combout ),
	.datab(\ram_top2|hexa0|WideOr3~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top4|hexa0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hEA4A;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N28
cycloneive_lcell_comb \ram_top3|hexa0|WideOr4~0 (
// Equation(s):
// \ram_top3|hexa0|WideOr4~0_combout  = (\pll1|frequency [1] & (((\pll1|frequency [0] & !\pll1|frequency [3])))) # (!\pll1|frequency [1] & ((\pll1|frequency [2] & ((!\pll1|frequency [3]))) # (!\pll1|frequency [2] & (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr4~0 .lut_mask = 16'h10F4;
defparam \ram_top3|hexa0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N20
cycloneive_lcell_comb \ram_top4|hexa0|WideOr4~0 (
// Equation(s):
// \ram_top4|hexa0|WideOr4~0_combout  = (\pll1|frequency [1] & (((\pll1|frequency [0] & !\pll1|frequency [3])))) # (!\pll1|frequency [1] & ((\pll1|frequency [2] & ((!\pll1|frequency [3]))) # (!\pll1|frequency [2] & (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr4~0 .lut_mask = 16'h10F4;
defparam \ram_top4|hexa0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N2
cycloneive_lcell_comb \ram_top2|hexa0|WideOr4~0 (
// Equation(s):
// \ram_top2|hexa0|WideOr4~0_combout  = (\pll1|frequency [1] & (((\pll1|frequency [0] & !\pll1|frequency [3])))) # (!\pll1|frequency [1] & ((\pll1|frequency [2] & ((!\pll1|frequency [3]))) # (!\pll1|frequency [2] & (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr4~0 .lut_mask = 16'h10F4;
defparam \ram_top2|hexa0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N6
cycloneive_lcell_comb \ram_top1|hexa0|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr4~0_combout  = (\pll1|frequency [1] & (((\pll1|frequency [0] & !\pll1|frequency [3])))) # (!\pll1|frequency [1] & ((\pll1|frequency [2] & ((!\pll1|frequency [3]))) # (!\pll1|frequency [2] & (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr4~0 .lut_mask = 16'h10F4;
defparam \ram_top1|hexa0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N12
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|hexa0|WideOr4~0_combout )) # (!\SW[16]~input_o  & ((\ram_top1|hexa0|WideOr4~0_combout )))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top2|hexa0|WideOr4~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top1|hexa0|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hE5E0;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N22
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\SW[17]~input_o  & ((\Mux2~0_combout  & ((\ram_top4|hexa0|WideOr4~0_combout ))) # (!\Mux2~0_combout  & (\ram_top3|hexa0|WideOr4~0_combout )))) # (!\SW[17]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|hexa0|WideOr4~0_combout ),
	.datac(\ram_top4|hexa0|WideOr4~0_combout ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF588;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N0
cycloneive_lcell_comb \ram_top3|hexa0|WideOr5~0 (
// Equation(s):
// \ram_top3|hexa0|WideOr5~0_combout  = (\pll1|frequency [2] & (\pll1|frequency [0] & (\pll1|frequency [3] $ (\pll1|frequency [1])))) # (!\pll1|frequency [2] & (!\pll1|frequency [3] & ((\pll1|frequency [1]) # (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr5~0 .lut_mask = 16'h5910;
defparam \ram_top3|hexa0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N4
cycloneive_lcell_comb \ram_top1|hexa0|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr5~0_combout  = (\pll1|frequency [1] & (!\pll1|frequency [3] & ((\pll1|frequency [0]) # (!\pll1|frequency [2])))) # (!\pll1|frequency [1] & (\pll1|frequency [0] & (\pll1|frequency [2] $ (!\pll1|frequency [3]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr5~0 .lut_mask = 16'h40B2;
defparam \ram_top1|hexa0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N12
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\SW[17]~input_o  & ((\ram_top3|hexa0|WideOr5~0_combout ) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((!\SW[16]~input_o  & \ram_top1|hexa0|WideOr5~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|hexa0|WideOr5~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top1|hexa0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hADA8;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N26
cycloneive_lcell_comb \ram_top4|hexa0|WideOr5~0 (
// Equation(s):
// \ram_top4|hexa0|WideOr5~0_combout  = (\pll1|frequency [2] & (\pll1|frequency [0] & (\pll1|frequency [3] $ (\pll1|frequency [1])))) # (!\pll1|frequency [2] & (!\pll1|frequency [3] & ((\pll1|frequency [1]) # (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr5~0 .lut_mask = 16'h5910;
defparam \ram_top4|hexa0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N10
cycloneive_lcell_comb \ram_top2|hexa0|WideOr5~0 (
// Equation(s):
// \ram_top2|hexa0|WideOr5~0_combout  = (\pll1|frequency [2] & (\pll1|frequency [0] & (\pll1|frequency [3] $ (\pll1|frequency [1])))) # (!\pll1|frequency [2] & (!\pll1|frequency [3] & ((\pll1|frequency [1]) # (\pll1|frequency [0]))))

	.dataa(\pll1|frequency [3]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [1]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr5~0 .lut_mask = 16'h5910;
defparam \ram_top2|hexa0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y18_N22
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & (((\ram_top4|hexa0|WideOr5~0_combout )) # (!\SW[16]~input_o ))) # (!\Mux1~0_combout  & (\SW[16]~input_o  & ((\ram_top2|hexa0|WideOr5~0_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\ram_top4|hexa0|WideOr5~0_combout ),
	.datad(\ram_top2|hexa0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hE6A2;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N14
cycloneive_lcell_comb \ram_top1|hexa0|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa0|WideOr6~0_combout  = (\pll1|frequency [0] & ((\pll1|frequency [3]) # (\pll1|frequency [1] $ (\pll1|frequency [2])))) # (!\pll1|frequency [0] & ((\pll1|frequency [1]) # (\pll1|frequency [2] $ (\pll1|frequency [3]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \ram_top1|hexa0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N16
cycloneive_lcell_comb \ram_top1|hexa0|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa0|WideOr6~0_wirecell_combout  = !\ram_top1|hexa0|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|hexa0|WideOr6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|hexa0|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa0|WideOr6~0_wirecell .lut_mask = 16'h0F0F;
defparam \ram_top1|hexa0|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N28
cycloneive_lcell_comb \ram_top2|hexa0|WideOr6~0 (
// Equation(s):
// \ram_top2|hexa0|WideOr6~0_combout  = (\pll1|frequency [0] & ((\pll1|frequency [3]) # (\pll1|frequency [1] $ (\pll1|frequency [2])))) # (!\pll1|frequency [0] & ((\pll1|frequency [1]) # (\pll1|frequency [2] $ (\pll1|frequency [3]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [3]),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \ram_top2|hexa0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N26
cycloneive_lcell_comb \ram_top2|hexa0|WideOr6~0_wirecell (
// Equation(s):
// \ram_top2|hexa0|WideOr6~0_wirecell_combout  = !\ram_top2|hexa0|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|hexa0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top2|hexa0|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa0|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top2|hexa0|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N0
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & ((\ram_top2|hexa0|WideOr6~0_wirecell_combout ))) # (!\SW[16]~input_o  & (\ram_top1|hexa0|WideOr6~0_wirecell_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa0|WideOr6~0_wirecell_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top2|hexa0|WideOr6~0_wirecell_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hF4A4;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N10
cycloneive_lcell_comb \ram_top4|hexa0|WideOr6~0 (
// Equation(s):
// \ram_top4|hexa0|WideOr6~0_combout  = (\pll1|frequency [0] & ((\pll1|frequency [3]) # (\pll1|frequency [1] $ (\pll1|frequency [2])))) # (!\pll1|frequency [0] & ((\pll1|frequency [1]) # (\pll1|frequency [2] $ (\pll1|frequency [3]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [2]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [3]),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \ram_top4|hexa0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N8
cycloneive_lcell_comb \ram_top4|hexa0|WideOr6~0_wirecell (
// Equation(s):
// \ram_top4|hexa0|WideOr6~0_wirecell_combout  = !\ram_top4|hexa0|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|hexa0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top4|hexa0|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa0|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top4|hexa0|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y15_N8
cycloneive_lcell_comb \ram_top3|hexa0|WideOr6~0 (
// Equation(s):
// \ram_top3|hexa0|WideOr6~0_combout  = (\pll1|frequency [0] & ((\pll1|frequency [3]) # (\pll1|frequency [1] $ (\pll1|frequency [2])))) # (!\pll1|frequency [0] & ((\pll1|frequency [1]) # (\pll1|frequency [3] $ (\pll1|frequency [2]))))

	.dataa(\pll1|frequency [1]),
	.datab(\pll1|frequency [3]),
	.datac(\pll1|frequency [0]),
	.datad(\pll1|frequency [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr6~0 .lut_mask = 16'hDBEE;
defparam \ram_top3|hexa0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N18
cycloneive_lcell_comb \ram_top3|hexa0|WideOr6~0_wirecell (
// Equation(s):
// \ram_top3|hexa0|WideOr6~0_wirecell_combout  = !\ram_top3|hexa0|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|hexa0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top3|hexa0|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa0|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top3|hexa0|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y18_N26
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\SW[17]~input_o  & ((\Mux0~0_combout  & (\ram_top4|hexa0|WideOr6~0_wirecell_combout )) # (!\Mux0~0_combout  & ((\ram_top3|hexa0|WideOr6~0_wirecell_combout ))))) # (!\SW[17]~input_o  & (\Mux0~0_combout ))

	.dataa(\SW[17]~input_o ),
	.datab(\Mux0~0_combout ),
	.datac(\ram_top4|hexa0|WideOr6~0_wirecell_combout ),
	.datad(\ram_top3|hexa0|WideOr6~0_wirecell_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hE6C4;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N14
cycloneive_lcell_comb \pll1|frequency[4]~19 (
// Equation(s):
// \pll1|frequency[4]~19_combout  = (\pll1|M [4] & ((GND) # (!\pll1|frequency[3]~18 ))) # (!\pll1|M [4] & (\pll1|frequency[3]~18  $ (GND)))
// \pll1|frequency[4]~20  = CARRY((\pll1|M [4]) # (!\pll1|frequency[3]~18 ))

	.dataa(\pll1|M [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|frequency[3]~18 ),
	.combout(\pll1|frequency[4]~19_combout ),
	.cout(\pll1|frequency[4]~20 ));
// synopsys translate_off
defparam \pll1|frequency[4]~19 .lut_mask = 16'h5AAF;
defparam \pll1|frequency[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N16
cycloneive_lcell_comb \pll1|frequency[5]~21 (
// Equation(s):
// \pll1|frequency[5]~21_combout  = (\pll1|M [5] & (\pll1|frequency[4]~20  & VCC)) # (!\pll1|M [5] & (!\pll1|frequency[4]~20 ))
// \pll1|frequency[5]~22  = CARRY((!\pll1|M [5] & !\pll1|frequency[4]~20 ))

	.dataa(\pll1|M [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|frequency[4]~20 ),
	.combout(\pll1|frequency[5]~21_combout ),
	.cout(\pll1|frequency[5]~22 ));
// synopsys translate_off
defparam \pll1|frequency[5]~21 .lut_mask = 16'hA505;
defparam \pll1|frequency[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N18
cycloneive_lcell_comb \pll1|frequency[6]~23 (
// Equation(s):
// \pll1|frequency[6]~23_combout  = (\pll1|M [6] & ((GND) # (!\pll1|frequency[5]~22 ))) # (!\pll1|M [6] & (\pll1|frequency[5]~22  $ (GND)))
// \pll1|frequency[6]~24  = CARRY((\pll1|M [6]) # (!\pll1|frequency[5]~22 ))

	.dataa(\pll1|M [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|frequency[5]~22 ),
	.combout(\pll1|frequency[6]~23_combout ),
	.cout(\pll1|frequency[6]~24 ));
// synopsys translate_off
defparam \pll1|frequency[6]~23 .lut_mask = 16'h5AAF;
defparam \pll1|frequency[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y16_N19
dffeas \pll1|frequency[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[6] .is_wysiwyg = "true";
defparam \pll1|frequency[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N17
dffeas \pll1|frequency[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[5] .is_wysiwyg = "true";
defparam \pll1|frequency[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N20
cycloneive_lcell_comb \pll1|frequency[7]~25 (
// Equation(s):
// \pll1|frequency[7]~25_combout  = (\pll1|M [7] & (\pll1|frequency[6]~24  & VCC)) # (!\pll1|M [7] & (!\pll1|frequency[6]~24 ))
// \pll1|frequency[7]~26  = CARRY((!\pll1|M [7] & !\pll1|frequency[6]~24 ))

	.dataa(gnd),
	.datab(\pll1|M [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pll1|frequency[6]~24 ),
	.combout(\pll1|frequency[7]~25_combout ),
	.cout(\pll1|frequency[7]~26 ));
// synopsys translate_off
defparam \pll1|frequency[7]~25 .lut_mask = 16'hC303;
defparam \pll1|frequency[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y16_N21
dffeas \pll1|frequency[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[7]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[7] .is_wysiwyg = "true";
defparam \pll1|frequency[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y16_N15
dffeas \pll1|frequency[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[4]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[4] .is_wysiwyg = "true";
defparam \pll1|frequency[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N10
cycloneive_lcell_comb \ram_top4|hexa1|WideOr0~0 (
// Equation(s):
// \ram_top4|hexa1|WideOr0~0_combout  = (\pll1|frequency [6] & (!\pll1|frequency [5] & (\pll1|frequency [7] $ (!\pll1|frequency [4])))) # (!\pll1|frequency [6] & (\pll1|frequency [4] & (\pll1|frequency [5] $ (!\pll1|frequency [7]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr0~0 .lut_mask = 16'h6102;
defparam \ram_top4|hexa1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N2
cycloneive_lcell_comb \ram_top1|hexa1|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr0~0_combout  = (\pll1|frequency [6] & (!\pll1|frequency [5] & (\pll1|frequency [7] $ (!\pll1|frequency [4])))) # (!\pll1|frequency [6] & (\pll1|frequency [4] & (\pll1|frequency [5] $ (!\pll1|frequency [7]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr0~0 .lut_mask = 16'h6102;
defparam \ram_top1|hexa1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N28
cycloneive_lcell_comb \ram_top3|hexa1|WideOr0~0 (
// Equation(s):
// \ram_top3|hexa1|WideOr0~0_combout  = (\pll1|frequency [7] & (\pll1|frequency [4] & (\pll1|frequency [6] $ (\pll1|frequency [5])))) # (!\pll1|frequency [7] & (!\pll1|frequency [5] & (\pll1|frequency [6] $ (\pll1|frequency [4]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [5]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr0~0 .lut_mask = 16'h2904;
defparam \ram_top3|hexa1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N20
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o ) # (\ram_top3|hexa1|WideOr0~0_combout )))) # (!\SW[17]~input_o  & (\ram_top1|hexa1|WideOr0~0_combout  & (!\SW[16]~input_o )))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa1|WideOr0~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top3|hexa1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hAEA4;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N24
cycloneive_lcell_comb \ram_top2|hexa1|WideOr0~0 (
// Equation(s):
// \ram_top2|hexa1|WideOr0~0_combout  = (\pll1|frequency [6] & (!\pll1|frequency [5] & (\pll1|frequency [7] $ (!\pll1|frequency [4])))) # (!\pll1|frequency [6] & (\pll1|frequency [4] & (\pll1|frequency [5] $ (!\pll1|frequency [7]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr0~0 .lut_mask = 16'h6102;
defparam \ram_top2|hexa1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N18
cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & ((\ram_top4|hexa1|WideOr0~0_combout ) # ((!\SW[16]~input_o )))) # (!\Mux13~0_combout  & (((\SW[16]~input_o  & \ram_top2|hexa1|WideOr0~0_combout ))))

	.dataa(\ram_top4|hexa1|WideOr0~0_combout ),
	.datab(\Mux13~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top2|hexa1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hBC8C;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N12
cycloneive_lcell_comb \ram_top3|hexa1|WideOr1~0 (
// Equation(s):
// \ram_top3|hexa1|WideOr1~0_combout  = (\pll1|frequency [5] & ((\pll1|frequency [4] & ((\pll1|frequency [7]))) # (!\pll1|frequency [4] & (\pll1|frequency [6])))) # (!\pll1|frequency [5] & (\pll1|frequency [6] & (\pll1|frequency [4] $ (\pll1|frequency 
// [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr1~0 .lut_mask = 16'hAC48;
defparam \ram_top3|hexa1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N22
cycloneive_lcell_comb \ram_top4|hexa1|WideOr1~0 (
// Equation(s):
// \ram_top4|hexa1|WideOr1~0_combout  = (\pll1|frequency [7] & ((\pll1|frequency [4] & ((\pll1|frequency [5]))) # (!\pll1|frequency [4] & (\pll1|frequency [6])))) # (!\pll1|frequency [7] & (\pll1|frequency [6] & (\pll1|frequency [5] $ (\pll1|frequency 
// [4]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [5]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top4|hexa1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N12
cycloneive_lcell_comb \ram_top2|hexa1|WideOr1~0 (
// Equation(s):
// \ram_top2|hexa1|WideOr1~0_combout  = (\pll1|frequency [7] & ((\pll1|frequency [4] & ((\pll1|frequency [5]))) # (!\pll1|frequency [4] & (\pll1|frequency [6])))) # (!\pll1|frequency [7] & (\pll1|frequency [6] & (\pll1|frequency [5] $ (\pll1|frequency 
// [4]))))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [5]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top2|hexa1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N14
cycloneive_lcell_comb \ram_top1|hexa1|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr1~0_combout  = (\pll1|frequency [5] & ((\pll1|frequency [4] & ((\pll1|frequency [7]))) # (!\pll1|frequency [4] & (\pll1|frequency [6])))) # (!\pll1|frequency [5] & (\pll1|frequency [6] & (\pll1|frequency [7] $ (\pll1|frequency 
// [4]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \ram_top1|hexa1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N28
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|hexa1|WideOr1~0_combout )) # (!\SW[16]~input_o  & ((\ram_top1|hexa1|WideOr1~0_combout )))))

	.dataa(\ram_top2|hexa1|WideOr1~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top1|hexa1|WideOr1~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hEE30;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N22
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\SW[17]~input_o  & ((\Mux12~0_combout  & ((\ram_top4|hexa1|WideOr1~0_combout ))) # (!\Mux12~0_combout  & (\ram_top3|hexa1|WideOr1~0_combout )))) # (!\SW[17]~input_o  & (((\Mux12~0_combout ))))

	.dataa(\ram_top3|hexa1|WideOr1~0_combout ),
	.datab(\ram_top4|hexa1|WideOr1~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hCFA0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N8
cycloneive_lcell_comb \ram_top4|hexa1|WideOr2~0 (
// Equation(s):
// \ram_top4|hexa1|WideOr2~0_combout  = (\pll1|frequency [7] & (\pll1|frequency [6] & ((\pll1|frequency [5]) # (!\pll1|frequency [4])))) # (!\pll1|frequency [7] & (!\pll1|frequency [6] & (\pll1|frequency [5] & !\pll1|frequency [4])))

	.dataa(\pll1|frequency [7]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [5]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr2~0 .lut_mask = 16'h8098;
defparam \ram_top4|hexa1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N26
cycloneive_lcell_comb \ram_top3|hexa1|WideOr2~0 (
// Equation(s):
// \ram_top3|hexa1|WideOr2~0_combout  = (\pll1|frequency [6] & (\pll1|frequency [7] & ((\pll1|frequency [5]) # (!\pll1|frequency [4])))) # (!\pll1|frequency [6] & (\pll1|frequency [5] & (!\pll1|frequency [7] & !\pll1|frequency [4])))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr2~0 .lut_mask = 16'h80A4;
defparam \ram_top3|hexa1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N8
cycloneive_lcell_comb \ram_top1|hexa1|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr2~0_combout  = (\pll1|frequency [6] & (\pll1|frequency [7] & ((\pll1|frequency [5]) # (!\pll1|frequency [4])))) # (!\pll1|frequency [6] & (\pll1|frequency [5] & (!\pll1|frequency [7] & !\pll1|frequency [4])))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr2~0 .lut_mask = 16'h80A4;
defparam \ram_top1|hexa1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N16
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\SW[17]~input_o  & ((\ram_top3|hexa1|WideOr2~0_combout ) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\ram_top1|hexa1|WideOr2~0_combout  & !\SW[16]~input_o ))))

	.dataa(\ram_top3|hexa1|WideOr2~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top1|hexa1|WideOr2~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hCCB8;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N6
cycloneive_lcell_comb \ram_top2|hexa1|WideOr2~0 (
// Equation(s):
// \ram_top2|hexa1|WideOr2~0_combout  = (\pll1|frequency [6] & (\pll1|frequency [7] & ((\pll1|frequency [5]) # (!\pll1|frequency [4])))) # (!\pll1|frequency [6] & (\pll1|frequency [5] & (!\pll1|frequency [7] & !\pll1|frequency [4])))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr2~0 .lut_mask = 16'h80A4;
defparam \ram_top2|hexa1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N14
cycloneive_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux11~0_combout  & ((\ram_top4|hexa1|WideOr2~0_combout ) # ((!\SW[16]~input_o )))) # (!\Mux11~0_combout  & (((\ram_top2|hexa1|WideOr2~0_combout  & \SW[16]~input_o ))))

	.dataa(\ram_top4|hexa1|WideOr2~0_combout ),
	.datab(\Mux11~0_combout ),
	.datac(\ram_top2|hexa1|WideOr2~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hB8CC;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N16
cycloneive_lcell_comb \ram_top4|hexa1|WideOr3~0 (
// Equation(s):
// \ram_top4|hexa1|WideOr3~0_combout  = (\pll1|frequency [5] & ((\pll1|frequency [6] & ((\pll1|frequency [4]))) # (!\pll1|frequency [6] & (\pll1|frequency [7] & !\pll1|frequency [4])))) # (!\pll1|frequency [5] & (!\pll1|frequency [7] & (\pll1|frequency [6] $ 
// (\pll1|frequency [4]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr3~0 .lut_mask = 16'h8942;
defparam \ram_top4|hexa1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N4
cycloneive_lcell_comb \ram_top3|hexa1|WideOr3~0 (
// Equation(s):
// \ram_top3|hexa1|WideOr3~0_combout  = (\pll1|frequency [5] & ((\pll1|frequency [6] & ((\pll1|frequency [4]))) # (!\pll1|frequency [6] & (\pll1|frequency [7] & !\pll1|frequency [4])))) # (!\pll1|frequency [5] & (!\pll1|frequency [7] & (\pll1|frequency [6] $ 
// (\pll1|frequency [4]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr3~0 .lut_mask = 16'h8942;
defparam \ram_top3|hexa1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N14
cycloneive_lcell_comb \ram_top1|hexa1|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr3~0_combout  = (\pll1|frequency [5] & ((\pll1|frequency [6] & ((\pll1|frequency [4]))) # (!\pll1|frequency [6] & (\pll1|frequency [7] & !\pll1|frequency [4])))) # (!\pll1|frequency [5] & (!\pll1|frequency [7] & (\pll1|frequency [6] $ 
// (\pll1|frequency [4]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr3~0 .lut_mask = 16'h8942;
defparam \ram_top1|hexa1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N12
cycloneive_lcell_comb \ram_top2|hexa1|WideOr3~0 (
// Equation(s):
// \ram_top2|hexa1|WideOr3~0_combout  = (\pll1|frequency [5] & ((\pll1|frequency [6] & ((\pll1|frequency [4]))) # (!\pll1|frequency [6] & (\pll1|frequency [7] & !\pll1|frequency [4])))) # (!\pll1|frequency [5] & (!\pll1|frequency [7] & (\pll1|frequency [6] $ 
// (\pll1|frequency [4]))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr3~0 .lut_mask = 16'h8942;
defparam \ram_top2|hexa1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N28
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\SW[17]~input_o  & (\SW[16]~input_o )) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & ((\ram_top2|hexa1|WideOr3~0_combout ))) # (!\SW[16]~input_o  & (\ram_top1|hexa1|WideOr3~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\ram_top1|hexa1|WideOr3~0_combout ),
	.datad(\ram_top2|hexa1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hDC98;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N30
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\SW[17]~input_o  & ((\Mux10~0_combout  & (\ram_top4|hexa1|WideOr3~0_combout )) # (!\Mux10~0_combout  & ((\ram_top3|hexa1|WideOr3~0_combout ))))) # (!\SW[17]~input_o  & (((\Mux10~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top4|hexa1|WideOr3~0_combout ),
	.datac(\ram_top3|hexa1|WideOr3~0_combout ),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hDDA0;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N22
cycloneive_lcell_comb \ram_top4|hexa1|WideOr4~0 (
// Equation(s):
// \ram_top4|hexa1|WideOr4~0_combout  = (\pll1|frequency [5] & (((!\pll1|frequency [7] & \pll1|frequency [4])))) # (!\pll1|frequency [5] & ((\pll1|frequency [6] & (!\pll1|frequency [7])) # (!\pll1|frequency [6] & ((\pll1|frequency [4])))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr4~0 .lut_mask = 16'h1F02;
defparam \ram_top4|hexa1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N24
cycloneive_lcell_comb \ram_top2|hexa1|WideOr4~0 (
// Equation(s):
// \ram_top2|hexa1|WideOr4~0_combout  = (\pll1|frequency [5] & (((!\pll1|frequency [7] & \pll1|frequency [4])))) # (!\pll1|frequency [5] & ((\pll1|frequency [6] & (!\pll1|frequency [7])) # (!\pll1|frequency [6] & ((\pll1|frequency [4])))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr4~0 .lut_mask = 16'h1F02;
defparam \ram_top2|hexa1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N12
cycloneive_lcell_comb \ram_top1|hexa1|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr4~0_combout  = (\pll1|frequency [5] & (((!\pll1|frequency [7] & \pll1|frequency [4])))) # (!\pll1|frequency [5] & ((\pll1|frequency [6] & (!\pll1|frequency [7])) # (!\pll1|frequency [6] & ((\pll1|frequency [4])))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr4~0 .lut_mask = 16'h1F02;
defparam \ram_top1|hexa1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N28
cycloneive_lcell_comb \ram_top3|hexa1|WideOr4~0 (
// Equation(s):
// \ram_top3|hexa1|WideOr4~0_combout  = (\pll1|frequency [5] & (((!\pll1|frequency [7] & \pll1|frequency [4])))) # (!\pll1|frequency [5] & ((\pll1|frequency [6] & (!\pll1|frequency [7])) # (!\pll1|frequency [6] & ((\pll1|frequency [4])))))

	.dataa(\pll1|frequency [6]),
	.datab(\pll1|frequency [5]),
	.datac(\pll1|frequency [7]),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr4~0 .lut_mask = 16'h1F02;
defparam \ram_top3|hexa1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N20
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\SW[17]~input_o  & (((\ram_top3|hexa1|WideOr4~0_combout ) # (\SW[16]~input_o )))) # (!\SW[17]~input_o  & (\ram_top1|hexa1|WideOr4~0_combout  & ((!\SW[16]~input_o ))))

	.dataa(\ram_top1|hexa1|WideOr4~0_combout ),
	.datab(\ram_top3|hexa1|WideOr4~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hF0CA;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y15_N0
cycloneive_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\SW[16]~input_o  & ((\Mux9~0_combout  & (\ram_top4|hexa1|WideOr4~0_combout )) # (!\Mux9~0_combout  & ((\ram_top2|hexa1|WideOr4~0_combout ))))) # (!\SW[16]~input_o  & (((\Mux9~0_combout ))))

	.dataa(\ram_top4|hexa1|WideOr4~0_combout ),
	.datab(\ram_top2|hexa1|WideOr4~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hAFC0;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N24
cycloneive_lcell_comb \ram_top1|hexa1|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr5~0_combout  = (\pll1|frequency [5] & (!\pll1|frequency [7] & ((\pll1|frequency [4]) # (!\pll1|frequency [6])))) # (!\pll1|frequency [5] & (\pll1|frequency [4] & (\pll1|frequency [6] $ (!\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr5~0 .lut_mask = 16'h40B2;
defparam \ram_top1|hexa1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N22
cycloneive_lcell_comb \ram_top2|hexa1|WideOr5~0 (
// Equation(s):
// \ram_top2|hexa1|WideOr5~0_combout  = (\pll1|frequency [5] & (!\pll1|frequency [7] & ((\pll1|frequency [4]) # (!\pll1|frequency [6])))) # (!\pll1|frequency [5] & (\pll1|frequency [4] & (\pll1|frequency [6] $ (!\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr5~0 .lut_mask = 16'h40B2;
defparam \ram_top2|hexa1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N16
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & ((\ram_top2|hexa1|WideOr5~0_combout ))) # (!\SW[16]~input_o  & (\ram_top1|hexa1|WideOr5~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa1|WideOr5~0_combout ),
	.datac(\ram_top2|hexa1|WideOr5~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hFA44;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N8
cycloneive_lcell_comb \ram_top4|hexa1|WideOr5~0 (
// Equation(s):
// \ram_top4|hexa1|WideOr5~0_combout  = (\pll1|frequency [5] & (!\pll1|frequency [7] & ((\pll1|frequency [4]) # (!\pll1|frequency [6])))) # (!\pll1|frequency [5] & (\pll1|frequency [4] & (\pll1|frequency [6] $ (!\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr5~0 .lut_mask = 16'h40B2;
defparam \ram_top4|hexa1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N18
cycloneive_lcell_comb \ram_top3|hexa1|WideOr5~0 (
// Equation(s):
// \ram_top3|hexa1|WideOr5~0_combout  = (\pll1|frequency [5] & (!\pll1|frequency [7] & ((\pll1|frequency [4]) # (!\pll1|frequency [6])))) # (!\pll1|frequency [5] & (\pll1|frequency [4] & (\pll1|frequency [6] $ (!\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr5~0 .lut_mask = 16'h40B2;
defparam \ram_top3|hexa1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N26
cycloneive_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\SW[17]~input_o  & ((\Mux8~0_combout  & (\ram_top4|hexa1|WideOr5~0_combout )) # (!\Mux8~0_combout  & ((\ram_top3|hexa1|WideOr5~0_combout ))))) # (!\SW[17]~input_o  & (\Mux8~0_combout ))

	.dataa(\SW[17]~input_o ),
	.datab(\Mux8~0_combout ),
	.datac(\ram_top4|hexa1|WideOr5~0_combout ),
	.datad(\ram_top3|hexa1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hE6C4;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N20
cycloneive_lcell_comb \ram_top4|hexa1|WideOr6~0 (
// Equation(s):
// \ram_top4|hexa1|WideOr6~0_combout  = (\pll1|frequency [4] & ((\pll1|frequency [7]) # (\pll1|frequency [5] $ (\pll1|frequency [6])))) # (!\pll1|frequency [4] & ((\pll1|frequency [5]) # (\pll1|frequency [6] $ (\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \ram_top4|hexa1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N30
cycloneive_lcell_comb \ram_top4|hexa1|WideOr6~0_wirecell (
// Equation(s):
// \ram_top4|hexa1|WideOr6~0_wirecell_combout  = !\ram_top4|hexa1|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|hexa1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top4|hexa1|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa1|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top4|hexa1|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N4
cycloneive_lcell_comb \ram_top3|hexa1|WideOr6~0 (
// Equation(s):
// \ram_top3|hexa1|WideOr6~0_combout  = (\pll1|frequency [4] & ((\pll1|frequency [7]) # (\pll1|frequency [5] $ (\pll1|frequency [6])))) # (!\pll1|frequency [4] & ((\pll1|frequency [5]) # (\pll1|frequency [6] $ (\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \ram_top3|hexa1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N2
cycloneive_lcell_comb \ram_top3|hexa1|WideOr6~0_wirecell (
// Equation(s):
// \ram_top3|hexa1|WideOr6~0_wirecell_combout  = !\ram_top3|hexa1|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|hexa1|WideOr6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|hexa1|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa1|WideOr6~0_wirecell .lut_mask = 16'h0F0F;
defparam \ram_top3|hexa1|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N6
cycloneive_lcell_comb \ram_top1|hexa1|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa1|WideOr6~0_combout  = (\pll1|frequency [4] & ((\pll1|frequency [7]) # (\pll1|frequency [5] $ (\pll1|frequency [6])))) # (!\pll1|frequency [4] & ((\pll1|frequency [5]) # (\pll1|frequency [6] $ (\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \ram_top1|hexa1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N8
cycloneive_lcell_comb \ram_top1|hexa1|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa1|WideOr6~0_wirecell_combout  = !\ram_top1|hexa1|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|hexa1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|hexa1|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa1|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|hexa1|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N0
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\SW[17]~input_o  & ((\ram_top3|hexa1|WideOr6~0_wirecell_combout ) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\ram_top1|hexa1|WideOr6~0_wirecell_combout  & !\SW[16]~input_o ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|hexa1|WideOr6~0_wirecell_combout ),
	.datac(\ram_top1|hexa1|WideOr6~0_wirecell_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hAAD8;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N28
cycloneive_lcell_comb \ram_top2|hexa1|WideOr6~0 (
// Equation(s):
// \ram_top2|hexa1|WideOr6~0_combout  = (\pll1|frequency [4] & ((\pll1|frequency [7]) # (\pll1|frequency [5] $ (\pll1|frequency [6])))) # (!\pll1|frequency [4] & ((\pll1|frequency [5]) # (\pll1|frequency [6] $ (\pll1|frequency [7]))))

	.dataa(\pll1|frequency [5]),
	.datab(\pll1|frequency [6]),
	.datac(\pll1|frequency [4]),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \ram_top2|hexa1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N14
cycloneive_lcell_comb \ram_top2|hexa1|WideOr6~0_wirecell (
// Equation(s):
// \ram_top2|hexa1|WideOr6~0_wirecell_combout  = !\ram_top2|hexa1|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|hexa1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top2|hexa1|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa1|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top2|hexa1|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N10
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\ram_top4|hexa1|WideOr6~0_wirecell_combout ) # ((!\SW[16]~input_o )))) # (!\Mux7~0_combout  & (((\ram_top2|hexa1|WideOr6~0_wirecell_combout  & \SW[16]~input_o ))))

	.dataa(\ram_top4|hexa1|WideOr6~0_wirecell_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\ram_top2|hexa1|WideOr6~0_wirecell_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hB8CC;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N22
cycloneive_lcell_comb \pll1|frequency[8]~27 (
// Equation(s):
// \pll1|frequency[8]~27_combout  = \pll1|frequency[7]~26  $ (\pll1|M [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pll1|M [8]),
	.cin(\pll1|frequency[7]~26 ),
	.combout(\pll1|frequency[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pll1|frequency[8]~27 .lut_mask = 16'h0FF0;
defparam \pll1|frequency[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y16_N23
dffeas \pll1|frequency[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pll1|frequency[8]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\pll1|state [4]),
	.ena(\pll1|frequency[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pll1|frequency [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pll1|frequency[8] .is_wysiwyg = "true";
defparam \pll1|frequency[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N4
cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\SW[16]~input_o  & ((\pll1|frequency [8]) # ((\SW[17]~input_o )))) # (!\SW[16]~input_o  & (((!\SW[17]~input_o  & \pll1|frequency [8]))))

	.dataa(\SW[16]~input_o ),
	.datab(\pll1|frequency [8]),
	.datac(\SW[17]~input_o ),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hADA8;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N6
cycloneive_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux20~0_combout  & ((\pll1|frequency [8]) # ((!\SW[17]~input_o )))) # (!\Mux20~0_combout  & (((\SW[17]~input_o  & \pll1|frequency [8]))))

	.dataa(\Mux20~0_combout ),
	.datab(\pll1|frequency [8]),
	.datac(\SW[17]~input_o ),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hDA8A;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N6
cycloneive_lcell_comb \ram_top2|~GND (
// Equation(s):
// \ram_top2|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|~GND .lut_mask = 16'h0000;
defparam \ram_top2|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y13_N4
cycloneive_lcell_comb \ram_top3|~GND (
// Equation(s):
// \ram_top3|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|~GND .lut_mask = 16'h0000;
defparam \ram_top3|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N2
cycloneive_lcell_comb \ram_top1|~GND (
// Equation(s):
// \ram_top1|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|~GND .lut_mask = 16'h0000;
defparam \ram_top1|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N26
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\SW[16]~input_o  & (\SW[17]~input_o )) # (!\SW[16]~input_o  & ((\SW[17]~input_o  & (\ram_top3|~GND~combout )) # (!\SW[17]~input_o  & ((\ram_top1|~GND~combout )))))

	.dataa(\SW[16]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top3|~GND~combout ),
	.datad(\ram_top1|~GND~combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hD9C8;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N22
cycloneive_lcell_comb \ram_top4|~GND (
// Equation(s):
// \ram_top4|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|~GND .lut_mask = 16'h0000;
defparam \ram_top4|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N0
cycloneive_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux19~0_combout  & (((\ram_top4|~GND~combout ) # (!\SW[16]~input_o )))) # (!\Mux19~0_combout  & (\ram_top2|~GND~combout  & ((\SW[16]~input_o ))))

	.dataa(\ram_top2|~GND~combout ),
	.datab(\Mux19~0_combout ),
	.datac(\ram_top4|~GND~combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hE2CC;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N10
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|~GND~combout )) # (!\SW[16]~input_o  & ((\ram_top1|~GND~combout )))))

	.dataa(\ram_top2|~GND~combout ),
	.datab(\ram_top1|~GND~combout ),
	.datac(\SW[17]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hFA0C;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N4
cycloneive_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\SW[17]~input_o  & ((\Mux18~0_combout  & (\ram_top4|~GND~combout )) # (!\Mux18~0_combout  & ((\ram_top3|~GND~combout ))))) # (!\SW[17]~input_o  & (((\Mux18~0_combout ))))

	.dataa(\ram_top4|~GND~combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top3|~GND~combout ),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hBBC0;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N24
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\SW[17]~input_o  & ((\pll1|frequency [8]) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\pll1|frequency [8] & !\SW[16]~input_o ))))

	.dataa(\SW[17]~input_o ),
	.datab(\pll1|frequency [8]),
	.datac(\pll1|frequency [8]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hAAD8;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N26
cycloneive_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux17~0_combout  & (((\pll1|frequency [8]) # (!\SW[16]~input_o )))) # (!\Mux17~0_combout  & (\pll1|frequency [8] & ((\SW[16]~input_o ))))

	.dataa(\pll1|frequency [8]),
	.datab(\Mux17~0_combout ),
	.datac(\pll1|frequency [8]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hE2CC;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N12
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\SW[16]~input_o  & (((\SW[17]~input_o ) # (\pll1|frequency [8])))) # (!\SW[16]~input_o  & (\pll1|frequency [8] & (!\SW[17]~input_o )))

	.dataa(\SW[16]~input_o ),
	.datab(\pll1|frequency [8]),
	.datac(\SW[17]~input_o ),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hAEA4;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N30
cycloneive_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout  & (((\pll1|frequency [8]) # (!\SW[17]~input_o )))) # (!\Mux16~0_combout  & (\pll1|frequency [8] & (\SW[17]~input_o )))

	.dataa(\Mux16~0_combout ),
	.datab(\pll1|frequency [8]),
	.datac(\SW[17]~input_o ),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hEA4A;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N8
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\SW[16]~input_o  & (((\SW[17]~input_o )))) # (!\SW[16]~input_o  & ((\SW[17]~input_o  & (\pll1|frequency [8])) # (!\SW[17]~input_o  & ((\pll1|frequency [8])))))

	.dataa(\SW[16]~input_o ),
	.datab(\pll1|frequency [8]),
	.datac(\SW[17]~input_o ),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hE5E0;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N18
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\SW[16]~input_o  & ((\Mux15~0_combout  & ((\pll1|frequency [8]))) # (!\Mux15~0_combout  & (\pll1|frequency [8])))) # (!\SW[16]~input_o  & (((\Mux15~0_combout ))))

	.dataa(\SW[16]~input_o ),
	.datab(\pll1|frequency [8]),
	.datac(\Mux15~0_combout ),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hF858;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N10
cycloneive_lcell_comb \ram_top3|~VCC (
// Equation(s):
// \ram_top3|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|~VCC .lut_mask = 16'hFFFF;
defparam \ram_top3|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y16_N24
cycloneive_lcell_comb \ram_top4|~VCC (
// Equation(s):
// \ram_top4|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|~VCC .lut_mask = 16'hFFFF;
defparam \ram_top4|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y56_N16
cycloneive_lcell_comb \ram_top1|~VCC (
// Equation(s):
// \ram_top1|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|~VCC .lut_mask = 16'hFFFF;
defparam \ram_top1|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N20
cycloneive_lcell_comb \ram_top2|~VCC (
// Equation(s):
// \ram_top2|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|~VCC .lut_mask = 16'hFFFF;
defparam \ram_top2|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N0
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\SW[16]~input_o  & ((\SW[17]~input_o ) # ((\ram_top2|~VCC~combout )))) # (!\SW[16]~input_o  & (!\SW[17]~input_o  & (\ram_top1|~VCC~combout )))

	.dataa(\SW[16]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top1|~VCC~combout ),
	.datad(\ram_top2|~VCC~combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hBA98;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N2
cycloneive_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\SW[17]~input_o  & ((\Mux14~0_combout  & ((\ram_top4|~VCC~combout ))) # (!\Mux14~0_combout  & (\ram_top3|~VCC~combout )))) # (!\SW[17]~input_o  & (((\Mux14~0_combout ))))

	.dataa(\ram_top3|~VCC~combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top4|~VCC~combout ),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hF388;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N10
cycloneive_lcell_comb \ram_top1|fail_freq~5 (
// Equation(s):
// \ram_top1|fail_freq~5_combout  = (\pll1|frequency [1] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [1]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~5 .lut_mask = 16'h00F0;
defparam \ram_top1|fail_freq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N26
cycloneive_lcell_comb \ram_top1|fail_freq[1]~feeder (
// Equation(s):
// \ram_top1|fail_freq[1]~feeder_combout  = \ram_top1|fail_freq~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|fail_freq~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[1]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top1|fail_freq[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N16
cycloneive_lcell_comb \ram_top1|fail_freq~9 (
// Equation(s):
// \ram_top1|fail_freq~9_combout  = (\pll1|frequency [5] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [5]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~9 .lut_mask = 16'h00F0;
defparam \ram_top1|fail_freq~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N10
cycloneive_lcell_comb \ram_top1|fail_freq[5]~feeder (
// Equation(s):
// \ram_top1|fail_freq[5]~feeder_combout  = \ram_top1|fail_freq~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|fail_freq~9_combout ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[5]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|fail_freq[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N11
dffeas \ram_top1|fail_freq[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[5] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y17_N2
cycloneive_lcell_comb \ram_top1|capture_errors~0 (
// Equation(s):
// \ram_top1|capture_errors~0_combout  = (!\ram_top1|state [1] & (\pll1|freq_ready~q  & !\ram_top1|state [0]))

	.dataa(\ram_top1|state [1]),
	.datab(\pll1|freq_ready~q ),
	.datac(\ram_top1|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|capture_errors~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|capture_errors~0 .lut_mask = 16'h0404;
defparam \ram_top1|capture_errors~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y17_N3
dffeas \ram_top1|capture_errors (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|capture_errors~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|capture_errors~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|capture_errors .is_wysiwyg = "true";
defparam \ram_top1|capture_errors .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N12
cycloneive_lcell_comb \ram_top1|fail_freq~11 (
// Equation(s):
// \ram_top1|fail_freq~11_combout  = (\pll1|frequency [7] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [7]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~11 .lut_mask = 16'h00F0;
defparam \ram_top1|fail_freq~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N18
cycloneive_lcell_comb \ram_top1|fail_freq[7]~feeder (
// Equation(s):
// \ram_top1|fail_freq[7]~feeder_combout  = \ram_top1|fail_freq~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|fail_freq~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[7]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top1|fail_freq[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N19
dffeas \ram_top1|fail_freq[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[7] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N4
cycloneive_lcell_comb \ram_top1|fail_freq~12 (
// Equation(s):
// \ram_top1|fail_freq~12_combout  = (\pll1|frequency [8] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [8]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~12 .lut_mask = 16'h00F0;
defparam \ram_top1|fail_freq~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N8
cycloneive_lcell_comb \ram_top1|fail_freq[8]~feeder (
// Equation(s):
// \ram_top1|fail_freq[8]~feeder_combout  = \ram_top1|fail_freq~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|fail_freq~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[8]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top1|fail_freq[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N9
dffeas \ram_top1|fail_freq[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[8] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N24
cycloneive_lcell_comb \ram_top1|fail_freq~6 (
// Equation(s):
// \ram_top1|fail_freq~6_combout  = (\pll1|frequency [2] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [2]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~6 .lut_mask = 16'h00F0;
defparam \ram_top1|fail_freq~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N12
cycloneive_lcell_comb \ram_top1|fail_freq[2]~feeder (
// Equation(s):
// \ram_top1|fail_freq[2]~feeder_combout  = \ram_top1|fail_freq~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|fail_freq~6_combout ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|fail_freq[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N13
dffeas \ram_top1|fail_freq[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[2] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N18
cycloneive_lcell_comb \ram_top1|fail_freq~7 (
// Equation(s):
// \ram_top1|fail_freq~7_combout  = (\pll1|frequency [3] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [3]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~7 .lut_mask = 16'h00F0;
defparam \ram_top1|fail_freq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N30
cycloneive_lcell_comb \ram_top1|fail_freq[3]~feeder (
// Equation(s):
// \ram_top1|fail_freq[3]~feeder_combout  = \ram_top1|fail_freq~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|fail_freq~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[3]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top1|fail_freq[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N31
dffeas \ram_top1|fail_freq[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[3] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N8
cycloneive_lcell_comb \ram_top1|fail_freq~8 (
// Equation(s):
// \ram_top1|fail_freq~8_combout  = (\pll1|frequency [4] & !\SW[0]~input_o )

	.dataa(\pll1|frequency [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~8 .lut_mask = 16'h00AA;
defparam \ram_top1|fail_freq~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N24
cycloneive_lcell_comb \ram_top1|fail_freq[4]~feeder (
// Equation(s):
// \ram_top1|fail_freq[4]~feeder_combout  = \ram_top1|fail_freq~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|fail_freq~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[4]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top1|fail_freq[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N25
dffeas \ram_top1|fail_freq[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[4] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N26
cycloneive_lcell_comb \ram_top1|fail_freq[2]~1 (
// Equation(s):
// \ram_top1|fail_freq[2]~1_combout  = (\ram_top1|fail_freq [1]) # ((\ram_top1|fail_freq [2]) # ((\ram_top1|fail_freq [3]) # (\ram_top1|fail_freq [4])))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[2]~1 .lut_mask = 16'hFFFE;
defparam \ram_top1|fail_freq[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y17_N30
cycloneive_lcell_comb \ram_top1|fail_freq~10 (
// Equation(s):
// \ram_top1|fail_freq~10_combout  = (\pll1|frequency [6] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\pll1|frequency [6]),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~10 .lut_mask = 16'h00CC;
defparam \ram_top1|fail_freq~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N28
cycloneive_lcell_comb \ram_top1|fail_freq[6]~feeder (
// Equation(s):
// \ram_top1|fail_freq[6]~feeder_combout  = \ram_top1|fail_freq~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|fail_freq~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[6]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top1|fail_freq[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N29
dffeas \ram_top1|fail_freq[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[6] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N8
cycloneive_lcell_comb \ram_top1|fail_freq[2]~2 (
// Equation(s):
// \ram_top1|fail_freq[2]~2_combout  = (\ram_top1|fail_freq [7]) # ((\ram_top1|fail_freq [8]) # ((\ram_top1|fail_freq[2]~1_combout ) # (\ram_top1|fail_freq [6])))

	.dataa(\ram_top1|fail_freq [7]),
	.datab(\ram_top1|fail_freq [8]),
	.datac(\ram_top1|fail_freq[2]~1_combout ),
	.datad(\ram_top1|fail_freq [6]),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[2]~2 .lut_mask = 16'hFFFE;
defparam \ram_top1|fail_freq[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N20
cycloneive_lcell_comb \ram_top1|fail_freq~0 (
// Equation(s):
// \ram_top1|fail_freq~0_combout  = (\pll1|frequency [0] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [0]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq~0 .lut_mask = 16'h00F0;
defparam \ram_top1|fail_freq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N4
cycloneive_lcell_comb \ram_top1|fail_freq[0]~feeder (
// Equation(s):
// \ram_top1|fail_freq[0]~feeder_combout  = \ram_top1|fail_freq~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|fail_freq~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|fail_freq[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N5
dffeas \ram_top1|fail_freq[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[0] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N22
cycloneive_lcell_comb \ram_top1|fail_freq[2]~3 (
// Equation(s):
// \ram_top1|fail_freq[2]~3_combout  = (\ram_top1|fail_freq [5]) # (((\ram_top1|fail_freq[2]~2_combout ) # (\ram_top1|fail_freq [0])) # (!\ram_top1|capture_errors~q ))

	.dataa(\ram_top1|fail_freq [5]),
	.datab(\ram_top1|capture_errors~q ),
	.datac(\ram_top1|fail_freq[2]~2_combout ),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[2]~3 .lut_mask = 16'hFFFB;
defparam \ram_top1|fail_freq[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N8
cycloneive_lcell_comb \ram_top1|RAM_Controller1|address[9]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|address[9]~0_combout  = !\ram_top1|RAM_Controller1|address [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|address[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[9]~0 .lut_mask = 16'h0F0F;
defparam \ram_top1|RAM_Controller1|address[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N9
dffeas \ram_top1|RAM_Controller1|address[9] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|address[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|address[9] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N5
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N14
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_even[4]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_even[4]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [4]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y63_N15
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y67_N3
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|q_even [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_two[1]~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_two[1]~1_combout  = !\ram_top1|RAM_Controller1|check_evenb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_evenb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N5
dffeas \ram_top1|RAM_Controller1|check_evena|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N6
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N7
dffeas \ram_top1|RAM_Controller1|RAM1|q_fast[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_fast [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_fast[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N4
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_even[3]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_even[3]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [3]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y63_N5
dffeas \ram_top1|RAM_Controller1|RAM1|q_even[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_even [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_even[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|errors_one[1]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_even [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_even [3]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N13
dffeas \ram_top1|RAM_Controller1|check_evenb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N18
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|errors_two[0]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|errors_two[0]~0_combout  = !\ram_top1|RAM_Controller1|check_evenb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_evenb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N19
dffeas \ram_top1|RAM_Controller1|check_evena|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N22
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evenb|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evenb|total_error~0_combout  = (!\ram_top1|RAM_Controller1|check_evena|errors_two [0]) # (!\ram_top1|RAM_Controller1|check_evena|errors_two [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_evena|errors_two [1]),
	.datad(\ram_top1|RAM_Controller1|check_evena|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evenb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|total_error~0 .lut_mask = 16'h0FFF;
defparam \ram_top1|RAM_Controller1|check_evenb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N23
dffeas \ram_top1|RAM_Controller1|check_evenb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evenb|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evenb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evenb|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evenb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N0
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_evena|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_evena|total_error~0_combout  = (\ram_top1|RAM_Controller1|check_evena|errors_two [1]) # (\ram_top1|RAM_Controller1|check_evena|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_evena|errors_two [1]),
	.datad(\ram_top1|RAM_Controller1|check_evena|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_evena|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|check_evena|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y67_N1
dffeas \ram_top1|RAM_Controller1|check_evena|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_evena|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_evena|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_evena|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_evena|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y67_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|error_1 (
// Equation(s):
// \ram_top1|RAM_Controller1|error_1~combout  = LCELL((\ram_top1|RAM_Controller1|check_evenb|total_error~q  & \ram_top1|RAM_Controller1|check_evena|total_error~q ))

	.dataa(\ram_top1|RAM_Controller1|check_evenb|total_error~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_evena|total_error~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|error_1~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|error_1 .lut_mask = 16'hAA00;
defparam \ram_top1|RAM_Controller1|error_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X77_Y63_N13
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|RAM1|q_fast [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[4] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N24
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_one[2]~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_one[2]~1_combout  = !\ram_top1|RAM_Controller1|RAM1|q_odd [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd [4]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[2]~1 .lut_mask = 16'h00FF;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N25
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N28
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_two[1]~1 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_two[1]~1_combout  = !\ram_top1|RAM_Controller1|check_oddb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_oddb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N30
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_two[1]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_two[1]~feeder_combout  = \ram_top1|RAM_Controller1|check_odda|errors_two[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_two[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y63_N31
dffeas \ram_top1|RAM_Controller1|check_odda|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_two[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N18
cycloneive_lcell_comb \ram_top1|RAM_Controller1|RAM1|q_odd[3]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|RAM1|q_odd[3]~feeder_combout  = \ram_top1|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_fast [3]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N19
dffeas \ram_top1|RAM_Controller1|RAM1|q_odd[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|RAM1|q_odd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|RAM1|q_odd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N10
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|errors_one[1]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|errors_one[1]~0_combout  = !\ram_top1|RAM_Controller1|RAM1|q_odd [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|q_odd [3]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[1]~0 .lut_mask = 16'h00FF;
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y63_N11
dffeas \ram_top1|RAM_Controller1|check_oddb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N26
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_two[0]~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_two[0]~0_combout  = !\ram_top1|RAM_Controller1|check_oddb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_oddb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N12
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|errors_two[0]~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|errors_two[0]~feeder_combout  = \ram_top1|RAM_Controller1|check_odda|errors_two[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|errors_two[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y63_N13
dffeas \ram_top1|RAM_Controller1|check_odda|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|errors_two[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N22
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_oddb|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_oddb|total_error~0_combout  = (!\ram_top1|RAM_Controller1|check_odda|errors_two [0]) # (!\ram_top1|RAM_Controller1|check_odda|errors_two [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_odda|errors_two [1]),
	.datad(\ram_top1|RAM_Controller1|check_odda|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_oddb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|total_error~0 .lut_mask = 16'h0FFF;
defparam \ram_top1|RAM_Controller1|check_oddb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N3
dffeas \ram_top1|RAM_Controller1|check_oddb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top1|RAM_Controller1|check_oddb|total_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_oddb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_oddb|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_oddb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N28
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|total_error~0 (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|total_error~0_combout  = (\ram_top1|RAM_Controller1|check_odda|errors_two [1]) # (\ram_top1|RAM_Controller1|check_odda|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_odda|errors_two [1]),
	.datad(\ram_top1|RAM_Controller1|check_odda|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top1|RAM_Controller1|check_odda|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N20
cycloneive_lcell_comb \ram_top1|RAM_Controller1|check_odda|total_error~feeder (
// Equation(s):
// \ram_top1|RAM_Controller1|check_odda|total_error~feeder_combout  = \ram_top1|RAM_Controller1|check_odda|total_error~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|check_odda|total_error~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|check_odda|total_error~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|total_error~feeder .lut_mask = 16'hFF00;
defparam \ram_top1|RAM_Controller1|check_odda|total_error~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N21
dffeas \ram_top1|RAM_Controller1|check_odda|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top1|RAM_Controller1|check_odda|total_error~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|RAM_Controller1|check_odda|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|check_odda|total_error .is_wysiwyg = "true";
defparam \ram_top1|RAM_Controller1|check_odda|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N2
cycloneive_lcell_comb \ram_top1|RAM_Controller1|error_2 (
// Equation(s):
// \ram_top1|RAM_Controller1|error_2~combout  = (\ram_top1|RAM_Controller1|check_oddb|total_error~q  & \ram_top1|RAM_Controller1|check_odda|total_error~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|check_oddb|total_error~q ),
	.datad(\ram_top1|RAM_Controller1|check_odda|total_error~q ),
	.cin(gnd),
	.combout(\ram_top1|RAM_Controller1|error_2~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|RAM_Controller1|error_2 .lut_mask = 16'hF000;
defparam \ram_top1|RAM_Controller1|error_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y60_N22
cycloneive_lcell_comb \ram_top1|fail_freq[2]~4 (
// Equation(s):
// \ram_top1|fail_freq[2]~4_combout  = (\SW[0]~input_o ) # ((!\ram_top1|fail_freq[2]~3_combout  & ((\ram_top1|RAM_Controller1|error_1~combout ) # (\ram_top1|RAM_Controller1|error_2~combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\ram_top1|fail_freq[2]~3_combout ),
	.datac(\ram_top1|RAM_Controller1|error_1~combout ),
	.datad(\ram_top1|RAM_Controller1|error_2~combout ),
	.cin(gnd),
	.combout(\ram_top1|fail_freq[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|fail_freq[2]~4 .lut_mask = 16'hBBBA;
defparam \ram_top1|fail_freq[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y60_N27
dffeas \ram_top1|fail_freq[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top1|fail_freq[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top1|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top1|fail_freq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top1|fail_freq[1] .is_wysiwyg = "true";
defparam \ram_top1|fail_freq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N20
cycloneive_lcell_comb \ram_top1|hexa3|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr0~0_combout  = (\ram_top1|fail_freq [2] & (!\ram_top1|fail_freq [1] & (\ram_top1|fail_freq [3] $ (!\ram_top1|fail_freq [0])))) # (!\ram_top1|fail_freq [2] & (\ram_top1|fail_freq [0] & (\ram_top1|fail_freq [1] $ (!\ram_top1|fail_freq 
// [3]))))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr0~0 .lut_mask = 16'h6104;
defparam \ram_top1|hexa3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N2
cycloneive_lcell_comb \ram_top3|fail_freq~5 (
// Equation(s):
// \ram_top3|fail_freq~5_combout  = (\pll1|frequency [1] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [1]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~5 .lut_mask = 16'h00F0;
defparam \ram_top3|fail_freq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N6
cycloneive_lcell_comb \ram_top3|fail_freq~9 (
// Equation(s):
// \ram_top3|fail_freq~9_combout  = (!\SW[0]~input_o  & \pll1|frequency [5])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~9 .lut_mask = 16'h3300;
defparam \ram_top3|fail_freq~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N7
dffeas \ram_top3|fail_freq[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[5] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N16
cycloneive_lcell_comb \ram_top3|fail_freq~0 (
// Equation(s):
// \ram_top3|fail_freq~0_combout  = (\pll1|frequency [0] & !\SW[0]~input_o )

	.dataa(\pll1|frequency [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~0 .lut_mask = 16'h00AA;
defparam \ram_top3|fail_freq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N17
dffeas \ram_top3|fail_freq[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[0] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y14_N30
cycloneive_lcell_comb \ram_top3|capture_errors~0 (
// Equation(s):
// \ram_top3|capture_errors~0_combout  = (\pll1|freq_ready~q  & (!\ram_top3|state [1] & !\ram_top3|state [0]))

	.dataa(gnd),
	.datab(\pll1|freq_ready~q ),
	.datac(\ram_top3|state [1]),
	.datad(\ram_top3|state [0]),
	.cin(gnd),
	.combout(\ram_top3|capture_errors~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|capture_errors~0 .lut_mask = 16'h000C;
defparam \ram_top3|capture_errors~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y14_N31
dffeas \ram_top3|capture_errors (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|capture_errors~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|capture_errors~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|capture_errors .is_wysiwyg = "true";
defparam \ram_top3|capture_errors .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N30
cycloneive_lcell_comb \ram_top3|fail_freq~11 (
// Equation(s):
// \ram_top3|fail_freq~11_combout  = (!\SW[0]~input_o  & \pll1|frequency [7])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~11 .lut_mask = 16'h3300;
defparam \ram_top3|fail_freq~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N31
dffeas \ram_top3|fail_freq[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[7] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N24
cycloneive_lcell_comb \ram_top3|fail_freq~10 (
// Equation(s):
// \ram_top3|fail_freq~10_combout  = (\pll1|frequency [6] & !\SW[0]~input_o )

	.dataa(\pll1|frequency [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~10 .lut_mask = 16'h00AA;
defparam \ram_top3|fail_freq~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N25
dffeas \ram_top3|fail_freq[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[6] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N10
cycloneive_lcell_comb \ram_top3|fail_freq~7 (
// Equation(s):
// \ram_top3|fail_freq~7_combout  = (!\SW[0]~input_o  & \pll1|frequency [3])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\pll1|frequency [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~7 .lut_mask = 16'h3030;
defparam \ram_top3|fail_freq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N11
dffeas \ram_top3|fail_freq[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[3] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N0
cycloneive_lcell_comb \ram_top3|fail_freq~8 (
// Equation(s):
// \ram_top3|fail_freq~8_combout  = (!\SW[0]~input_o  & \pll1|frequency [4])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [4]),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~8 .lut_mask = 16'h3300;
defparam \ram_top3|fail_freq~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N1
dffeas \ram_top3|fail_freq[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[4] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N28
cycloneive_lcell_comb \ram_top3|fail_freq~6 (
// Equation(s):
// \ram_top3|fail_freq~6_combout  = (\pll1|frequency [2] & !\SW[0]~input_o )

	.dataa(\pll1|frequency [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~6 .lut_mask = 16'h00AA;
defparam \ram_top3|fail_freq~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N29
dffeas \ram_top3|fail_freq[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[2] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N26
cycloneive_lcell_comb \ram_top3|fail_freq[2]~1 (
// Equation(s):
// \ram_top3|fail_freq[2]~1_combout  = (\ram_top3|fail_freq [3]) # ((\ram_top3|fail_freq [4]) # ((\ram_top3|fail_freq [1]) # (\ram_top3|fail_freq [2])))

	.dataa(\ram_top3|fail_freq [3]),
	.datab(\ram_top3|fail_freq [4]),
	.datac(\ram_top3|fail_freq [1]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|fail_freq[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq[2]~1 .lut_mask = 16'hFFFE;
defparam \ram_top3|fail_freq[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N20
cycloneive_lcell_comb \ram_top3|fail_freq~12 (
// Equation(s):
// \ram_top3|fail_freq~12_combout  = (\pll1|frequency [8] & !\SW[0]~input_o )

	.dataa(\pll1|frequency [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top3|fail_freq~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq~12 .lut_mask = 16'h00AA;
defparam \ram_top3|fail_freq~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N21
dffeas \ram_top3|fail_freq[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[8] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N12
cycloneive_lcell_comb \ram_top3|fail_freq[2]~2 (
// Equation(s):
// \ram_top3|fail_freq[2]~2_combout  = (\ram_top3|fail_freq [7]) # ((\ram_top3|fail_freq [6]) # ((\ram_top3|fail_freq[2]~1_combout ) # (\ram_top3|fail_freq [8])))

	.dataa(\ram_top3|fail_freq [7]),
	.datab(\ram_top3|fail_freq [6]),
	.datac(\ram_top3|fail_freq[2]~1_combout ),
	.datad(\ram_top3|fail_freq [8]),
	.cin(gnd),
	.combout(\ram_top3|fail_freq[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq[2]~2 .lut_mask = 16'hFFFE;
defparam \ram_top3|fail_freq[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N22
cycloneive_lcell_comb \ram_top3|fail_freq[2]~3 (
// Equation(s):
// \ram_top3|fail_freq[2]~3_combout  = (\ram_top3|fail_freq [5]) # ((\ram_top3|fail_freq [0]) # ((\ram_top3|fail_freq[2]~2_combout ) # (!\ram_top3|capture_errors~q )))

	.dataa(\ram_top3|fail_freq [5]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|capture_errors~q ),
	.datad(\ram_top3|fail_freq[2]~2_combout ),
	.cin(gnd),
	.combout(\ram_top3|fail_freq[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq[2]~3 .lut_mask = 16'hFFEF;
defparam \ram_top3|fail_freq[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneive_lcell_comb \ram_top3|RAM_Controller1|address[9]~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|address[9]~0_combout  = !\ram_top3|RAM_Controller1|address [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|address[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|address[9]~0 .lut_mask = 16'h0F0F;
defparam \ram_top3|RAM_Controller1|address[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \ram_top3|RAM_Controller1|address[9] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|address[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|address[9] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N6
cycloneive_lcell_comb \ram_top3|RAM_Controller1|RAM1|q_fast[3]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|RAM1|q_fast[3]~feeder_combout  = \ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_fast[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|RAM1|q_fast[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N7
dffeas \ram_top3|RAM_Controller1|RAM1|q_fast[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|RAM1|q_fast [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_fast[3] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|RAM1|q_fast[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N24
cycloneive_lcell_comb \ram_top3|RAM_Controller1|RAM1|q_even[3]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|RAM1|q_even[3]~feeder_combout  = \ram_top3|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|q_fast [3]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_even[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|RAM1|q_even[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N25
dffeas \ram_top3|RAM_Controller1|RAM1|q_even[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|RAM1|q_even [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_even[3] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|RAM1|q_even[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N4
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_evenb|errors_one[1]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout  = \ram_top3|RAM_Controller1|RAM1|q_even [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|q_even [3]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y9_N5
dffeas \ram_top3|RAM_Controller1|check_evenb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_evenb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N26
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_evena|errors_two[0]~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_evena|errors_two[0]~0_combout  = !\ram_top3|RAM_Controller1|check_evenb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|check_evenb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N27
dffeas \ram_top3|RAM_Controller1|check_evena|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_evena|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y9_N15
dffeas \ram_top3|RAM_Controller1|RAM1|q_fast[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|RAM1|q_fast [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_fast[4] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|RAM1|q_fast[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N14
cycloneive_lcell_comb \ram_top3|RAM_Controller1|RAM1|q_even[4]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|RAM1|q_even[4]~feeder_combout  = \ram_top3|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|q_fast [4]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_even[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|RAM1|q_even[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N15
dffeas \ram_top3|RAM_Controller1|RAM1|q_even[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|RAM1|q_even [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_even[4] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|RAM1|q_even[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y9_N18
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_evenb|errors_one[2]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout  = \ram_top3|RAM_Controller1|RAM1|q_even [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|q_even [4]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y9_N19
dffeas \ram_top3|RAM_Controller1|check_evenb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_evenb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_evenb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N18
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_evena|errors_two[1]~1 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_evena|errors_two[1]~1_combout  = !\ram_top3|RAM_Controller1|check_evenb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|check_evenb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N19
dffeas \ram_top3|RAM_Controller1|check_evena|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_evena|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_evena|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N30
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_evenb|total_error~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_evenb|total_error~0_combout  = (!\ram_top3|RAM_Controller1|check_evena|errors_two [1]) # (!\ram_top3|RAM_Controller1|check_evena|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|check_evena|errors_two [0]),
	.datad(\ram_top3|RAM_Controller1|check_evena|errors_two [1]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_evenb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evenb|total_error~0 .lut_mask = 16'h0FFF;
defparam \ram_top3|RAM_Controller1|check_evenb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N31
dffeas \ram_top3|RAM_Controller1|check_evenb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_evenb|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_evenb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evenb|total_error .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_evenb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N24
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_evena|total_error~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_evena|total_error~0_combout  = (\ram_top3|RAM_Controller1|check_evena|errors_two [0]) # (\ram_top3|RAM_Controller1|check_evena|errors_two [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|check_evena|errors_two [0]),
	.datad(\ram_top3|RAM_Controller1|check_evena|errors_two [1]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_evena|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evena|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top3|RAM_Controller1|check_evena|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N25
dffeas \ram_top3|RAM_Controller1|check_evena|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_evena|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_evena|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_evena|total_error .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_evena|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N22
cycloneive_lcell_comb \ram_top3|RAM_Controller1|error_1 (
// Equation(s):
// \ram_top3|RAM_Controller1|error_1~combout  = LCELL((\ram_top3|RAM_Controller1|check_evenb|total_error~q  & \ram_top3|RAM_Controller1|check_evena|total_error~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|check_evenb|total_error~q ),
	.datad(\ram_top3|RAM_Controller1|check_evena|total_error~q ),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|error_1~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|error_1 .lut_mask = 16'hF000;
defparam \ram_top3|RAM_Controller1|error_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneive_lcell_comb \ram_top3|RAM_Controller1|RAM1|q_odd[3]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|RAM1|q_odd[3]~feeder_combout  = \ram_top3|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|q_fast [3]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_odd[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|RAM1|q_odd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N29
dffeas \ram_top3|RAM_Controller1|RAM1|q_odd[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|RAM1|q_odd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_odd[3] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|RAM1|q_odd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_oddb|errors_one[1]~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_oddb|errors_one[1]~0_combout  = !\ram_top3|RAM_Controller1|RAM1|q_odd [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|q_odd [3]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[1]~0 .lut_mask = 16'h00FF;
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N27
dffeas \ram_top3|RAM_Controller1|check_oddb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_oddb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N24
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_odda|errors_two[0]~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_odda|errors_two[0]~0_combout  = !\ram_top3|RAM_Controller1|check_oddb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|check_oddb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N8
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_odda|errors_two[0]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|check_odda|errors_two[0]~feeder_combout  = \ram_top3|RAM_Controller1|check_odda|errors_two[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_odda|errors_two[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[0]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N9
dffeas \ram_top3|RAM_Controller1|check_odda|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_odda|errors_two[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_odda|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y9_N25
dffeas \ram_top3|RAM_Controller1|RAM1|q_odd[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top3|RAM_Controller1|RAM1|q_fast [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|RAM1|q_odd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|RAM1|q_odd[4] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|RAM1|q_odd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N24
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_oddb|errors_one[2]~1 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_oddb|errors_one[2]~1_combout  = !\ram_top3|RAM_Controller1|RAM1|q_odd [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|q_odd [4]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[2]~1 .lut_mask = 16'h00FF;
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y9_N25
dffeas \ram_top3|RAM_Controller1|check_oddb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_oddb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_oddb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N22
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_odda|errors_two[1]~1 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_odda|errors_two[1]~1_combout  = !\ram_top3|RAM_Controller1|check_oddb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|check_oddb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N18
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_odda|errors_two[1]~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|check_odda|errors_two[1]~feeder_combout  = \ram_top3|RAM_Controller1|check_odda|errors_two[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_odda|errors_two[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N19
dffeas \ram_top3|RAM_Controller1|check_odda|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_odda|errors_two[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_odda|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_odda|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_odda|total_error~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_odda|total_error~0_combout  = (\ram_top3|RAM_Controller1|check_odda|errors_two [0]) # (\ram_top3|RAM_Controller1|check_odda|errors_two [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|check_odda|errors_two [0]),
	.datad(\ram_top3|RAM_Controller1|check_odda|errors_two [1]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_odda|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top3|RAM_Controller1|check_odda|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N17
dffeas \ram_top3|RAM_Controller1|check_odda|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top3|RAM_Controller1|check_odda|total_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_odda|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_odda|total_error .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_odda|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N14
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_oddb|total_error~0 (
// Equation(s):
// \ram_top3|RAM_Controller1|check_oddb|total_error~0_combout  = (!\ram_top3|RAM_Controller1|check_odda|errors_two [1]) # (!\ram_top3|RAM_Controller1|check_odda|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|check_odda|errors_two [0]),
	.datad(\ram_top3|RAM_Controller1|check_odda|errors_two [1]),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_oddb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_oddb|total_error~0 .lut_mask = 16'h0FFF;
defparam \ram_top3|RAM_Controller1|check_oddb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N18
cycloneive_lcell_comb \ram_top3|RAM_Controller1|check_oddb|total_error~feeder (
// Equation(s):
// \ram_top3|RAM_Controller1|check_oddb|total_error~feeder_combout  = \ram_top3|RAM_Controller1|check_oddb|total_error~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|check_oddb|total_error~0_combout ),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|check_oddb|total_error~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_oddb|total_error~feeder .lut_mask = 16'hFF00;
defparam \ram_top3|RAM_Controller1|check_oddb|total_error~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y13_N19
dffeas \ram_top3|RAM_Controller1|check_oddb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top3|RAM_Controller1|check_oddb|total_error~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|RAM_Controller1|check_oddb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|check_oddb|total_error .is_wysiwyg = "true";
defparam \ram_top3|RAM_Controller1|check_oddb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y13_N16
cycloneive_lcell_comb \ram_top3|RAM_Controller1|error_2 (
// Equation(s):
// \ram_top3|RAM_Controller1|error_2~combout  = (\ram_top3|RAM_Controller1|check_odda|total_error~q  & \ram_top3|RAM_Controller1|check_oddb|total_error~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top3|RAM_Controller1|check_odda|total_error~q ),
	.datad(\ram_top3|RAM_Controller1|check_oddb|total_error~q ),
	.cin(gnd),
	.combout(\ram_top3|RAM_Controller1|error_2~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|RAM_Controller1|error_2 .lut_mask = 16'hF000;
defparam \ram_top3|RAM_Controller1|error_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y13_N8
cycloneive_lcell_comb \ram_top3|fail_freq[2]~4 (
// Equation(s):
// \ram_top3|fail_freq[2]~4_combout  = (\SW[0]~input_o ) # ((!\ram_top3|fail_freq[2]~3_combout  & ((\ram_top3|RAM_Controller1|error_1~combout ) # (\ram_top3|RAM_Controller1|error_2~combout ))))

	.dataa(\ram_top3|fail_freq[2]~3_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\ram_top3|RAM_Controller1|error_1~combout ),
	.datad(\ram_top3|RAM_Controller1|error_2~combout ),
	.cin(gnd),
	.combout(\ram_top3|fail_freq[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|fail_freq[2]~4 .lut_mask = 16'hDDDC;
defparam \ram_top3|fail_freq[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y13_N3
dffeas \ram_top3|fail_freq[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top3|fail_freq~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top3|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top3|fail_freq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top3|fail_freq[1] .is_wysiwyg = "true";
defparam \ram_top3|fail_freq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N0
cycloneive_lcell_comb \ram_top3|hexa3|WideOr0~0 (
// Equation(s):
// \ram_top3|hexa3|WideOr0~0_combout  = (\ram_top3|fail_freq [3] & (\ram_top3|fail_freq [0] & (\ram_top3|fail_freq [1] $ (\ram_top3|fail_freq [2])))) # (!\ram_top3|fail_freq [3] & (!\ram_top3|fail_freq [1] & (\ram_top3|fail_freq [0] $ (\ram_top3|fail_freq 
// [2]))))

	.dataa(\ram_top3|fail_freq [1]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|fail_freq [3]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr0~0 .lut_mask = 16'h4184;
defparam \ram_top3|hexa3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N20
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\SW[17]~input_o  & ((\SW[16]~input_o ) # ((\ram_top3|hexa3|WideOr0~0_combout )))) # (!\SW[17]~input_o  & (!\SW[16]~input_o  & (\ram_top1|hexa3|WideOr0~0_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\ram_top1|hexa3|WideOr0~0_combout ),
	.datad(\ram_top3|hexa3|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hBA98;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N6
cycloneive_lcell_comb \ram_top2|fail_freq~5 (
// Equation(s):
// \ram_top2|fail_freq~5_combout  = (\pll1|frequency [1] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [1]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~5 .lut_mask = 16'h00F0;
defparam \ram_top2|fail_freq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N10
cycloneive_lcell_comb \ram_top2|capture_errors~0 (
// Equation(s):
// \ram_top2|capture_errors~0_combout  = (!\ram_top2|state [1] & (\pll1|freq_ready~q  & !\ram_top2|state [0]))

	.dataa(\ram_top2|state [1]),
	.datab(gnd),
	.datac(\pll1|freq_ready~q ),
	.datad(\ram_top2|state [0]),
	.cin(gnd),
	.combout(\ram_top2|capture_errors~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|capture_errors~0 .lut_mask = 16'h0050;
defparam \ram_top2|capture_errors~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N11
dffeas \ram_top2|capture_errors (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|capture_errors~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|capture_errors~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|capture_errors .is_wysiwyg = "true";
defparam \ram_top2|capture_errors .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N4
cycloneive_lcell_comb \ram_top2|fail_freq~9 (
// Equation(s):
// \ram_top2|fail_freq~9_combout  = (!\SW[0]~input_o  & \pll1|frequency [5])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [5]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~9 .lut_mask = 16'h3300;
defparam \ram_top2|fail_freq~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N5
dffeas \ram_top2|fail_freq[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[5] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N22
cycloneive_lcell_comb \ram_top2|fail_freq~10 (
// Equation(s):
// \ram_top2|fail_freq~10_combout  = (!\SW[0]~input_o  & \pll1|frequency [6])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\pll1|frequency [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~10 .lut_mask = 16'h3030;
defparam \ram_top2|fail_freq~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N23
dffeas \ram_top2|fail_freq[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[6] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N16
cycloneive_lcell_comb \ram_top2|fail_freq~12 (
// Equation(s):
// \ram_top2|fail_freq~12_combout  = (!\SW[0]~input_o  & \pll1|frequency [8])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [8]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~12 .lut_mask = 16'h3300;
defparam \ram_top2|fail_freq~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N17
dffeas \ram_top2|fail_freq[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[8] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N8
cycloneive_lcell_comb \ram_top2|fail_freq~6 (
// Equation(s):
// \ram_top2|fail_freq~6_combout  = (!\SW[0]~input_o  & \pll1|frequency [2])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [2]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~6 .lut_mask = 16'h3300;
defparam \ram_top2|fail_freq~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N9
dffeas \ram_top2|fail_freq[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[2] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N18
cycloneive_lcell_comb \ram_top2|fail_freq~7 (
// Equation(s):
// \ram_top2|fail_freq~7_combout  = (\pll1|frequency [3] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [3]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~7 .lut_mask = 16'h00F0;
defparam \ram_top2|fail_freq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N19
dffeas \ram_top2|fail_freq[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[3] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N10
cycloneive_lcell_comb \ram_top2|fail_freq~8 (
// Equation(s):
// \ram_top2|fail_freq~8_combout  = (\pll1|frequency [4] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\pll1|frequency [4]),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~8 .lut_mask = 16'h00CC;
defparam \ram_top2|fail_freq~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N11
dffeas \ram_top2|fail_freq[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[4] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N0
cycloneive_lcell_comb \ram_top2|fail_freq[2]~1 (
// Equation(s):
// \ram_top2|fail_freq[2]~1_combout  = (\ram_top2|fail_freq [2]) # ((\ram_top2|fail_freq [3]) # ((\ram_top2|fail_freq [1]) # (\ram_top2|fail_freq [4])))

	.dataa(\ram_top2|fail_freq [2]),
	.datab(\ram_top2|fail_freq [3]),
	.datac(\ram_top2|fail_freq [1]),
	.datad(\ram_top2|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq[2]~1 .lut_mask = 16'hFFFE;
defparam \ram_top2|fail_freq[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N28
cycloneive_lcell_comb \ram_top2|fail_freq~11 (
// Equation(s):
// \ram_top2|fail_freq~11_combout  = (!\SW[0]~input_o  & \pll1|frequency [7])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [7]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~11 .lut_mask = 16'h3300;
defparam \ram_top2|fail_freq~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N29
dffeas \ram_top2|fail_freq[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[7] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N26
cycloneive_lcell_comb \ram_top2|fail_freq[2]~2 (
// Equation(s):
// \ram_top2|fail_freq[2]~2_combout  = (\ram_top2|fail_freq [6]) # ((\ram_top2|fail_freq [8]) # ((\ram_top2|fail_freq[2]~1_combout ) # (\ram_top2|fail_freq [7])))

	.dataa(\ram_top2|fail_freq [6]),
	.datab(\ram_top2|fail_freq [8]),
	.datac(\ram_top2|fail_freq[2]~1_combout ),
	.datad(\ram_top2|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq[2]~2 .lut_mask = 16'hFFFE;
defparam \ram_top2|fail_freq[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N0
cycloneive_lcell_comb \ram_top2|fail_freq~0 (
// Equation(s):
// \ram_top2|fail_freq~0_combout  = (!\SW[0]~input_o  & \pll1|frequency [0])

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\pll1|frequency [0]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq~0 .lut_mask = 16'h3300;
defparam \ram_top2|fail_freq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N1
dffeas \ram_top2|fail_freq[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[0] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N12
cycloneive_lcell_comb \ram_top2|fail_freq[2]~3 (
// Equation(s):
// \ram_top2|fail_freq[2]~3_combout  = ((\ram_top2|fail_freq [5]) # ((\ram_top2|fail_freq[2]~2_combout ) # (\ram_top2|fail_freq [0]))) # (!\ram_top2|capture_errors~q )

	.dataa(\ram_top2|capture_errors~q ),
	.datab(\ram_top2|fail_freq [5]),
	.datac(\ram_top2|fail_freq[2]~2_combout ),
	.datad(\ram_top2|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top2|fail_freq[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq[2]~3 .lut_mask = 16'hFFFD;
defparam \ram_top2|fail_freq[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N22
cycloneive_lcell_comb \ram_top2|RAM_Controller1|address[9]~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|address[9]~0_combout  = !\ram_top2|RAM_Controller1|address [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|address[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|address[9]~0 .lut_mask = 16'h0F0F;
defparam \ram_top2|RAM_Controller1|address[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N23
dffeas \ram_top2|RAM_Controller1|address[9] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|address[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|address[9] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N26
cycloneive_lcell_comb \ram_top2|RAM_Controller1|RAM1|q_fast[3]~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|RAM1|q_fast[3]~feeder_combout  = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N27
dffeas \ram_top2|RAM_Controller1|RAM1|q_fast[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|RAM1|q_fast [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[3] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N4
cycloneive_lcell_comb \ram_top2|RAM_Controller1|RAM1|q_even[3]~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|RAM1|q_even[3]~feeder_combout  = \ram_top2|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|q_fast [3]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_even[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|RAM1|q_even[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N5
dffeas \ram_top2|RAM_Controller1|RAM1|q_even[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|RAM1|q_even [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_even[3] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|RAM1|q_even[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y1_N20
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_evenb|errors_one[1]~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout  = \ram_top2|RAM_Controller1|RAM1|q_even [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|q_even [3]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y1_N21
dffeas \ram_top2|RAM_Controller1|check_evenb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_evenb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N8
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_evena|errors_two[0]~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_evena|errors_two[0]~0_combout  = !\ram_top2|RAM_Controller1|check_evenb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|check_evenb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y1_N9
dffeas \ram_top2|RAM_Controller1|check_evena|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_evena|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N28
cycloneive_lcell_comb \ram_top2|RAM_Controller1|RAM1|q_fast[4]~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|RAM1|q_fast[4]~feeder_combout  = \ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N29
dffeas \ram_top2|RAM_Controller1|RAM1|q_fast[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|RAM1|q_fast [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[4] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|RAM1|q_fast[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N26
cycloneive_lcell_comb \ram_top2|RAM_Controller1|RAM1|q_even[4]~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|RAM1|q_even[4]~feeder_combout  = \ram_top2|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|q_fast [4]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_even[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|RAM1|q_even[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N27
dffeas \ram_top2|RAM_Controller1|RAM1|q_even[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|RAM1|q_even [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_even[4] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|RAM1|q_even[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y9_N12
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_evenb|errors_one[2]~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout  = \ram_top2|RAM_Controller1|RAM1|q_even [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|q_even [4]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y9_N13
dffeas \ram_top2|RAM_Controller1|check_evenb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_evenb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_evenb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N18
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_evena|errors_two[1]~1 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_evena|errors_two[1]~1_combout  = !\ram_top2|RAM_Controller1|check_evenb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|check_evenb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y1_N19
dffeas \ram_top2|RAM_Controller1|check_evena|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_evena|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_evena|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N6
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_evenb|total_error~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_evenb|total_error~0_combout  = (!\ram_top2|RAM_Controller1|check_evena|errors_two [1]) # (!\ram_top2|RAM_Controller1|check_evena|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|check_evena|errors_two [0]),
	.datad(\ram_top2|RAM_Controller1|check_evena|errors_two [1]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_evenb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evenb|total_error~0 .lut_mask = 16'h0FFF;
defparam \ram_top2|RAM_Controller1|check_evenb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N21
dffeas \ram_top2|RAM_Controller1|check_evenb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top2|RAM_Controller1|check_evenb|total_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_evenb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evenb|total_error .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_evenb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y1_N16
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_evena|total_error~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_evena|total_error~0_combout  = (\ram_top2|RAM_Controller1|check_evena|errors_two [0]) # (\ram_top2|RAM_Controller1|check_evena|errors_two [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|check_evena|errors_two [0]),
	.datad(\ram_top2|RAM_Controller1|check_evena|errors_two [1]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_evena|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evena|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top2|RAM_Controller1|check_evena|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N28
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_evena|total_error~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|check_evena|total_error~feeder_combout  = \ram_top2|RAM_Controller1|check_evena|total_error~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|check_evena|total_error~0_combout ),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_evena|total_error~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evena|total_error~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|check_evena|total_error~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N29
dffeas \ram_top2|RAM_Controller1|check_evena|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_evena|total_error~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_evena|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_evena|total_error .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_evena|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N20
cycloneive_lcell_comb \ram_top2|RAM_Controller1|error_1 (
// Equation(s):
// \ram_top2|RAM_Controller1|error_1~combout  = LCELL((\ram_top2|RAM_Controller1|check_evenb|total_error~q  & \ram_top2|RAM_Controller1|check_evena|total_error~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|check_evenb|total_error~q ),
	.datad(\ram_top2|RAM_Controller1|check_evena|total_error~q ),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|error_1~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|error_1 .lut_mask = 16'hF000;
defparam \ram_top2|RAM_Controller1|error_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N24
cycloneive_lcell_comb \ram_top2|RAM_Controller1|RAM1|q_odd[4]~feeder (
// Equation(s):
// \ram_top2|RAM_Controller1|RAM1|q_odd[4]~feeder_combout  = \ram_top2|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|q_fast [4]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|RAM1|q_odd[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_odd[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top2|RAM_Controller1|RAM1|q_odd[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N25
dffeas \ram_top2|RAM_Controller1|RAM1|q_odd[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|RAM1|q_odd[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|RAM1|q_odd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_odd[4] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|RAM1|q_odd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N18
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_oddb|errors_one[2]~1 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_oddb|errors_one[2]~1_combout  = !\ram_top2|RAM_Controller1|RAM1|q_odd [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|q_odd [4]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[2]~1 .lut_mask = 16'h00FF;
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N19
dffeas \ram_top2|RAM_Controller1|check_oddb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_oddb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N30
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_odda|errors_two[1]~1 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_odda|errors_two[1]~1_combout  = !\ram_top2|RAM_Controller1|check_oddb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|check_oddb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N31
dffeas \ram_top2|RAM_Controller1|check_odda|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_odda|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N9
dffeas \ram_top2|RAM_Controller1|RAM1|q_odd[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top2|RAM_Controller1|RAM1|q_fast [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|RAM1|q_odd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|RAM1|q_odd[3] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|RAM1|q_odd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N12
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_oddb|errors_one[1]~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_oddb|errors_one[1]~0_combout  = !\ram_top2|RAM_Controller1|RAM1|q_odd [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|RAM1|q_odd [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[1]~0 .lut_mask = 16'h0F0F;
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N13
dffeas \ram_top2|RAM_Controller1|check_oddb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_oddb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_oddb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N20
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_odda|errors_two[0]~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_odda|errors_two[0]~0_combout  = !\ram_top2|RAM_Controller1|check_oddb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|check_oddb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N21
dffeas \ram_top2|RAM_Controller1|check_odda|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_odda|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_odda|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N14
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_oddb|total_error~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_oddb|total_error~0_combout  = (!\ram_top2|RAM_Controller1|check_odda|errors_two [0]) # (!\ram_top2|RAM_Controller1|check_odda|errors_two [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|check_odda|errors_two [1]),
	.datad(\ram_top2|RAM_Controller1|check_odda|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_oddb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_oddb|total_error~0 .lut_mask = 16'h0FFF;
defparam \ram_top2|RAM_Controller1|check_oddb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N15
dffeas \ram_top2|RAM_Controller1|check_oddb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_oddb|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_oddb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_oddb|total_error .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_oddb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N16
cycloneive_lcell_comb \ram_top2|RAM_Controller1|check_odda|total_error~0 (
// Equation(s):
// \ram_top2|RAM_Controller1|check_odda|total_error~0_combout  = (\ram_top2|RAM_Controller1|check_odda|errors_two [1]) # (\ram_top2|RAM_Controller1|check_odda|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|check_odda|errors_two [1]),
	.datad(\ram_top2|RAM_Controller1|check_odda|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|check_odda|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_odda|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top2|RAM_Controller1|check_odda|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N17
dffeas \ram_top2|RAM_Controller1|check_odda|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top2|RAM_Controller1|check_odda|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|RAM_Controller1|check_odda|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|check_odda|total_error .is_wysiwyg = "true";
defparam \ram_top2|RAM_Controller1|check_odda|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N8
cycloneive_lcell_comb \ram_top2|RAM_Controller1|error_2 (
// Equation(s):
// \ram_top2|RAM_Controller1|error_2~combout  = (\ram_top2|RAM_Controller1|check_oddb|total_error~q  & \ram_top2|RAM_Controller1|check_odda|total_error~q )

	.dataa(gnd),
	.datab(\ram_top2|RAM_Controller1|check_oddb|total_error~q ),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|check_odda|total_error~q ),
	.cin(gnd),
	.combout(\ram_top2|RAM_Controller1|error_2~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|RAM_Controller1|error_2 .lut_mask = 16'hCC00;
defparam \ram_top2|RAM_Controller1|error_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N30
cycloneive_lcell_comb \ram_top2|fail_freq[2]~4 (
// Equation(s):
// \ram_top2|fail_freq[2]~4_combout  = (\SW[0]~input_o ) # ((!\ram_top2|fail_freq[2]~3_combout  & ((\ram_top2|RAM_Controller1|error_1~combout ) # (\ram_top2|RAM_Controller1|error_2~combout ))))

	.dataa(\ram_top2|fail_freq[2]~3_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\ram_top2|RAM_Controller1|error_1~combout ),
	.datad(\ram_top2|RAM_Controller1|error_2~combout ),
	.cin(gnd),
	.combout(\ram_top2|fail_freq[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|fail_freq[2]~4 .lut_mask = 16'hDDDC;
defparam \ram_top2|fail_freq[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y13_N7
dffeas \ram_top2|fail_freq[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top2|fail_freq~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top2|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top2|fail_freq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top2|fail_freq[1] .is_wysiwyg = "true";
defparam \ram_top2|fail_freq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N24
cycloneive_lcell_comb \ram_top2|hexa3|WideOr0~0 (
// Equation(s):
// \ram_top2|hexa3|WideOr0~0_combout  = (\ram_top2|fail_freq [2] & (!\ram_top2|fail_freq [1] & (\ram_top2|fail_freq [0] $ (!\ram_top2|fail_freq [3])))) # (!\ram_top2|fail_freq [2] & (\ram_top2|fail_freq [0] & (\ram_top2|fail_freq [1] $ (!\ram_top2|fail_freq 
// [3]))))

	.dataa(\ram_top2|fail_freq [1]),
	.datab(\ram_top2|fail_freq [0]),
	.datac(\ram_top2|fail_freq [2]),
	.datad(\ram_top2|fail_freq [3]),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr0~0 .lut_mask = 16'h4814;
defparam \ram_top2|hexa3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N20
cycloneive_lcell_comb \ram_top4|fail_freq~7 (
// Equation(s):
// \ram_top4|fail_freq~7_combout  = (\pll1|frequency [3] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [3]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~7 .lut_mask = 16'h00F0;
defparam \ram_top4|fail_freq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N28
cycloneive_lcell_comb \ram_top4|fail_freq~9 (
// Equation(s):
// \ram_top4|fail_freq~9_combout  = (\pll1|frequency [5] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [5]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~9 .lut_mask = 16'h00F0;
defparam \ram_top4|fail_freq~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneive_lcell_comb \ram_top4|fail_freq[5]~feeder (
// Equation(s):
// \ram_top4|fail_freq[5]~feeder_combout  = \ram_top4|fail_freq~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|fail_freq~9_combout ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[5]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|fail_freq[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N5
dffeas \ram_top4|fail_freq[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|fail_freq[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[5] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N18
cycloneive_lcell_comb \ram_top4|fail_freq~10 (
// Equation(s):
// \ram_top4|fail_freq~10_combout  = (\pll1|frequency [6] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [6]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~10 .lut_mask = 16'h00F0;
defparam \ram_top4|fail_freq~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneive_lcell_comb \ram_top4|fail_freq[6]~feeder (
// Equation(s):
// \ram_top4|fail_freq[6]~feeder_combout  = \ram_top4|fail_freq~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|fail_freq~10_combout ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[6]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|fail_freq[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N11
dffeas \ram_top4|fail_freq[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|fail_freq[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[6] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N6
cycloneive_lcell_comb \ram_top4|fail_freq~12 (
// Equation(s):
// \ram_top4|fail_freq~12_combout  = (\pll1|frequency [8] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\pll1|frequency [8]),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~12 .lut_mask = 16'h00CC;
defparam \ram_top4|fail_freq~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N13
dffeas \ram_top4|fail_freq[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top4|fail_freq~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[8] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N12
cycloneive_lcell_comb \ram_top4|fail_freq~11 (
// Equation(s):
// \ram_top4|fail_freq~11_combout  = (\pll1|frequency [7] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [7]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~11 .lut_mask = 16'h00F0;
defparam \ram_top4|fail_freq~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N25
dffeas \ram_top4|fail_freq[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top4|fail_freq~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[7] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N22
cycloneive_lcell_comb \ram_top4|fail_freq~6 (
// Equation(s):
// \ram_top4|fail_freq~6_combout  = (\pll1|frequency [2] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [2]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~6 .lut_mask = 16'h00F0;
defparam \ram_top4|fail_freq~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
cycloneive_lcell_comb \ram_top4|fail_freq[2]~feeder (
// Equation(s):
// \ram_top4|fail_freq[2]~feeder_combout  = \ram_top4|fail_freq~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|fail_freq~6_combout ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|fail_freq[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N19
dffeas \ram_top4|fail_freq[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|fail_freq[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[2] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N30
cycloneive_lcell_comb \ram_top4|fail_freq~8 (
// Equation(s):
// \ram_top4|fail_freq~8_combout  = (\pll1|frequency [4] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [4]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~8 .lut_mask = 16'h00F0;
defparam \ram_top4|fail_freq~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N23
dffeas \ram_top4|fail_freq[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top4|fail_freq~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[4] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N4
cycloneive_lcell_comb \ram_top4|fail_freq~5 (
// Equation(s):
// \ram_top4|fail_freq~5_combout  = (\pll1|frequency [1] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pll1|frequency [1]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~5 .lut_mask = 16'h00F0;
defparam \ram_top4|fail_freq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneive_lcell_comb \ram_top4|fail_freq[1]~feeder (
// Equation(s):
// \ram_top4|fail_freq[1]~feeder_combout  = \ram_top4|fail_freq~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|fail_freq~5_combout ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|fail_freq[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N21
dffeas \ram_top4|fail_freq[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|fail_freq[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[1] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N20
cycloneive_lcell_comb \ram_top4|fail_freq[2]~1 (
// Equation(s):
// \ram_top4|fail_freq[2]~1_combout  = (\ram_top4|fail_freq [3]) # ((\ram_top4|fail_freq [2]) # ((\ram_top4|fail_freq [4]) # (\ram_top4|fail_freq [1])))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [2]),
	.datac(\ram_top4|fail_freq [4]),
	.datad(\ram_top4|fail_freq [1]),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[2]~1 .lut_mask = 16'hFFFE;
defparam \ram_top4|fail_freq[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N10
cycloneive_lcell_comb \ram_top4|fail_freq[2]~2 (
// Equation(s):
// \ram_top4|fail_freq[2]~2_combout  = (\ram_top4|fail_freq [6]) # ((\ram_top4|fail_freq [8]) # ((\ram_top4|fail_freq [7]) # (\ram_top4|fail_freq[2]~1_combout )))

	.dataa(\ram_top4|fail_freq [6]),
	.datab(\ram_top4|fail_freq [8]),
	.datac(\ram_top4|fail_freq [7]),
	.datad(\ram_top4|fail_freq[2]~1_combout ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[2]~2 .lut_mask = 16'hFFFE;
defparam \ram_top4|fail_freq[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N8
cycloneive_lcell_comb \ram_top4|fail_freq~0 (
// Equation(s):
// \ram_top4|fail_freq~0_combout  = (\pll1|frequency [0] & !\SW[0]~input_o )

	.dataa(\pll1|frequency [0]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|fail_freq~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq~0 .lut_mask = 16'h0A0A;
defparam \ram_top4|fail_freq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
cycloneive_lcell_comb \ram_top4|fail_freq[0]~feeder (
// Equation(s):
// \ram_top4|fail_freq[0]~feeder_combout  = \ram_top4|fail_freq~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|fail_freq~0_combout ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|fail_freq[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N7
dffeas \ram_top4|fail_freq[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|fail_freq[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[0] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y16_N22
cycloneive_lcell_comb \ram_top4|capture_errors~0 (
// Equation(s):
// \ram_top4|capture_errors~0_combout  = (\pll1|freq_ready~q  & (!\ram_top4|state [1] & !\ram_top4|state [0]))

	.dataa(gnd),
	.datab(\pll1|freq_ready~q ),
	.datac(\ram_top4|state [1]),
	.datad(\ram_top4|state [0]),
	.cin(gnd),
	.combout(\ram_top4|capture_errors~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|capture_errors~0 .lut_mask = 16'h000C;
defparam \ram_top4|capture_errors~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y16_N23
dffeas \ram_top4|capture_errors (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_top4|capture_errors~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|capture_errors~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|capture_errors .is_wysiwyg = "true";
defparam \ram_top4|capture_errors .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N10
cycloneive_lcell_comb \ram_top4|fail_freq[2]~3 (
// Equation(s):
// \ram_top4|fail_freq[2]~3_combout  = (\ram_top4|fail_freq [5]) # ((\ram_top4|fail_freq[2]~2_combout ) # ((\ram_top4|fail_freq [0]) # (!\ram_top4|capture_errors~q )))

	.dataa(\ram_top4|fail_freq [5]),
	.datab(\ram_top4|fail_freq[2]~2_combout ),
	.datac(\ram_top4|fail_freq [0]),
	.datad(\ram_top4|capture_errors~q ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[2]~3 .lut_mask = 16'hFEFF;
defparam \ram_top4|fail_freq[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y63_N28
cycloneive_lcell_comb \ram_top4|RAM_Controller1|address[9]~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|address[9]~0_combout  = !\ram_top4|RAM_Controller1|address [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|address[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|address[9]~0 .lut_mask = 16'h0F0F;
defparam \ram_top4|RAM_Controller1|address[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y63_N29
dffeas \ram_top4|RAM_Controller1|address[9] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|address[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|address[9] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y63_N24
cycloneive_lcell_comb \ram_top4|RAM_Controller1|RAM1|q_fast[4]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|RAM1|q_fast[4]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y63_N25
dffeas \ram_top4|RAM_Controller1|RAM1|q_fast[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|RAM1|q_fast[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|RAM1|q_fast [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[4] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y63_N26
cycloneive_lcell_comb \ram_top4|RAM_Controller1|RAM1|q_even[4]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|RAM1|q_even[4]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|q_fast [4]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_even[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|RAM_Controller1|RAM1|q_even[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y63_N27
dffeas \ram_top4|RAM_Controller1|RAM1|q_even[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|RAM1|q_even[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|RAM1|q_even [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_even[4] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|RAM1|q_even[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y63_N12
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_evenb|errors_one[2]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|q_even [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|q_even [4]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y63_N13
dffeas \ram_top4|RAM_Controller1|check_evenb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_evenb|errors_one[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_evenb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N14
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_evena|errors_two[1]~1 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_evena|errors_two[1]~1_combout  = !\ram_top4|RAM_Controller1|check_evenb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|check_evenb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N15
dffeas \ram_top4|RAM_Controller1|check_evena|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_evena|errors_two[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_evena|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y63_N14
cycloneive_lcell_comb \ram_top4|RAM_Controller1|RAM1|q_fast[3]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|RAM1|q_fast[3]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y63_N15
dffeas \ram_top4|RAM_Controller1|RAM1|q_fast[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|RAM1|q_fast[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|RAM1|q_fast [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[3] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|RAM1|q_fast[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y63_N28
cycloneive_lcell_comb \ram_top4|RAM_Controller1|RAM1|q_even[3]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|RAM1|q_even[3]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|q_fast [3]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_even[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|RAM_Controller1|RAM1|q_even[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y63_N29
dffeas \ram_top4|RAM_Controller1|RAM1|q_even[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|RAM1|q_even[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|RAM1|q_even [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_even[3] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|RAM1|q_even[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y59_N24
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_evenb|errors_one[1]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|q_even [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|q_even [3]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y59_N25
dffeas \ram_top4|RAM_Controller1|check_evenb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_evenb|errors_one[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_evenb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_evenb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N18
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_evena|errors_two[0]~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_evena|errors_two[0]~0_combout  = !\ram_top4|RAM_Controller1|check_evenb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|check_evenb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N19
dffeas \ram_top4|RAM_Controller1|check_evena|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_evena|errors_two[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_evena|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_evena|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N4
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_evena|total_error~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_evena|total_error~0_combout  = (\ram_top4|RAM_Controller1|check_evena|errors_two [1]) # (\ram_top4|RAM_Controller1|check_evena|errors_two [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|check_evena|errors_two [1]),
	.datad(\ram_top4|RAM_Controller1|check_evena|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_evena|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evena|total_error~0 .lut_mask = 16'hFFF0;
defparam \ram_top4|RAM_Controller1|check_evena|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N5
dffeas \ram_top4|RAM_Controller1|check_evena|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_evena|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_evena|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evena|total_error .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_evena|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N12
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_evenb|total_error~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_evenb|total_error~0_combout  = (!\ram_top4|RAM_Controller1|check_evena|errors_two [0]) # (!\ram_top4|RAM_Controller1|check_evena|errors_two [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|check_evena|errors_two [1]),
	.datad(\ram_top4|RAM_Controller1|check_evena|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_evenb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evenb|total_error~0 .lut_mask = 16'h0FFF;
defparam \ram_top4|RAM_Controller1|check_evenb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y59_N13
dffeas \ram_top4|RAM_Controller1|check_evenb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_evenb|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_evenb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_evenb|total_error .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_evenb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y59_N24
cycloneive_lcell_comb \ram_top4|RAM_Controller1|error_1 (
// Equation(s):
// \ram_top4|RAM_Controller1|error_1~combout  = LCELL((\ram_top4|RAM_Controller1|check_evena|total_error~q  & \ram_top4|RAM_Controller1|check_evenb|total_error~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|check_evena|total_error~q ),
	.datad(\ram_top4|RAM_Controller1|check_evenb|total_error~q ),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|error_1~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|error_1 .lut_mask = 16'hF000;
defparam \ram_top4|RAM_Controller1|error_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y63_N24
cycloneive_lcell_comb \ram_top4|RAM_Controller1|RAM1|q_odd[4]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|RAM1|q_odd[4]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|q_fast [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|q_fast [4]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|RAM1|q_odd[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y63_N25
dffeas \ram_top4|RAM_Controller1|RAM1|q_odd[4] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|RAM1|q_odd[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|RAM1|q_odd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[4] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N28
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_oddb|errors_one[2]~1 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_oddb|errors_one[2]~1_combout  = !\ram_top4|RAM_Controller1|RAM1|q_odd [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|q_odd [4]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[2]~1 .lut_mask = 16'h00FF;
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y62_N29
dffeas \ram_top4|RAM_Controller1|check_oddb|errors_one[2] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_oddb|errors_one[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_oddb|errors_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[2] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_odda|errors_two[1]~1 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_odda|errors_two[1]~1_combout  = !\ram_top4|RAM_Controller1|check_oddb|errors_one [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|check_oddb|errors_one [2]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[1]~1 .lut_mask = 16'h00FF;
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N19
dffeas \ram_top4|RAM_Controller1|check_odda|errors_two[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_odda|errors_two[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_odda|errors_two [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[1] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y63_N8
cycloneive_lcell_comb \ram_top4|RAM_Controller1|RAM1|q_odd[3]~feeder (
// Equation(s):
// \ram_top4|RAM_Controller1|RAM1|q_odd[3]~feeder_combout  = \ram_top4|RAM_Controller1|RAM1|q_fast [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|RAM1|q_fast [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[3]~feeder .lut_mask = 16'hF0F0;
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y63_N9
dffeas \ram_top4|RAM_Controller1|RAM1|q_odd[3] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|RAM1|q_odd[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|RAM1|q_odd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[3] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|RAM1|q_odd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N16
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_oddb|errors_one[1]~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_oddb|errors_one[1]~0_combout  = !\ram_top4|RAM_Controller1|RAM1|q_odd [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|q_odd [3]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[1]~0 .lut_mask = 16'h00FF;
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y59_N17
dffeas \ram_top4|RAM_Controller1|check_oddb|errors_one[1] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_oddb|errors_one[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_oddb|errors_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[1] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_oddb|errors_one[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_odda|errors_two[0]~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_odda|errors_two[0]~0_combout  = !\ram_top4|RAM_Controller1|check_oddb|errors_one [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|check_oddb|errors_one [1]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[0]~0 .lut_mask = 16'h00FF;
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N29
dffeas \ram_top4|RAM_Controller1|check_odda|errors_two[0] (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_odda|errors_two[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_odda|errors_two [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[0] .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_odda|errors_two[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_odda|total_error~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_odda|total_error~0_combout  = (\ram_top4|RAM_Controller1|check_odda|errors_two [1]) # (\ram_top4|RAM_Controller1|check_odda|errors_two [0])

	.dataa(gnd),
	.datab(\ram_top4|RAM_Controller1|check_odda|errors_two [1]),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|check_odda|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_odda|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_odda|total_error~0 .lut_mask = 16'hFFCC;
defparam \ram_top4|RAM_Controller1|check_odda|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N21
dffeas \ram_top4|RAM_Controller1|check_odda|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_odda|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_odda|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_odda|total_error .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_odda|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \ram_top4|RAM_Controller1|check_oddb|total_error~0 (
// Equation(s):
// \ram_top4|RAM_Controller1|check_oddb|total_error~0_combout  = (!\ram_top4|RAM_Controller1|check_odda|errors_two [0]) # (!\ram_top4|RAM_Controller1|check_odda|errors_two [1])

	.dataa(gnd),
	.datab(\ram_top4|RAM_Controller1|check_odda|errors_two [1]),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|check_odda|errors_two [0]),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|check_oddb|total_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_oddb|total_error~0 .lut_mask = 16'h33FF;
defparam \ram_top4|RAM_Controller1|check_oddb|total_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N7
dffeas \ram_top4|RAM_Controller1|check_oddb|total_error (
	.clk(\pll1|pll1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\ram_top4|RAM_Controller1|check_oddb|total_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|RAM_Controller1|check_oddb|total_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|check_oddb|total_error .is_wysiwyg = "true";
defparam \ram_top4|RAM_Controller1|check_oddb|total_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
cycloneive_lcell_comb \ram_top4|RAM_Controller1|error_2 (
// Equation(s):
// \ram_top4|RAM_Controller1|error_2~combout  = (\ram_top4|RAM_Controller1|check_odda|total_error~q  & \ram_top4|RAM_Controller1|check_oddb|total_error~q )

	.dataa(\ram_top4|RAM_Controller1|check_odda|total_error~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|check_oddb|total_error~q ),
	.cin(gnd),
	.combout(\ram_top4|RAM_Controller1|error_2~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|RAM_Controller1|error_2 .lut_mask = 16'hAA00;
defparam \ram_top4|RAM_Controller1|error_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
cycloneive_lcell_comb \ram_top4|fail_freq[2]~4 (
// Equation(s):
// \ram_top4|fail_freq[2]~4_combout  = (\SW[0]~input_o ) # ((!\ram_top4|fail_freq[2]~3_combout  & ((\ram_top4|RAM_Controller1|error_1~combout ) # (\ram_top4|RAM_Controller1|error_2~combout ))))

	.dataa(\ram_top4|fail_freq[2]~3_combout ),
	.datab(\ram_top4|RAM_Controller1|error_1~combout ),
	.datac(\SW[0]~input_o ),
	.datad(\ram_top4|RAM_Controller1|error_2~combout ),
	.cin(gnd),
	.combout(\ram_top4|fail_freq[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|fail_freq[2]~4 .lut_mask = 16'hF5F4;
defparam \ram_top4|fail_freq[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N29
dffeas \ram_top4|fail_freq[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_top4|fail_freq~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_top4|fail_freq[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_top4|fail_freq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_top4|fail_freq[3] .is_wysiwyg = "true";
defparam \ram_top4|fail_freq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N8
cycloneive_lcell_comb \ram_top4|hexa3|WideOr0~0 (
// Equation(s):
// \ram_top4|hexa3|WideOr0~0_combout  = (\ram_top4|fail_freq [3] & (\ram_top4|fail_freq [0] & (\ram_top4|fail_freq [1] $ (\ram_top4|fail_freq [2])))) # (!\ram_top4|fail_freq [3] & (!\ram_top4|fail_freq [1] & (\ram_top4|fail_freq [2] $ (\ram_top4|fail_freq 
// [0]))))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [1]),
	.datac(\ram_top4|fail_freq [2]),
	.datad(\ram_top4|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr0~0 .lut_mask = 16'h2910;
defparam \ram_top4|hexa3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N0
cycloneive_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Mux27~0_combout  & (((\ram_top4|hexa3|WideOr0~0_combout ) # (!\SW[16]~input_o )))) # (!\Mux27~0_combout  & (\ram_top2|hexa3|WideOr0~0_combout  & ((\SW[16]~input_o ))))

	.dataa(\Mux27~0_combout ),
	.datab(\ram_top2|hexa3|WideOr0~0_combout ),
	.datac(\ram_top4|hexa3|WideOr0~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hE4AA;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N6
cycloneive_lcell_comb \ram_top4|hexa3|WideOr1~0 (
// Equation(s):
// \ram_top4|hexa3|WideOr1~0_combout  = (\ram_top4|fail_freq [3] & ((\ram_top4|fail_freq [0] & (\ram_top4|fail_freq [1])) # (!\ram_top4|fail_freq [0] & ((\ram_top4|fail_freq [2]))))) # (!\ram_top4|fail_freq [3] & (\ram_top4|fail_freq [2] & 
// (\ram_top4|fail_freq [1] $ (\ram_top4|fail_freq [0]))))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [1]),
	.datac(\ram_top4|fail_freq [2]),
	.datad(\ram_top4|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr1~0 .lut_mask = 16'h98E0;
defparam \ram_top4|hexa3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N6
cycloneive_lcell_comb \ram_top1|hexa3|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr1~0_combout  = (\ram_top1|fail_freq [1] & ((\ram_top1|fail_freq [0] & ((\ram_top1|fail_freq [3]))) # (!\ram_top1|fail_freq [0] & (\ram_top1|fail_freq [2])))) # (!\ram_top1|fail_freq [1] & (\ram_top1|fail_freq [2] & 
// (\ram_top1|fail_freq [3] $ (\ram_top1|fail_freq [0]))))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \ram_top1|hexa3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N24
cycloneive_lcell_comb \ram_top2|hexa3|WideOr1~0 (
// Equation(s):
// \ram_top2|hexa3|WideOr1~0_combout  = (\ram_top2|fail_freq [3] & ((\ram_top2|fail_freq [0] & (\ram_top2|fail_freq [1])) # (!\ram_top2|fail_freq [0] & ((\ram_top2|fail_freq [2]))))) # (!\ram_top2|fail_freq [3] & (\ram_top2|fail_freq [2] & 
// (\ram_top2|fail_freq [0] $ (\ram_top2|fail_freq [1]))))

	.dataa(\ram_top2|fail_freq [0]),
	.datab(\ram_top2|fail_freq [3]),
	.datac(\ram_top2|fail_freq [1]),
	.datad(\ram_top2|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr1~0 .lut_mask = 16'hD680;
defparam \ram_top2|hexa3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N4
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & ((\ram_top2|hexa3|WideOr1~0_combout ))) # (!\SW[16]~input_o  & (\ram_top1|hexa3|WideOr1~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa3|WideOr1~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top2|hexa3|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hF4A4;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N18
cycloneive_lcell_comb \ram_top3|hexa3|WideOr1~0 (
// Equation(s):
// \ram_top3|hexa3|WideOr1~0_combout  = (\ram_top3|fail_freq [1] & ((\ram_top3|fail_freq [0] & (\ram_top3|fail_freq [3])) # (!\ram_top3|fail_freq [0] & ((\ram_top3|fail_freq [2]))))) # (!\ram_top3|fail_freq [1] & (\ram_top3|fail_freq [2] & 
// (\ram_top3|fail_freq [0] $ (\ram_top3|fail_freq [3]))))

	.dataa(\ram_top3|fail_freq [1]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|fail_freq [3]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr1~0 .lut_mask = 16'hB680;
defparam \ram_top3|hexa3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N22
cycloneive_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Mux26~0_combout  & ((\ram_top4|hexa3|WideOr1~0_combout ) # ((!\SW[17]~input_o )))) # (!\Mux26~0_combout  & (((\SW[17]~input_o  & \ram_top3|hexa3|WideOr1~0_combout ))))

	.dataa(\ram_top4|hexa3|WideOr1~0_combout ),
	.datab(\Mux26~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\ram_top3|hexa3|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hBC8C;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N6
cycloneive_lcell_comb \ram_top2|hexa3|WideOr2~0 (
// Equation(s):
// \ram_top2|hexa3|WideOr2~0_combout  = (\ram_top2|fail_freq [3] & (\ram_top2|fail_freq [2] & ((\ram_top2|fail_freq [1]) # (!\ram_top2|fail_freq [0])))) # (!\ram_top2|fail_freq [3] & (!\ram_top2|fail_freq [0] & (\ram_top2|fail_freq [1] & !\ram_top2|fail_freq 
// [2])))

	.dataa(\ram_top2|fail_freq [0]),
	.datab(\ram_top2|fail_freq [3]),
	.datac(\ram_top2|fail_freq [1]),
	.datad(\ram_top2|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr2~0 .lut_mask = 16'hC410;
defparam \ram_top2|hexa3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N0
cycloneive_lcell_comb \ram_top4|hexa3|WideOr2~0 (
// Equation(s):
// \ram_top4|hexa3|WideOr2~0_combout  = (\ram_top4|fail_freq [3] & (\ram_top4|fail_freq [2] & ((\ram_top4|fail_freq [1]) # (!\ram_top4|fail_freq [0])))) # (!\ram_top4|fail_freq [3] & (\ram_top4|fail_freq [1] & (!\ram_top4|fail_freq [2] & !\ram_top4|fail_freq 
// [0])))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [1]),
	.datac(\ram_top4|fail_freq [2]),
	.datad(\ram_top4|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr2~0 .lut_mask = 16'h80A4;
defparam \ram_top4|hexa3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N28
cycloneive_lcell_comb \ram_top1|hexa3|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr2~0_combout  = (\ram_top1|fail_freq [2] & (\ram_top1|fail_freq [3] & ((\ram_top1|fail_freq [1]) # (!\ram_top1|fail_freq [0])))) # (!\ram_top1|fail_freq [2] & (\ram_top1|fail_freq [1] & (!\ram_top1|fail_freq [3] & !\ram_top1|fail_freq 
// [0])))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr2~0 .lut_mask = 16'h80C2;
defparam \ram_top1|hexa3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N12
cycloneive_lcell_comb \ram_top3|hexa3|WideOr2~0 (
// Equation(s):
// \ram_top3|hexa3|WideOr2~0_combout  = (\ram_top3|fail_freq [3] & (\ram_top3|fail_freq [2] & ((\ram_top3|fail_freq [1]) # (!\ram_top3|fail_freq [0])))) # (!\ram_top3|fail_freq [3] & (\ram_top3|fail_freq [1] & (!\ram_top3|fail_freq [0] & !\ram_top3|fail_freq 
// [2])))

	.dataa(\ram_top3|fail_freq [1]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|fail_freq [3]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr2~0 .lut_mask = 16'hB002;
defparam \ram_top3|hexa3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N24
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o ) # (\ram_top3|hexa3|WideOr2~0_combout )))) # (!\SW[17]~input_o  & (\ram_top1|hexa3|WideOr2~0_combout  & (!\SW[16]~input_o )))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa3|WideOr2~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top3|hexa3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hAEA4;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N30
cycloneive_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\SW[16]~input_o  & ((\Mux25~0_combout  & ((\ram_top4|hexa3|WideOr2~0_combout ))) # (!\Mux25~0_combout  & (\ram_top2|hexa3|WideOr2~0_combout )))) # (!\SW[16]~input_o  & (((\Mux25~0_combout ))))

	.dataa(\SW[16]~input_o ),
	.datab(\ram_top2|hexa3|WideOr2~0_combout ),
	.datac(\ram_top4|hexa3|WideOr2~0_combout ),
	.datad(\Mux25~0_combout ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hF588;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N30
cycloneive_lcell_comb \ram_top4|hexa3|WideOr3~0 (
// Equation(s):
// \ram_top4|hexa3|WideOr3~0_combout  = (\ram_top4|fail_freq [1] & ((\ram_top4|fail_freq [2] & ((\ram_top4|fail_freq [0]))) # (!\ram_top4|fail_freq [2] & (\ram_top4|fail_freq [3] & !\ram_top4|fail_freq [0])))) # (!\ram_top4|fail_freq [1] & 
// (!\ram_top4|fail_freq [3] & (\ram_top4|fail_freq [2] $ (\ram_top4|fail_freq [0]))))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [1]),
	.datac(\ram_top4|fail_freq [2]),
	.datad(\ram_top4|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr3~0 .lut_mask = 16'hC118;
defparam \ram_top4|hexa3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N28
cycloneive_lcell_comb \ram_top2|hexa3|WideOr3~0 (
// Equation(s):
// \ram_top2|hexa3|WideOr3~0_combout  = (\ram_top2|fail_freq [1] & ((\ram_top2|fail_freq [0] & ((\ram_top2|fail_freq [2]))) # (!\ram_top2|fail_freq [0] & (\ram_top2|fail_freq [3] & !\ram_top2|fail_freq [2])))) # (!\ram_top2|fail_freq [1] & 
// (!\ram_top2|fail_freq [3] & (\ram_top2|fail_freq [0] $ (\ram_top2|fail_freq [2]))))

	.dataa(\ram_top2|fail_freq [0]),
	.datab(\ram_top2|fail_freq [3]),
	.datac(\ram_top2|fail_freq [1]),
	.datad(\ram_top2|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr3~0 .lut_mask = 16'hA142;
defparam \ram_top2|hexa3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N14
cycloneive_lcell_comb \ram_top1|hexa3|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr3~0_combout  = (\ram_top1|fail_freq [1] & ((\ram_top1|fail_freq [2] & ((\ram_top1|fail_freq [0]))) # (!\ram_top1|fail_freq [2] & (\ram_top1|fail_freq [3] & !\ram_top1|fail_freq [0])))) # (!\ram_top1|fail_freq [1] & 
// (!\ram_top1|fail_freq [3] & (\ram_top1|fail_freq [2] $ (\ram_top1|fail_freq [0]))))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr3~0 .lut_mask = 16'h8924;
defparam \ram_top1|hexa3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N16
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|hexa3|WideOr3~0_combout )) # (!\SW[16]~input_o  & ((\ram_top1|hexa3|WideOr3~0_combout )))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top2|hexa3|WideOr3~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top1|hexa3|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hE5E0;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N10
cycloneive_lcell_comb \ram_top3|hexa3|WideOr3~0 (
// Equation(s):
// \ram_top3|hexa3|WideOr3~0_combout  = (\ram_top3|fail_freq [1] & ((\ram_top3|fail_freq [0] & ((\ram_top3|fail_freq [2]))) # (!\ram_top3|fail_freq [0] & (\ram_top3|fail_freq [3] & !\ram_top3|fail_freq [2])))) # (!\ram_top3|fail_freq [1] & 
// (!\ram_top3|fail_freq [3] & (\ram_top3|fail_freq [0] $ (\ram_top3|fail_freq [2]))))

	.dataa(\ram_top3|fail_freq [1]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|fail_freq [3]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr3~0 .lut_mask = 16'h8924;
defparam \ram_top3|hexa3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N6
cycloneive_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Mux24~0_combout  & ((\ram_top4|hexa3|WideOr3~0_combout ) # ((!\SW[17]~input_o )))) # (!\Mux24~0_combout  & (((\SW[17]~input_o  & \ram_top3|hexa3|WideOr3~0_combout ))))

	.dataa(\ram_top4|hexa3|WideOr3~0_combout ),
	.datab(\Mux24~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\ram_top3|hexa3|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hBC8C;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N26
cycloneive_lcell_comb \ram_top2|hexa3|WideOr4~0 (
// Equation(s):
// \ram_top2|hexa3|WideOr4~0_combout  = (\ram_top2|fail_freq [1] & (\ram_top2|fail_freq [0] & (!\ram_top2|fail_freq [3]))) # (!\ram_top2|fail_freq [1] & ((\ram_top2|fail_freq [2] & ((!\ram_top2|fail_freq [3]))) # (!\ram_top2|fail_freq [2] & 
// (\ram_top2|fail_freq [0]))))

	.dataa(\ram_top2|fail_freq [0]),
	.datab(\ram_top2|fail_freq [3]),
	.datac(\ram_top2|fail_freq [1]),
	.datad(\ram_top2|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr4~0 .lut_mask = 16'h232A;
defparam \ram_top2|hexa3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N16
cycloneive_lcell_comb \ram_top1|hexa3|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr4~0_combout  = (\ram_top1|fail_freq [1] & (((!\ram_top1|fail_freq [3] & \ram_top1|fail_freq [0])))) # (!\ram_top1|fail_freq [1] & ((\ram_top1|fail_freq [2] & (!\ram_top1|fail_freq [3])) # (!\ram_top1|fail_freq [2] & 
// ((\ram_top1|fail_freq [0])))))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr4~0 .lut_mask = 16'h1F04;
defparam \ram_top1|hexa3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N8
cycloneive_lcell_comb \ram_top3|hexa3|WideOr4~0 (
// Equation(s):
// \ram_top3|hexa3|WideOr4~0_combout  = (\ram_top3|fail_freq [1] & (\ram_top3|fail_freq [0] & (!\ram_top3|fail_freq [3]))) # (!\ram_top3|fail_freq [1] & ((\ram_top3|fail_freq [2] & ((!\ram_top3|fail_freq [3]))) # (!\ram_top3|fail_freq [2] & 
// (\ram_top3|fail_freq [0]))))

	.dataa(\ram_top3|fail_freq [1]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|fail_freq [3]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr4~0 .lut_mask = 16'h0D4C;
defparam \ram_top3|hexa3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N20
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\SW[17]~input_o  & (((\ram_top3|hexa3|WideOr4~0_combout ) # (\SW[16]~input_o )))) # (!\SW[17]~input_o  & (\ram_top1|hexa3|WideOr4~0_combout  & ((!\SW[16]~input_o ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa3|WideOr4~0_combout ),
	.datac(\ram_top3|hexa3|WideOr4~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hAAE4;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N28
cycloneive_lcell_comb \ram_top4|hexa3|WideOr4~0 (
// Equation(s):
// \ram_top4|hexa3|WideOr4~0_combout  = (\ram_top4|fail_freq [1] & (!\ram_top4|fail_freq [3] & ((\ram_top4|fail_freq [0])))) # (!\ram_top4|fail_freq [1] & ((\ram_top4|fail_freq [2] & (!\ram_top4|fail_freq [3])) # (!\ram_top4|fail_freq [2] & 
// ((\ram_top4|fail_freq [0])))))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [1]),
	.datac(\ram_top4|fail_freq [2]),
	.datad(\ram_top4|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr4~0 .lut_mask = 16'h5710;
defparam \ram_top4|hexa3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N26
cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout  & (((\ram_top4|hexa3|WideOr4~0_combout ) # (!\SW[16]~input_o )))) # (!\Mux23~0_combout  & (\ram_top2|hexa3|WideOr4~0_combout  & (\SW[16]~input_o )))

	.dataa(\ram_top2|hexa3|WideOr4~0_combout ),
	.datab(\Mux23~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\ram_top4|hexa3|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hEC2C;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N18
cycloneive_lcell_comb \ram_top1|hexa3|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr5~0_combout  = (\ram_top1|fail_freq [1] & (!\ram_top1|fail_freq [3] & ((\ram_top1|fail_freq [0]) # (!\ram_top1|fail_freq [2])))) # (!\ram_top1|fail_freq [1] & (\ram_top1|fail_freq [0] & (\ram_top1|fail_freq [2] $ 
// (!\ram_top1|fail_freq [3]))))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr5~0 .lut_mask = 16'h4B02;
defparam \ram_top1|hexa3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N12
cycloneive_lcell_comb \ram_top2|hexa3|WideOr5~0 (
// Equation(s):
// \ram_top2|hexa3|WideOr5~0_combout  = (\ram_top2|fail_freq [0] & (\ram_top2|fail_freq [3] $ (((\ram_top2|fail_freq [1]) # (!\ram_top2|fail_freq [2]))))) # (!\ram_top2|fail_freq [0] & (!\ram_top2|fail_freq [3] & (\ram_top2|fail_freq [1] & 
// !\ram_top2|fail_freq [2])))

	.dataa(\ram_top2|fail_freq [0]),
	.datab(\ram_top2|fail_freq [3]),
	.datac(\ram_top2|fail_freq [1]),
	.datad(\ram_top2|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr5~0 .lut_mask = 16'h2832;
defparam \ram_top2|hexa3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N18
cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & ((\ram_top2|hexa3|WideOr5~0_combout ))) # (!\SW[16]~input_o  & (\ram_top1|hexa3|WideOr5~0_combout ))))

	.dataa(\ram_top1|hexa3|WideOr5~0_combout ),
	.datab(\ram_top2|hexa3|WideOr5~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hFC0A;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N26
cycloneive_lcell_comb \ram_top4|hexa3|WideOr5~0 (
// Equation(s):
// \ram_top4|hexa3|WideOr5~0_combout  = (\ram_top4|fail_freq [1] & (!\ram_top4|fail_freq [3] & ((\ram_top4|fail_freq [0]) # (!\ram_top4|fail_freq [2])))) # (!\ram_top4|fail_freq [1] & (\ram_top4|fail_freq [0] & (\ram_top4|fail_freq [3] $ 
// (!\ram_top4|fail_freq [2]))))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [1]),
	.datac(\ram_top4|fail_freq [2]),
	.datad(\ram_top4|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr5~0 .lut_mask = 16'h6504;
defparam \ram_top4|hexa3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N14
cycloneive_lcell_comb \ram_top3|hexa3|WideOr5~0 (
// Equation(s):
// \ram_top3|hexa3|WideOr5~0_combout  = (\ram_top3|fail_freq [1] & (!\ram_top3|fail_freq [3] & ((\ram_top3|fail_freq [0]) # (!\ram_top3|fail_freq [2])))) # (!\ram_top3|fail_freq [1] & (\ram_top3|fail_freq [0] & (\ram_top3|fail_freq [3] $ 
// (!\ram_top3|fail_freq [2]))))

	.dataa(\ram_top3|fail_freq [1]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|fail_freq [3]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr5~0 .lut_mask = 16'h480E;
defparam \ram_top3|hexa3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N4
cycloneive_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\SW[17]~input_o  & ((\Mux22~0_combout  & (\ram_top4|hexa3|WideOr5~0_combout )) # (!\Mux22~0_combout  & ((\ram_top3|hexa3|WideOr5~0_combout ))))) # (!\SW[17]~input_o  & (\Mux22~0_combout ))

	.dataa(\SW[17]~input_o ),
	.datab(\Mux22~0_combout ),
	.datac(\ram_top4|hexa3|WideOr5~0_combout ),
	.datad(\ram_top3|hexa3|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hE6C4;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N16
cycloneive_lcell_comb \ram_top4|hexa3|WideOr6~0 (
// Equation(s):
// \ram_top4|hexa3|WideOr6~0_combout  = (\ram_top4|fail_freq [0] & ((\ram_top4|fail_freq [3]) # (\ram_top4|fail_freq [1] $ (\ram_top4|fail_freq [2])))) # (!\ram_top4|fail_freq [0] & ((\ram_top4|fail_freq [1]) # (\ram_top4|fail_freq [3] $ (\ram_top4|fail_freq 
// [2]))))

	.dataa(\ram_top4|fail_freq [3]),
	.datab(\ram_top4|fail_freq [1]),
	.datac(\ram_top4|fail_freq [2]),
	.datad(\ram_top4|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr6~0 .lut_mask = 16'hBEDE;
defparam \ram_top4|hexa3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N10
cycloneive_lcell_comb \ram_top4|hexa3|WideOr6~0_wirecell (
// Equation(s):
// \ram_top4|hexa3|WideOr6~0_wirecell_combout  = !\ram_top4|hexa3|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|hexa3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top4|hexa3|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa3|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top4|hexa3|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N18
cycloneive_lcell_comb \ram_top2|hexa3|WideOr6~0 (
// Equation(s):
// \ram_top2|hexa3|WideOr6~0_combout  = (\ram_top2|fail_freq [0] & ((\ram_top2|fail_freq [3]) # (\ram_top2|fail_freq [1] $ (\ram_top2|fail_freq [2])))) # (!\ram_top2|fail_freq [0] & ((\ram_top2|fail_freq [1]) # (\ram_top2|fail_freq [3] $ (\ram_top2|fail_freq 
// [2]))))

	.dataa(\ram_top2|fail_freq [0]),
	.datab(\ram_top2|fail_freq [3]),
	.datac(\ram_top2|fail_freq [1]),
	.datad(\ram_top2|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr6~0 .lut_mask = 16'hDBFC;
defparam \ram_top2|hexa3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N2
cycloneive_lcell_comb \ram_top2|hexa3|WideOr6~0_wirecell (
// Equation(s):
// \ram_top2|hexa3|WideOr6~0_wirecell_combout  = !\ram_top2|hexa3|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|hexa3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top2|hexa3|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa3|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top2|hexa3|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N12
cycloneive_lcell_comb \ram_top1|hexa3|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa3|WideOr6~0_combout  = (\ram_top1|fail_freq [0] & ((\ram_top1|fail_freq [3]) # (\ram_top1|fail_freq [1] $ (\ram_top1|fail_freq [2])))) # (!\ram_top1|fail_freq [0] & ((\ram_top1|fail_freq [1]) # (\ram_top1|fail_freq [2] $ (\ram_top1|fail_freq 
// [3]))))

	.dataa(\ram_top1|fail_freq [1]),
	.datab(\ram_top1|fail_freq [2]),
	.datac(\ram_top1|fail_freq [3]),
	.datad(\ram_top1|fail_freq [0]),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \ram_top1|hexa3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N30
cycloneive_lcell_comb \ram_top1|hexa3|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa3|WideOr6~0_wirecell_combout  = !\ram_top1|hexa3|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|hexa3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|hexa3|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa3|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|hexa3|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N28
cycloneive_lcell_comb \ram_top3|hexa3|WideOr6~0 (
// Equation(s):
// \ram_top3|hexa3|WideOr6~0_combout  = (\ram_top3|fail_freq [0] & ((\ram_top3|fail_freq [3]) # (\ram_top3|fail_freq [1] $ (\ram_top3|fail_freq [2])))) # (!\ram_top3|fail_freq [0] & ((\ram_top3|fail_freq [1]) # (\ram_top3|fail_freq [3] $ (\ram_top3|fail_freq 
// [2]))))

	.dataa(\ram_top3|fail_freq [1]),
	.datab(\ram_top3|fail_freq [0]),
	.datac(\ram_top3|fail_freq [3]),
	.datad(\ram_top3|fail_freq [2]),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr6~0 .lut_mask = 16'hE7FA;
defparam \ram_top3|hexa3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y13_N2
cycloneive_lcell_comb \ram_top3|hexa3|WideOr6~0_wirecell (
// Equation(s):
// \ram_top3|hexa3|WideOr6~0_wirecell_combout  = !\ram_top3|hexa3|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|hexa3|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top3|hexa3|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa3|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top3|hexa3|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N22
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\SW[17]~input_o  & ((\SW[16]~input_o ) # ((\ram_top3|hexa3|WideOr6~0_wirecell_combout )))) # (!\SW[17]~input_o  & (!\SW[16]~input_o  & (\ram_top1|hexa3|WideOr6~0_wirecell_combout )))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\ram_top1|hexa3|WideOr6~0_wirecell_combout ),
	.datad(\ram_top3|hexa3|WideOr6~0_wirecell_combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hBA98;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N0
cycloneive_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Mux21~0_combout  & ((\ram_top4|hexa3|WideOr6~0_wirecell_combout ) # ((!\SW[16]~input_o )))) # (!\Mux21~0_combout  & (((\ram_top2|hexa3|WideOr6~0_wirecell_combout  & \SW[16]~input_o ))))

	.dataa(\ram_top4|hexa3|WideOr6~0_wirecell_combout ),
	.datab(\ram_top2|hexa3|WideOr6~0_wirecell_combout ),
	.datac(\Mux21~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hACF0;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N14
cycloneive_lcell_comb \ram_top4|hexa4|WideOr0~0 (
// Equation(s):
// \ram_top4|hexa4|WideOr0~0_combout  = (\ram_top4|fail_freq [7] & (\ram_top4|fail_freq [4] & (\ram_top4|fail_freq [6] $ (\ram_top4|fail_freq [5])))) # (!\ram_top4|fail_freq [7] & (!\ram_top4|fail_freq [5] & (\ram_top4|fail_freq [4] $ (\ram_top4|fail_freq 
// [6]))))

	.dataa(\ram_top4|fail_freq [7]),
	.datab(\ram_top4|fail_freq [4]),
	.datac(\ram_top4|fail_freq [6]),
	.datad(\ram_top4|fail_freq [5]),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr0~0 .lut_mask = 16'h0894;
defparam \ram_top4|hexa4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N2
cycloneive_lcell_comb \ram_top2|hexa4|WideOr0~0 (
// Equation(s):
// \ram_top2|hexa4|WideOr0~0_combout  = (\ram_top2|fail_freq [6] & (!\ram_top2|fail_freq [5] & (\ram_top2|fail_freq [4] $ (!\ram_top2|fail_freq [7])))) # (!\ram_top2|fail_freq [6] & (\ram_top2|fail_freq [4] & (\ram_top2|fail_freq [5] $ (!\ram_top2|fail_freq 
// [7]))))

	.dataa(\ram_top2|fail_freq [4]),
	.datab(\ram_top2|fail_freq [5]),
	.datac(\ram_top2|fail_freq [6]),
	.datad(\ram_top2|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr0~0 .lut_mask = 16'h2812;
defparam \ram_top2|hexa4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N30
cycloneive_lcell_comb \ram_top1|hexa4|WideOr0~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr0~0_combout  = (\ram_top1|fail_freq [6] & (!\ram_top1|fail_freq [5] & (\ram_top1|fail_freq [7] $ (!\ram_top1|fail_freq [4])))) # (!\ram_top1|fail_freq [6] & (\ram_top1|fail_freq [4] & (\ram_top1|fail_freq [7] $ (!\ram_top1|fail_freq 
// [5]))))

	.dataa(\ram_top1|fail_freq [6]),
	.datab(\ram_top1|fail_freq [7]),
	.datac(\ram_top1|fail_freq [5]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr0~0 .lut_mask = 16'h4902;
defparam \ram_top1|hexa4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N24
cycloneive_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|hexa4|WideOr0~0_combout )) # (!\SW[16]~input_o  & ((\ram_top1|hexa4|WideOr0~0_combout )))))

	.dataa(\ram_top2|hexa4|WideOr0~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top1|hexa4|WideOr0~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'hEE30;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N28
cycloneive_lcell_comb \ram_top3|hexa4|WideOr0~0 (
// Equation(s):
// \ram_top3|hexa4|WideOr0~0_combout  = (\ram_top3|fail_freq [6] & (!\ram_top3|fail_freq [5] & (\ram_top3|fail_freq [4] $ (!\ram_top3|fail_freq [7])))) # (!\ram_top3|fail_freq [6] & (\ram_top3|fail_freq [4] & (\ram_top3|fail_freq [5] $ (!\ram_top3|fail_freq 
// [7]))))

	.dataa(\ram_top3|fail_freq [4]),
	.datab(\ram_top3|fail_freq [5]),
	.datac(\ram_top3|fail_freq [6]),
	.datad(\ram_top3|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr0~0 .lut_mask = 16'h2812;
defparam \ram_top3|hexa4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N10
cycloneive_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = (\Mux34~0_combout  & ((\ram_top4|hexa4|WideOr0~0_combout ) # ((!\SW[17]~input_o )))) # (!\Mux34~0_combout  & (((\ram_top3|hexa4|WideOr0~0_combout  & \SW[17]~input_o ))))

	.dataa(\ram_top4|hexa4|WideOr0~0_combout ),
	.datab(\Mux34~0_combout ),
	.datac(\ram_top3|hexa4|WideOr0~0_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~1 .lut_mask = 16'hB8CC;
defparam \Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N26
cycloneive_lcell_comb \ram_top3|hexa4|WideOr1~0 (
// Equation(s):
// \ram_top3|hexa4|WideOr1~0_combout  = (\ram_top3|fail_freq [5] & ((\ram_top3|fail_freq [4] & ((\ram_top3|fail_freq [7]))) # (!\ram_top3|fail_freq [4] & (\ram_top3|fail_freq [6])))) # (!\ram_top3|fail_freq [5] & (\ram_top3|fail_freq [6] & 
// (\ram_top3|fail_freq [4] $ (\ram_top3|fail_freq [7]))))

	.dataa(\ram_top3|fail_freq [4]),
	.datab(\ram_top3|fail_freq [5]),
	.datac(\ram_top3|fail_freq [6]),
	.datad(\ram_top3|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr1~0 .lut_mask = 16'hD860;
defparam \ram_top3|hexa4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N28
cycloneive_lcell_comb \ram_top1|hexa4|WideOr1~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr1~0_combout  = (\ram_top1|fail_freq [7] & ((\ram_top1|fail_freq [4] & ((\ram_top1|fail_freq [5]))) # (!\ram_top1|fail_freq [4] & (\ram_top1|fail_freq [6])))) # (!\ram_top1|fail_freq [7] & (\ram_top1|fail_freq [6] & 
// (\ram_top1|fail_freq [5] $ (\ram_top1|fail_freq [4]))))

	.dataa(\ram_top1|fail_freq [6]),
	.datab(\ram_top1|fail_freq [7]),
	.datac(\ram_top1|fail_freq [5]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \ram_top1|hexa4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N10
cycloneive_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = (\SW[17]~input_o  & ((\ram_top3|hexa4|WideOr1~0_combout ) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\ram_top1|hexa4|WideOr1~0_combout  & !\SW[16]~input_o ))))

	.dataa(\ram_top3|hexa4|WideOr1~0_combout ),
	.datab(\ram_top1|hexa4|WideOr1~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~0 .lut_mask = 16'hF0AC;
defparam \Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N20
cycloneive_lcell_comb \ram_top2|hexa4|WideOr1~0 (
// Equation(s):
// \ram_top2|hexa4|WideOr1~0_combout  = (\ram_top2|fail_freq [5] & ((\ram_top2|fail_freq [4] & ((\ram_top2|fail_freq [7]))) # (!\ram_top2|fail_freq [4] & (\ram_top2|fail_freq [6])))) # (!\ram_top2|fail_freq [5] & (\ram_top2|fail_freq [6] & 
// (\ram_top2|fail_freq [4] $ (\ram_top2|fail_freq [7]))))

	.dataa(\ram_top2|fail_freq [4]),
	.datab(\ram_top2|fail_freq [5]),
	.datac(\ram_top2|fail_freq [6]),
	.datad(\ram_top2|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr1~0 .lut_mask = 16'hD860;
defparam \ram_top2|hexa4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N4
cycloneive_lcell_comb \ram_top4|hexa4|WideOr1~0 (
// Equation(s):
// \ram_top4|hexa4|WideOr1~0_combout  = (\ram_top4|fail_freq [7] & ((\ram_top4|fail_freq [4] & ((\ram_top4|fail_freq [5]))) # (!\ram_top4|fail_freq [4] & (\ram_top4|fail_freq [6])))) # (!\ram_top4|fail_freq [7] & (\ram_top4|fail_freq [6] & 
// (\ram_top4|fail_freq [4] $ (\ram_top4|fail_freq [5]))))

	.dataa(\ram_top4|fail_freq [7]),
	.datab(\ram_top4|fail_freq [4]),
	.datac(\ram_top4|fail_freq [6]),
	.datad(\ram_top4|fail_freq [5]),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr1~0 .lut_mask = 16'hB860;
defparam \ram_top4|hexa4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N28
cycloneive_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = (\Mux33~0_combout  & (((\ram_top4|hexa4|WideOr1~0_combout ) # (!\SW[16]~input_o )))) # (!\Mux33~0_combout  & (\ram_top2|hexa4|WideOr1~0_combout  & ((\SW[16]~input_o ))))

	.dataa(\Mux33~0_combout ),
	.datab(\ram_top2|hexa4|WideOr1~0_combout ),
	.datac(\ram_top4|hexa4|WideOr1~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux33~1 .lut_mask = 16'hE4AA;
defparam \Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N22
cycloneive_lcell_comb \ram_top4|hexa4|WideOr2~0 (
// Equation(s):
// \ram_top4|hexa4|WideOr2~0_combout  = (\ram_top4|fail_freq [7] & (\ram_top4|fail_freq [6] & ((\ram_top4|fail_freq [5]) # (!\ram_top4|fail_freq [4])))) # (!\ram_top4|fail_freq [7] & (!\ram_top4|fail_freq [4] & (!\ram_top4|fail_freq [6] & \ram_top4|fail_freq 
// [5])))

	.dataa(\ram_top4|fail_freq [7]),
	.datab(\ram_top4|fail_freq [4]),
	.datac(\ram_top4|fail_freq [6]),
	.datad(\ram_top4|fail_freq [5]),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr2~0 .lut_mask = 16'hA120;
defparam \ram_top4|hexa4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N24
cycloneive_lcell_comb \ram_top3|hexa4|WideOr2~0 (
// Equation(s):
// \ram_top3|hexa4|WideOr2~0_combout  = (\ram_top3|fail_freq [6] & (\ram_top3|fail_freq [7] & ((\ram_top3|fail_freq [5]) # (!\ram_top3|fail_freq [4])))) # (!\ram_top3|fail_freq [6] & (\ram_top3|fail_freq [5] & (!\ram_top3|fail_freq [4] & !\ram_top3|fail_freq 
// [7])))

	.dataa(\ram_top3|fail_freq [5]),
	.datab(\ram_top3|fail_freq [6]),
	.datac(\ram_top3|fail_freq [4]),
	.datad(\ram_top3|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr2~0 .lut_mask = 16'h8C02;
defparam \ram_top3|hexa4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N4
cycloneive_lcell_comb \ram_top2|hexa4|WideOr2~0 (
// Equation(s):
// \ram_top2|hexa4|WideOr2~0_combout  = (\ram_top2|fail_freq [7] & (\ram_top2|fail_freq [6] & ((\ram_top2|fail_freq [5]) # (!\ram_top2|fail_freq [4])))) # (!\ram_top2|fail_freq [7] & (!\ram_top2|fail_freq [4] & (\ram_top2|fail_freq [5] & !\ram_top2|fail_freq 
// [6])))

	.dataa(\ram_top2|fail_freq [4]),
	.datab(\ram_top2|fail_freq [7]),
	.datac(\ram_top2|fail_freq [5]),
	.datad(\ram_top2|fail_freq [6]),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr2~0 .lut_mask = 16'hC410;
defparam \ram_top2|hexa4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N6
cycloneive_lcell_comb \ram_top1|hexa4|WideOr2~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr2~0_combout  = (\ram_top1|fail_freq [6] & (\ram_top1|fail_freq [7] & ((\ram_top1|fail_freq [5]) # (!\ram_top1|fail_freq [4])))) # (!\ram_top1|fail_freq [6] & (!\ram_top1|fail_freq [7] & (\ram_top1|fail_freq [5] & !\ram_top1|fail_freq 
// [4])))

	.dataa(\ram_top1|fail_freq [6]),
	.datab(\ram_top1|fail_freq [7]),
	.datac(\ram_top1|fail_freq [5]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr2~0 .lut_mask = 16'h8098;
defparam \ram_top1|hexa4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N22
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|hexa4|WideOr2~0_combout )) # (!\SW[16]~input_o  & ((\ram_top1|hexa4|WideOr2~0_combout )))))

	.dataa(\ram_top2|hexa4|WideOr2~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top1|hexa4|WideOr2~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hEE30;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N12
cycloneive_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = (\SW[17]~input_o  & ((\Mux32~0_combout  & (\ram_top4|hexa4|WideOr2~0_combout )) # (!\Mux32~0_combout  & ((\ram_top3|hexa4|WideOr2~0_combout ))))) # (!\SW[17]~input_o  & (((\Mux32~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top4|hexa4|WideOr2~0_combout ),
	.datac(\ram_top3|hexa4|WideOr2~0_combout ),
	.datad(\Mux32~0_combout ),
	.cin(gnd),
	.combout(\Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~1 .lut_mask = 16'hDDA0;
defparam \Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N10
cycloneive_lcell_comb \ram_top1|hexa4|WideOr3~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr3~0_combout  = (\ram_top1|fail_freq [5] & ((\ram_top1|fail_freq [6] & ((\ram_top1|fail_freq [4]))) # (!\ram_top1|fail_freq [6] & (\ram_top1|fail_freq [7] & !\ram_top1|fail_freq [4])))) # (!\ram_top1|fail_freq [5] & 
// (!\ram_top1|fail_freq [7] & (\ram_top1|fail_freq [6] $ (\ram_top1|fail_freq [4]))))

	.dataa(\ram_top1|fail_freq [5]),
	.datab(\ram_top1|fail_freq [6]),
	.datac(\ram_top1|fail_freq [7]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr3~0 .lut_mask = 16'h8924;
defparam \ram_top1|hexa4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N24
cycloneive_lcell_comb \ram_top3|hexa4|WideOr3~0 (
// Equation(s):
// \ram_top3|hexa4|WideOr3~0_combout  = (\ram_top3|fail_freq [5] & ((\ram_top3|fail_freq [4] & (\ram_top3|fail_freq [6])) # (!\ram_top3|fail_freq [4] & (!\ram_top3|fail_freq [6] & \ram_top3|fail_freq [7])))) # (!\ram_top3|fail_freq [5] & 
// (!\ram_top3|fail_freq [7] & (\ram_top3|fail_freq [4] $ (\ram_top3|fail_freq [6]))))

	.dataa(\ram_top3|fail_freq [4]),
	.datab(\ram_top3|fail_freq [5]),
	.datac(\ram_top3|fail_freq [6]),
	.datad(\ram_top3|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr3~0 .lut_mask = 16'h8492;
defparam \ram_top3|hexa4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y18_N12
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\SW[17]~input_o  & (((\ram_top3|hexa4|WideOr3~0_combout ) # (\SW[16]~input_o )))) # (!\SW[17]~input_o  & (\ram_top1|hexa4|WideOr3~0_combout  & ((!\SW[16]~input_o ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa4|WideOr3~0_combout ),
	.datac(\ram_top3|hexa4|WideOr3~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hAAE4;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N30
cycloneive_lcell_comb \ram_top2|hexa4|WideOr3~0 (
// Equation(s):
// \ram_top2|hexa4|WideOr3~0_combout  = (\ram_top2|fail_freq [5] & ((\ram_top2|fail_freq [4] & ((\ram_top2|fail_freq [6]))) # (!\ram_top2|fail_freq [4] & (\ram_top2|fail_freq [7] & !\ram_top2|fail_freq [6])))) # (!\ram_top2|fail_freq [5] & 
// (!\ram_top2|fail_freq [7] & (\ram_top2|fail_freq [4] $ (\ram_top2|fail_freq [6]))))

	.dataa(\ram_top2|fail_freq [4]),
	.datab(\ram_top2|fail_freq [7]),
	.datac(\ram_top2|fail_freq [5]),
	.datad(\ram_top2|fail_freq [6]),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr3~0 .lut_mask = 16'hA142;
defparam \ram_top2|hexa4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N24
cycloneive_lcell_comb \ram_top4|hexa4|WideOr3~0 (
// Equation(s):
// \ram_top4|hexa4|WideOr3~0_combout  = (\ram_top4|fail_freq [5] & ((\ram_top4|fail_freq [4] & ((\ram_top4|fail_freq [6]))) # (!\ram_top4|fail_freq [4] & (\ram_top4|fail_freq [7] & !\ram_top4|fail_freq [6])))) # (!\ram_top4|fail_freq [5] & 
// (!\ram_top4|fail_freq [7] & (\ram_top4|fail_freq [4] $ (\ram_top4|fail_freq [6]))))

	.dataa(\ram_top4|fail_freq [7]),
	.datab(\ram_top4|fail_freq [4]),
	.datac(\ram_top4|fail_freq [6]),
	.datad(\ram_top4|fail_freq [5]),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr3~0 .lut_mask = 16'hC214;
defparam \ram_top4|hexa4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N30
cycloneive_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\Mux31~0_combout  & (((\ram_top4|hexa4|WideOr3~0_combout ) # (!\SW[16]~input_o )))) # (!\Mux31~0_combout  & (\ram_top2|hexa4|WideOr3~0_combout  & ((\SW[16]~input_o ))))

	.dataa(\Mux31~0_combout ),
	.datab(\ram_top2|hexa4|WideOr3~0_combout ),
	.datac(\ram_top4|hexa4|WideOr3~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hE4AA;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N18
cycloneive_lcell_comb \ram_top4|hexa4|WideOr4~0 (
// Equation(s):
// \ram_top4|hexa4|WideOr4~0_combout  = (\ram_top4|fail_freq [5] & (!\ram_top4|fail_freq [7] & (\ram_top4|fail_freq [4]))) # (!\ram_top4|fail_freq [5] & ((\ram_top4|fail_freq [6] & (!\ram_top4|fail_freq [7])) # (!\ram_top4|fail_freq [6] & 
// ((\ram_top4|fail_freq [4])))))

	.dataa(\ram_top4|fail_freq [7]),
	.datab(\ram_top4|fail_freq [4]),
	.datac(\ram_top4|fail_freq [6]),
	.datad(\ram_top4|fail_freq [5]),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr4~0 .lut_mask = 16'h445C;
defparam \ram_top4|hexa4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y13_N14
cycloneive_lcell_comb \ram_top2|hexa4|WideOr4~0 (
// Equation(s):
// \ram_top2|hexa4|WideOr4~0_combout  = (\ram_top2|fail_freq [5] & (\ram_top2|fail_freq [4] & ((!\ram_top2|fail_freq [7])))) # (!\ram_top2|fail_freq [5] & ((\ram_top2|fail_freq [6] & ((!\ram_top2|fail_freq [7]))) # (!\ram_top2|fail_freq [6] & 
// (\ram_top2|fail_freq [4]))))

	.dataa(\ram_top2|fail_freq [4]),
	.datab(\ram_top2|fail_freq [5]),
	.datac(\ram_top2|fail_freq [6]),
	.datad(\ram_top2|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr4~0 .lut_mask = 16'h02BA;
defparam \ram_top2|hexa4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N16
cycloneive_lcell_comb \ram_top1|hexa4|WideOr4~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr4~0_combout  = (\ram_top1|fail_freq [5] & (((!\ram_top1|fail_freq [7] & \ram_top1|fail_freq [4])))) # (!\ram_top1|fail_freq [5] & ((\ram_top1|fail_freq [6] & (!\ram_top1|fail_freq [7])) # (!\ram_top1|fail_freq [6] & 
// ((\ram_top1|fail_freq [4])))))

	.dataa(\ram_top1|fail_freq [6]),
	.datab(\ram_top1|fail_freq [7]),
	.datac(\ram_top1|fail_freq [5]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr4~0 .lut_mask = 16'h3702;
defparam \ram_top1|hexa4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N20
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|hexa4|WideOr4~0_combout )) # (!\SW[16]~input_o  & ((\ram_top1|hexa4|WideOr4~0_combout )))))

	.dataa(\ram_top2|hexa4|WideOr4~0_combout ),
	.datab(\ram_top1|hexa4|WideOr4~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hFA0C;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N30
cycloneive_lcell_comb \ram_top3|hexa4|WideOr4~0 (
// Equation(s):
// \ram_top3|hexa4|WideOr4~0_combout  = (\ram_top3|fail_freq [5] & (((\ram_top3|fail_freq [4] & !\ram_top3|fail_freq [7])))) # (!\ram_top3|fail_freq [5] & ((\ram_top3|fail_freq [6] & ((!\ram_top3|fail_freq [7]))) # (!\ram_top3|fail_freq [6] & 
// (\ram_top3|fail_freq [4]))))

	.dataa(\ram_top3|fail_freq [5]),
	.datab(\ram_top3|fail_freq [6]),
	.datac(\ram_top3|fail_freq [4]),
	.datad(\ram_top3|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr4~0 .lut_mask = 16'h10F4;
defparam \ram_top3|hexa4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y16_N6
cycloneive_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\SW[17]~input_o  & ((\Mux30~0_combout  & (\ram_top4|hexa4|WideOr4~0_combout )) # (!\Mux30~0_combout  & ((\ram_top3|hexa4|WideOr4~0_combout ))))) # (!\SW[17]~input_o  & (((\Mux30~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top4|hexa4|WideOr4~0_combout ),
	.datac(\Mux30~0_combout ),
	.datad(\ram_top3|hexa4|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hDAD0;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y17_N22
cycloneive_lcell_comb \ram_top1|hexa4|WideOr5~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr5~0_combout  = (\ram_top1|fail_freq [6] & (\ram_top1|fail_freq [4] & (\ram_top1|fail_freq [7] $ (\ram_top1|fail_freq [5])))) # (!\ram_top1|fail_freq [6] & (!\ram_top1|fail_freq [7] & ((\ram_top1|fail_freq [5]) # (\ram_top1|fail_freq 
// [4]))))

	.dataa(\ram_top1|fail_freq [6]),
	.datab(\ram_top1|fail_freq [7]),
	.datac(\ram_top1|fail_freq [5]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr5~0 .lut_mask = 16'h3910;
defparam \ram_top1|hexa4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y13_N22
cycloneive_lcell_comb \ram_top3|hexa4|WideOr5~0 (
// Equation(s):
// \ram_top3|hexa4|WideOr5~0_combout  = (\ram_top3|fail_freq [4] & (\ram_top3|fail_freq [7] $ (((\ram_top3|fail_freq [5]) # (!\ram_top3|fail_freq [6]))))) # (!\ram_top3|fail_freq [4] & (\ram_top3|fail_freq [5] & (!\ram_top3|fail_freq [6] & 
// !\ram_top3|fail_freq [7])))

	.dataa(\ram_top3|fail_freq [4]),
	.datab(\ram_top3|fail_freq [5]),
	.datac(\ram_top3|fail_freq [6]),
	.datad(\ram_top3|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr5~0 .lut_mask = 16'h208E;
defparam \ram_top3|hexa4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y16_N14
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\SW[17]~input_o  & (((\ram_top3|hexa4|WideOr5~0_combout ) # (\SW[16]~input_o )))) # (!\SW[17]~input_o  & (\ram_top1|hexa4|WideOr5~0_combout  & ((!\SW[16]~input_o ))))

	.dataa(\ram_top1|hexa4|WideOr5~0_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top3|hexa4|WideOr5~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hCCE2;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N20
cycloneive_lcell_comb \ram_top2|hexa4|WideOr5~0 (
// Equation(s):
// \ram_top2|hexa4|WideOr5~0_combout  = (\ram_top2|fail_freq [4] & (\ram_top2|fail_freq [7] $ (((\ram_top2|fail_freq [5]) # (!\ram_top2|fail_freq [6]))))) # (!\ram_top2|fail_freq [4] & (!\ram_top2|fail_freq [7] & (\ram_top2|fail_freq [5] & 
// !\ram_top2|fail_freq [6])))

	.dataa(\ram_top2|fail_freq [4]),
	.datab(\ram_top2|fail_freq [7]),
	.datac(\ram_top2|fail_freq [5]),
	.datad(\ram_top2|fail_freq [6]),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr5~0 .lut_mask = 16'h2832;
defparam \ram_top2|hexa4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N12
cycloneive_lcell_comb \ram_top4|hexa4|WideOr5~0 (
// Equation(s):
// \ram_top4|hexa4|WideOr5~0_combout  = (\ram_top4|fail_freq [4] & (\ram_top4|fail_freq [7] $ (((\ram_top4|fail_freq [5]) # (!\ram_top4|fail_freq [6]))))) # (!\ram_top4|fail_freq [4] & (!\ram_top4|fail_freq [7] & (!\ram_top4|fail_freq [6] & 
// \ram_top4|fail_freq [5])))

	.dataa(\ram_top4|fail_freq [7]),
	.datab(\ram_top4|fail_freq [4]),
	.datac(\ram_top4|fail_freq [6]),
	.datad(\ram_top4|fail_freq [5]),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr5~0 .lut_mask = 16'h4584;
defparam \ram_top4|hexa4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N12
cycloneive_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Mux29~0_combout  & (((\ram_top4|hexa4|WideOr5~0_combout ) # (!\SW[16]~input_o )))) # (!\Mux29~0_combout  & (\ram_top2|hexa4|WideOr5~0_combout  & ((\SW[16]~input_o ))))

	.dataa(\Mux29~0_combout ),
	.datab(\ram_top2|hexa4|WideOr5~0_combout ),
	.datac(\ram_top4|hexa4|WideOr5~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hE4AA;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y16_N2
cycloneive_lcell_comb \ram_top4|hexa4|WideOr6~0 (
// Equation(s):
// \ram_top4|hexa4|WideOr6~0_combout  = (\ram_top4|fail_freq [4] & ((\ram_top4|fail_freq [7]) # (\ram_top4|fail_freq [6] $ (\ram_top4|fail_freq [5])))) # (!\ram_top4|fail_freq [4] & ((\ram_top4|fail_freq [5]) # (\ram_top4|fail_freq [7] $ (\ram_top4|fail_freq 
// [6]))))

	.dataa(\ram_top4|fail_freq [7]),
	.datab(\ram_top4|fail_freq [4]),
	.datac(\ram_top4|fail_freq [6]),
	.datad(\ram_top4|fail_freq [5]),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr6~0 .lut_mask = 16'hBFDA;
defparam \ram_top4|hexa4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N4
cycloneive_lcell_comb \ram_top4|hexa4|WideOr6~0_wirecell (
// Equation(s):
// \ram_top4|hexa4|WideOr6~0_wirecell_combout  = !\ram_top4|hexa4|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|hexa4|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top4|hexa4|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|hexa4|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top4|hexa4|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N20
cycloneive_lcell_comb \ram_top3|hexa4|WideOr6~0 (
// Equation(s):
// \ram_top3|hexa4|WideOr6~0_combout  = (\ram_top3|fail_freq [4] & ((\ram_top3|fail_freq [7]) # (\ram_top3|fail_freq [5] $ (\ram_top3|fail_freq [6])))) # (!\ram_top3|fail_freq [4] & ((\ram_top3|fail_freq [5]) # (\ram_top3|fail_freq [6] $ (\ram_top3|fail_freq 
// [7]))))

	.dataa(\ram_top3|fail_freq [5]),
	.datab(\ram_top3|fail_freq [6]),
	.datac(\ram_top3|fail_freq [4]),
	.datad(\ram_top3|fail_freq [7]),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \ram_top3|hexa4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N26
cycloneive_lcell_comb \ram_top3|hexa4|WideOr6~0_wirecell (
// Equation(s):
// \ram_top3|hexa4|WideOr6~0_wirecell_combout  = !\ram_top3|hexa4|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|hexa4|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top3|hexa4|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|hexa4|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top3|hexa4|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N0
cycloneive_lcell_comb \ram_top1|hexa4|WideOr6~0 (
// Equation(s):
// \ram_top1|hexa4|WideOr6~0_combout  = (\ram_top1|fail_freq [4] & ((\ram_top1|fail_freq [7]) # (\ram_top1|fail_freq [5] $ (\ram_top1|fail_freq [6])))) # (!\ram_top1|fail_freq [4] & ((\ram_top1|fail_freq [5]) # (\ram_top1|fail_freq [6] $ (\ram_top1|fail_freq 
// [7]))))

	.dataa(\ram_top1|fail_freq [5]),
	.datab(\ram_top1|fail_freq [6]),
	.datac(\ram_top1|fail_freq [7]),
	.datad(\ram_top1|fail_freq [4]),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \ram_top1|hexa4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N0
cycloneive_lcell_comb \ram_top1|hexa4|WideOr6~0_wirecell (
// Equation(s):
// \ram_top1|hexa4|WideOr6~0_wirecell_combout  = !\ram_top1|hexa4|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|hexa4|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top1|hexa4|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|hexa4|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top1|hexa4|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N10
cycloneive_lcell_comb \ram_top2|hexa4|WideOr6~0 (
// Equation(s):
// \ram_top2|hexa4|WideOr6~0_combout  = (\ram_top2|fail_freq [4] & ((\ram_top2|fail_freq [7]) # (\ram_top2|fail_freq [5] $ (\ram_top2|fail_freq [6])))) # (!\ram_top2|fail_freq [4] & ((\ram_top2|fail_freq [5]) # (\ram_top2|fail_freq [7] $ (\ram_top2|fail_freq 
// [6]))))

	.dataa(\ram_top2|fail_freq [4]),
	.datab(\ram_top2|fail_freq [7]),
	.datac(\ram_top2|fail_freq [5]),
	.datad(\ram_top2|fail_freq [6]),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr6~0 .lut_mask = 16'hDBFC;
defparam \ram_top2|hexa4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N8
cycloneive_lcell_comb \ram_top2|hexa4|WideOr6~0_wirecell (
// Equation(s):
// \ram_top2|hexa4|WideOr6~0_wirecell_combout  = !\ram_top2|hexa4|WideOr6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|hexa4|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\ram_top2|hexa4|WideOr6~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|hexa4|WideOr6~0_wirecell .lut_mask = 16'h00FF;
defparam \ram_top2|hexa4|WideOr6~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N28
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & ((\ram_top2|hexa4|WideOr6~0_wirecell_combout ))) # (!\SW[16]~input_o  & (\ram_top1|hexa4|WideOr6~0_wirecell_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top1|hexa4|WideOr6~0_wirecell_combout ),
	.datac(\ram_top2|hexa4|WideOr6~0_wirecell_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hFA44;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y17_N30
cycloneive_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\SW[17]~input_o  & ((\Mux28~0_combout  & (\ram_top4|hexa4|WideOr6~0_wirecell_combout )) # (!\Mux28~0_combout  & ((\ram_top3|hexa4|WideOr6~0_wirecell_combout ))))) # (!\SW[17]~input_o  & (((\Mux28~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top4|hexa4|WideOr6~0_wirecell_combout ),
	.datac(\ram_top3|hexa4|WideOr6~0_wirecell_combout ),
	.datad(\Mux28~0_combout ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hDDA0;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N14
cycloneive_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (\SW[17]~input_o  & ((\ram_top3|fail_freq [8]) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\ram_top1|fail_freq [8] & !\SW[16]~input_o ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|fail_freq [8]),
	.datac(\ram_top1|fail_freq [8]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hAAD8;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N8
cycloneive_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = (\Mux41~0_combout  & (((\ram_top4|fail_freq [8]) # (!\SW[16]~input_o )))) # (!\Mux41~0_combout  & (\ram_top2|fail_freq [8] & ((\SW[16]~input_o ))))

	.dataa(\ram_top2|fail_freq [8]),
	.datab(\Mux41~0_combout ),
	.datac(\ram_top4|fail_freq [8]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~1 .lut_mask = 16'hE2CC;
defparam \Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N30
cycloneive_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (\SW[17]~input_o  & (((\SW[16]~input_o )))) # (!\SW[17]~input_o  & ((\SW[16]~input_o  & (\ram_top2|~GND~combout )) # (!\SW[16]~input_o  & ((\ram_top1|~GND~combout )))))

	.dataa(\ram_top2|~GND~combout ),
	.datab(\ram_top1|~GND~combout ),
	.datac(\SW[17]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'hFA0C;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N8
cycloneive_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = (\SW[17]~input_o  & ((\Mux40~0_combout  & (\ram_top4|~GND~combout )) # (!\Mux40~0_combout  & ((\ram_top3|~GND~combout ))))) # (!\SW[17]~input_o  & (((\Mux40~0_combout ))))

	.dataa(\ram_top4|~GND~combout ),
	.datab(\SW[17]~input_o ),
	.datac(\Mux40~0_combout ),
	.datad(\ram_top3|~GND~combout ),
	.cin(gnd),
	.combout(\Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~1 .lut_mask = 16'hBCB0;
defparam \Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N18
cycloneive_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = (\SW[16]~input_o  & (\SW[17]~input_o )) # (!\SW[16]~input_o  & ((\SW[17]~input_o  & (\ram_top3|~GND~combout )) # (!\SW[17]~input_o  & ((\ram_top1|~GND~combout )))))

	.dataa(\SW[16]~input_o ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top3|~GND~combout ),
	.datad(\ram_top1|~GND~combout ),
	.cin(gnd),
	.combout(\Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~0 .lut_mask = 16'hD9C8;
defparam \Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y15_N16
cycloneive_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = (\Mux39~0_combout  & (((\ram_top4|~GND~combout ) # (!\SW[16]~input_o )))) # (!\Mux39~0_combout  & (\ram_top2|~GND~combout  & ((\SW[16]~input_o ))))

	.dataa(\ram_top2|~GND~combout ),
	.datab(\Mux39~0_combout ),
	.datac(\ram_top4|~GND~combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~1 .lut_mask = 16'hE2CC;
defparam \Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N6
cycloneive_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\SW[16]~input_o  & ((\ram_top2|fail_freq [8]) # ((\SW[17]~input_o )))) # (!\SW[16]~input_o  & (((\ram_top1|fail_freq [8] & !\SW[17]~input_o ))))

	.dataa(\ram_top2|fail_freq [8]),
	.datab(\SW[16]~input_o ),
	.datac(\ram_top1|fail_freq [8]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'hCCB8;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N28
cycloneive_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = (\SW[17]~input_o  & ((\Mux38~0_combout  & ((\ram_top4|fail_freq [8]))) # (!\Mux38~0_combout  & (\ram_top3|fail_freq [8])))) # (!\SW[17]~input_o  & (((\Mux38~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|fail_freq [8]),
	.datac(\ram_top4|fail_freq [8]),
	.datad(\Mux38~0_combout ),
	.cin(gnd),
	.combout(\Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~1 .lut_mask = 16'hF588;
defparam \Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N18
cycloneive_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (\SW[17]~input_o  & ((\ram_top3|fail_freq [8]) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\ram_top1|fail_freq [8] & !\SW[16]~input_o ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|fail_freq [8]),
	.datac(\ram_top1|fail_freq [8]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~0 .lut_mask = 16'hAAD8;
defparam \Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N16
cycloneive_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = (\Mux37~0_combout  & (((\ram_top4|fail_freq [8]) # (!\SW[16]~input_o )))) # (!\Mux37~0_combout  & (\ram_top2|fail_freq [8] & ((\SW[16]~input_o ))))

	.dataa(\ram_top2|fail_freq [8]),
	.datab(\Mux37~0_combout ),
	.datac(\ram_top4|fail_freq [8]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~1 .lut_mask = 16'hE2CC;
defparam \Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N2
cycloneive_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = (\SW[16]~input_o  & ((\ram_top2|fail_freq [8]) # ((\SW[17]~input_o )))) # (!\SW[16]~input_o  & (((\ram_top1|fail_freq [8] & !\SW[17]~input_o ))))

	.dataa(\ram_top2|fail_freq [8]),
	.datab(\SW[16]~input_o ),
	.datac(\ram_top1|fail_freq [8]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~0 .lut_mask = 16'hCCB8;
defparam \Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y16_N4
cycloneive_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = (\SW[17]~input_o  & ((\Mux36~0_combout  & ((\ram_top4|fail_freq [8]))) # (!\Mux36~0_combout  & (\ram_top3|fail_freq [8])))) # (!\SW[17]~input_o  & (((\Mux36~0_combout ))))

	.dataa(\SW[17]~input_o ),
	.datab(\ram_top3|fail_freq [8]),
	.datac(\ram_top4|fail_freq [8]),
	.datad(\Mux36~0_combout ),
	.cin(gnd),
	.combout(\Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~1 .lut_mask = 16'hF588;
defparam \Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N24
cycloneive_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = (\SW[17]~input_o  & ((\ram_top3|~VCC~combout ) # ((\SW[16]~input_o )))) # (!\SW[17]~input_o  & (((\ram_top1|~VCC~combout  & !\SW[16]~input_o ))))

	.dataa(\ram_top3|~VCC~combout ),
	.datab(\SW[17]~input_o ),
	.datac(\ram_top1|~VCC~combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~0 .lut_mask = 16'hCCB8;
defparam \Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y15_N26
cycloneive_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = (\SW[16]~input_o  & ((\Mux35~0_combout  & ((\ram_top4|~VCC~combout ))) # (!\Mux35~0_combout  & (\ram_top2|~VCC~combout )))) # (!\SW[16]~input_o  & (((\Mux35~0_combout ))))

	.dataa(\SW[16]~input_o ),
	.datab(\ram_top2|~VCC~combout ),
	.datac(\ram_top4|~VCC~combout ),
	.datad(\Mux35~0_combout ),
	.cin(gnd),
	.combout(\Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~1 .lut_mask = 16'hF588;
defparam \Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \KEY[4]~input (
	.i(KEY[4]),
	.ibar(gnd),
	.o(\KEY[4]~input_o ));
// synopsys translate_off
defparam \KEY[4]~input .bus_hold = "false";
defparam \KEY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N0
cycloneive_lcell_comb \ram_top1|q[0]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ram_top1|q[0]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|q[0]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|q[0]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N2
cycloneive_lcell_comb \ram_top1|q[1]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ram_top1|q[1]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|q[1]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|q[1]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N14
cycloneive_lcell_comb \ram_top1|q[2]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|q[2]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|q[2]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top1|q[2]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N12
cycloneive_lcell_comb \ram_top1|q[5]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\ram_top1|q[5]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|q[5]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|q[5]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N16
cycloneive_lcell_comb \ram_top1|q[6]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ram_top1|q[6]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|q[6]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top1|q[6]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N20
cycloneive_lcell_comb \ram_top1|q[7]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top1|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top1|q[7]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top1|q[7]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top1|q[7]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N0
cycloneive_lcell_comb \ram_top2|q[0]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ram_top2|q[0]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|q[0]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top2|q[0]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N2
cycloneive_lcell_comb \ram_top2|q[1]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ram_top2|q[1]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|q[1]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top2|q[1]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N4
cycloneive_lcell_comb \ram_top2|q[2]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\ram_top2|q[2]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|q[2]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top2|q[2]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N6
cycloneive_lcell_comb \ram_top2|q[5]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\ram_top2|q[5]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|q[5]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top2|q[5]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N8
cycloneive_lcell_comb \ram_top2|q[6]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ram_top2|q[6]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|q[6]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top2|q[6]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N10
cycloneive_lcell_comb \ram_top2|q[7]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top2|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top2|q[7]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top2|q[7]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top2|q[7]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
cycloneive_lcell_comb \ram_top3|q[0]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ram_top3|q[0]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|q[0]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top3|q[0]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N0
cycloneive_lcell_comb \ram_top3|q[1]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ram_top3|q[1]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|q[1]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top3|q[1]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N2
cycloneive_lcell_comb \ram_top3|q[2]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\ram_top3|q[2]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|q[2]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top3|q[2]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N14
cycloneive_lcell_comb \ram_top3|q[5]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\ram_top3|q[5]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|q[5]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top3|q[5]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneive_lcell_comb \ram_top3|q[6]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\ram_top3|q[6]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|q[6]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top3|q[6]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
cycloneive_lcell_comb \ram_top3|q[7]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top3|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ram_top3|q[7]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top3|q[7]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top3|q[7]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y63_N0
cycloneive_lcell_comb \ram_top4|q[0]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ram_top4|q[0]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|q[0]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top4|q[0]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y63_N0
cycloneive_lcell_comb \ram_top4|q[1]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ram_top4|q[1]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|q[1]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top4|q[1]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y63_N2
cycloneive_lcell_comb \ram_top4|q[2]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|q[2]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|q[2]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top4|q[2]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y63_N4
cycloneive_lcell_comb \ram_top4|q[5]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\ram_top4|q[5]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|q[5]_QIC_DANGLING_PORT0 .lut_mask = 16'hFF00;
defparam \ram_top4|q[5]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y63_N6
cycloneive_lcell_comb \ram_top4|q[6]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|q[6]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|q[6]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top4|q[6]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y63_N8
cycloneive_lcell_comb \ram_top4|q[7]_QIC_DANGLING_PORT0 (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_top4|RAM_Controller1|RAM1|the_ram|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_top4|q[7]_QIC_DANGLING_PORT0~combout ),
	.cout());
// synopsys translate_off
defparam \ram_top4|q[7]_QIC_DANGLING_PORT0 .lut_mask = 16'hF0F0;
defparam \ram_top4|q[7]_QIC_DANGLING_PORT0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
