// Seed: 2629866500
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd92,
    parameter id_2 = 32'd49
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire _id_1;
  wire [1 'b0 !=  id_2 : id_1] id_5;
  module_0 modCall_1 ();
  wire id_6;
  buf primCall (id_3, id_5);
  wire id_7;
endmodule
module module_2 #(
    parameter id_4 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  module_0 modCall_1 ();
  assign id_7[id_4] = -1;
endmodule
