{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739755405211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739755405216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 17:23:25 2025 " "Processing started: Sun Feb 16 17:23:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739755405216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755405216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_ludo -c proj_ludo " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_ludo -c proj_ludo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755405216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739755406056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739755406056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "field Field bt656_decoder.sv(1) " "Verilog HDL Declaration information at bt656_decoder.sv(1): object \"field\" differs only in case from object \"Field\" in the same scope" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739755411735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active_video Active_Video bt656_decoder.sv(1) " "Verilog HDL Declaration information at bt656_decoder.sv(1): object \"active_video\" differs only in case from object \"Active_Video\" in the same scope" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739755411736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/bt656_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog/bt656_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bt656_decoder " "Found entity 1: bt656_decoder" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411745 ""} { "Info" "ISGN_ENTITY_NAME" "2 ITU_656_Decoder " "Found entity 2: ITU_656_Decoder" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_sync H_SYNC vga_driver.sv(9) " "Verilog HDL Declaration information at vga_driver.sv(9): object \"H_sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "verilog/vga_driver.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739755411773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_sync V_SYNC vga_driver.sv(10) " "Verilog HDL Declaration information at vga_driver.sv(10): object \"V_sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "verilog/vga_driver.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739755411774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/vga_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/vga_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "verilog/vga_driver.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "verilog/top.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/proj_ludo.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/proj_ludo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_tb " "Found entity 1: i2c_master_tb" {  } { { "verilog/proj_ludo.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/proj_ludo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2cinput.sv(8) " "Verilog HDL information at i2cinput.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/i2cinput.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2cinput.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739755411792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/i2cinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/i2cinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2cinput " "Found entity 1: i2cinput" {  } { { "verilog/i2cinput.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2cinput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411792 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_master.sv(50) " "Verilog HDL information at i2c_master.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739755411802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_master.sv(66) " "Verilog HDL information at i2c_master.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739755411802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START i2c_master.sv(9) " "Verilog HDL Declaration information at i2c_master.sv(9): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739755411802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read READ i2c_master.sv(3) " "Verilog HDL Declaration information at i2c_master.sv(3): object \"read\" differs only in case from object \"READ\" in the same scope" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739755411802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/i2c_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/i2c_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "verilog/clock_divider.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/byte2ledhex.sv 2 2 " "Found 2 design units, including 2 entities, in source file verilog/byte2ledhex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byte2ledhex " "Found entity 1: byte2ledhex" {  } { { "verilog/byte2ledhex.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/byte2ledhex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411817 ""} { "Info" "ISGN_ENTITY_NAME" "2 nibble2hex " "Found entity 2: nibble2hex" {  } { { "verilog/byte2ledhex.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/byte2ledhex.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.v" "" { Text "E:/Personal_Project/FPGA_UART/sampler.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler/sampler_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sampler/sampler_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sampler_0002 " "Found entity 1: sampler_0002" {  } { { "sampler/sampler_0002.v" "" { Text "E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sampler_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sampler_tb " "Found entity 1: sampler_tb" {  } { { "sampler_tb.sv" "" { Text "E:/Personal_Project/FPGA_UART/sampler_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739755411835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755411835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739755411987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bt656_decoder bt656_decoder:decoder " "Elaborating entity \"bt656_decoder\" for hierarchy \"bt656_decoder:decoder\"" {  } { { "verilog/top.sv" "decoder" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bt656_decoder.sv(12) " "Verilog HDL assignment warning at bt656_decoder.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739755412119 "|top|bt656_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bt656_decoder.sv(77) " "Verilog HDL assignment warning at bt656_decoder.sv(77): truncated value with size 32 to match size of target (16)" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739755412119 "|top|bt656_decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "active_video bt656_decoder.sv(17) " "Verilog HDL Always Construct warning at bt656_decoder.sv(17): inferring latch(es) for variable \"active_video\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739755412120 "|top|bt656_decoder:decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "field bt656_decoder.sv(1) " "Output port \"field\" at bt656_decoder.sv(1) has no driver" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1739755412120 "|top|bt656_decoder:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "active_video bt656_decoder.sv(17) " "Inferred latch for \"active_video\" at bt656_decoder.sv(17)" {  } { { "verilog/bt656_decoder.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755412121 "|top|bt656_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sampler sampler:pll_0 " "Elaborating entity \"sampler\" for hierarchy \"sampler:pll_0\"" {  } { { "verilog/top.sv" "pll_0" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sampler_0002 sampler:pll_0\|sampler_0002:sampler_inst " "Elaborating entity \"sampler_0002\" for hierarchy \"sampler:pll_0\|sampler_0002:sampler_inst\"" {  } { { "sampler.v" "sampler_inst" { Text "E:/Personal_Project/FPGA_UART/sampler.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sampler:pll_0\|sampler_0002:sampler_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sampler:pll_0\|sampler_0002:sampler_inst\|altera_pll:altera_pll_i\"" {  } { { "sampler/sampler_0002.v" "altera_pll_i" { Text "E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1739755412244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sampler:pll_0\|sampler_0002:sampler_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sampler:pll_0\|sampler_0002:sampler_inst\|altera_pll:altera_pll_i\"" {  } { { "sampler/sampler_0002.v" "" { Text "E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sampler:pll_0\|sampler_0002:sampler_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sampler:pll_0\|sampler_0002:sampler_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739755412244 ""}  } { { "sampler/sampler_0002.v" "" { Text "E:/Personal_Project/FPGA_UART/sampler/sampler_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739755412244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:i2c_clock " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:i2c_clock\"" {  } { { "verilog/top.sv" "i2c_clock" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clock_divider.sv(14) " "Verilog HDL assignment warning at clock_divider.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "verilog/clock_divider.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/clock_divider.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739755412258 "|top|clock_divider:i2c_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk25 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk25\"" {  } { { "verilog/top.sv" "clk25" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clock_divider.sv(14) " "Verilog HDL assignment warning at clock_divider.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "verilog/clock_divider.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/clock_divider.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739755412270 "|top|clock_divider:clk25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2cinput i2cinput:IN " "Elaborating entity \"i2cinput\" for hierarchy \"i2cinput:IN\"" {  } { { "verilog/top.sv" "IN" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:DUT " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:DUT\"" {  } { { "verilog/top.sv" "DUT" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sda_reg i2c_master.sv(36) " "Verilog HDL or VHDL warning at i2c_master.sv(36): object \"sda_reg\" assigned a value but never read" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739755412305 "|top|i2c_master:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(44) " "Verilog HDL assignment warning at i2c_master.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739755412305 "|top|i2c_master:DUT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master.sv(75) " "Verilog HDL Case Statement information at i2c_master.sv(75): all case item expressions in this case statement are onehot" {  } { { "verilog/i2c_master.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/i2c_master.sv" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1739755412305 "|top|i2c_master:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte2ledhex byte2ledhex:OUT " "Elaborating entity \"byte2ledhex\" for hierarchy \"byte2ledhex:OUT\"" {  } { { "verilog/top.sv" "OUT" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nibble2hex byte2ledhex:OUT\|nibble2hex:firstNibble " "Elaborating entity \"nibble2hex\" for hierarchy \"byte2ledhex:OUT\|nibble2hex:firstNibble\"" {  } { { "verilog/byte2ledhex.sv" "firstNibble" { Text "E:/Personal_Project/FPGA_UART/verilog/byte2ledhex.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:TV_OUT " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:TV_OUT\"" {  } { { "verilog/top.sv" "TV_OUT" { Text "E:/Personal_Project/FPGA_UART/verilog/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739755412330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.sv(48) " "Verilog HDL assignment warning at vga_driver.sv(48): truncated value with size 32 to match size of target (11)" {  } { { "verilog/vga_driver.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739755412341 "|top|vga_driver:TV_OUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.sv(64) " "Verilog HDL assignment warning at vga_driver.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "verilog/vga_driver.sv" "" { Text "E:/Personal_Project/FPGA_UART/verilog/vga_driver.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739755412341 "|top|vga_driver:TV_OUT"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "div9 divide_by_9 " "Node instance \"div9\" instantiates undefined entity \"divide_by_9\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "verilog/bt656_decoder.sv" "div9" { Text "E:/Personal_Project/FPGA_UART/verilog/bt656_decoder.sv" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1739755412342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Personal_Project/FPGA_UART/output_files/proj_ludo.map.smsg " "Generated suppressed messages file E:/Personal_Project/FPGA_UART/output_files/proj_ludo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755412423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739755412518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 16 17:23:32 2025 " "Processing ended: Sun Feb 16 17:23:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739755412518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739755412518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739755412518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755412518 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739755413545 ""}
