Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Mar  4 10:14:27 2021
| Host         : soc running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file fourier_transform_v1_0_control_sets_placed.rpt
| Design       : fourier_transform_v1_0
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    67 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            3 |
|      3 |            5 |
|      4 |            7 |
|      5 |            4 |
|      6 |            2 |
|      7 |            3 |
|      8 |            6 |
|      9 |            9 |
|     10 |            2 |
|     12 |            1 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             219 |           29 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |             125 |           34 |
| Yes          | No                    | No                     |            2885 |          323 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |             403 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                      |                                                                                  Enable Signal                                                                                  |                                                                                             Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/p_12_in                                                                                                                                                         | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/axi_arready_i_1_n_1                                                                                                                                             | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                 |                0 |              1 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                 |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                 |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                 |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read[5]_i_1_n_0  |                0 |              2 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                   |                0 |              2 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                              |                0 |              2 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/frames_in_progress                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/frames_in_progress[2]_i_1_n_0                                                                                                              |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/gen_status_channel.status_fifo/E[0]                                                                                | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                               |                                                                                                                                                                                                         |                0 |              3 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/E[0]                                                                                          | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |                1 |              3 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                              |                2 |              3 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                 |                3 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/count_ce_6                                                                                                         | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/p_7_out                                                                                                            | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |                0 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                   |                                                                                                                                                                                                         |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read[15]_i_1_n_0 |                0 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/has_bit_reverse.use_bfp.blk_exp_d_reg[0][0]                                                                        | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                      |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/count_ce                                                                                                           | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/count_ce_7                                                                                                         | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                2 |              5 |
|  user_logic_inst/ft_wrapper_0/exp_reg[7]_i_1_n_1                                        |                                                                                                                                                                                 |                                                                                                                                                                                                         |                1 |              5 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                              |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                              |                1 |              5 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/count_ce_10                                                                                                        | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                2 |              6 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/count_ce_8                                                                                                         | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                1 |              6 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/symbols_out_remaining                                                                                              | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |                2 |              7 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw1                                                            |                0 |              7 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/count_ce_9                                                                                                         | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                2 |              7 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/input_reg[23]_i_1_n_1                                                                                                                                           | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/input_reg[15]_i_1_n_1                                                                                                                                           | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/index[7]_i_1_n_1                                                                                                                                   | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/input_reg[31]_i_1_n_1                                                                                                                                           | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/receive_index[7]_i_1_n_1                                                                                                                           | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/input_reg[7]_i_1_n_1                                                                                                                                            | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                   | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                 |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                         | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                           | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                              |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/CE                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                 |                1 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                              |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                              |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                              |                2 |              9 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |                4 |             10 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                4 |             10 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |                3 |             12 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/float_to_fixed18_inst/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/op_state_p1_updated[0]                                                                                               |                3 |             17 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_real/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/flt_all_zero                                                                               |                4 |             18 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0] | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |                0 |             18 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_imag/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/flt_all_zero                                                                               |                4 |             18 |
|  user_logic_inst/ft_wrapper_0/float_to_fixed18_inst/U0/i_synth/i_nd_to_rdy/first_q      |                                                                                                                                                                                 |                                                                                                                                                                                                         |                1 |             18 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                  |                                                                                                                                                                                                         |                2 |             18 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                       | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |                3 |             18 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/E[0]                                                                                                                                       |                7 |             22 |
|  user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_imag/U0/i_synth/i_nd_to_rdy/first_q |                                                                                                                                                                                 |                                                                                                                                                                                                         |                2 |             27 |
|  user_logic_inst/ft_wrapper_0/fixed18_to_float_inst_real/U0/i_synth/i_nd_to_rdy/first_q |                                                                                                                                                                                 |                                                                                                                                                                                                         |                2 |             27 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/rounded_data_reg[17][0]                                                                                                                    |                5 |             36 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                              |               12 |             36 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1__0_n_0                                                                 |                                                                                                                                                                                                         |                3 |             41 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                            |                                                                                                                                                                                                         |                3 |             41 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                      |                8 |             52 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/E[0]                                                                                                                                               | s00_axi_aresetn_IBUF_inst/O                                                                                                                                                                             |               13 |             54 |
|  n_0_151_BUFG                                                                           |                                                                                                                                                                                 |                                                                                                                                                                                                         |                4 |             54 |
|  s00_axi_aclk_IBUF_BUFG                                                                 |                                                                                                                                                                                 |                                                                                                                                                                                                         |               19 |             88 |
|  s00_axi_aclk_IBUF_BUFG                                                                 | user_logic_inst/ft_wrapper_0/fft_inst/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             |                                                                                                                                                                                                         |              413 |           3597 |
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


