{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630296143242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630296143244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:02:22 2021 " "Processing started: Mon Aug 30 01:02:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630296143244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296143244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296143244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630296144622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630296144622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v2-vhd " "Found design unit 1: debounce_v2-vhd" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181770 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v2 " "Found entity 1: debounce_v2" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradores-registrar " "Found design unit 1: registradores-registrar" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181776 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contar " "Found design unit 1: contador-contar" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181782 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FPGA-hardware " "Found design unit 1: LCD_FPGA-hardware" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181789 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FPGA " "Found entity 1: LCD_FPGA" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181794 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj3_blocos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj3_blocos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj3_blocos " "Found entity 1: proj3_blocos" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-vhd " "Found design unit 1: debounce-vhd" {  } { { "debounce.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181807 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-escolha " "Found design unit 1: mux21-escolha" {  } { { "mux21.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181812 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630296181812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj3_blocos " "Elaborating entity \"proj3_blocos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630296181950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v2 debounce_v2:inst7 " "Elaborating entity \"debounce_v2\" for hierarchy \"debounce_v2:inst7\"" {  } { { "proj3_blocos.bdf" "inst7" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 928 -392 -248 1072 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630296181958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ffd1 debounce_v2.vhd(29) " "VHDL Process Statement warning at debounce_v2.vhd(29): signal \"ffd1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630296181962 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ffd2 debounce_v2.vhd(30) " "VHDL Process Statement warning at debounce_v2.vhd(30): signal \"ffd2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630296181970 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b1_r debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"b1_r\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181970 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2_r debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"b2_r\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181970 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag1 debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"flag1\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181970 "|proj3_blocos|debounce_v2:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag2 debounce_v2.vhd(24) " "VHDL Process Statement warning at debounce_v2.vhd(24): inferring latch(es) for signal or variable \"flag2\", which holds its previous value in one or more paths through the process" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181970 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2_r debounce_v2.vhd(24) " "Inferred latch for \"b2_r\" at debounce_v2.vhd(24)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181971 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b1_r debounce_v2.vhd(24) " "Inferred latch for \"b1_r\" at debounce_v2.vhd(24)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181971 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag2 debounce_v2.vhd(62) " "Inferred latch for \"flag2\" at debounce_v2.vhd(62)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181971 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag1 debounce_v2.vhd(62) " "Inferred latch for \"flag1\" at debounce_v2.vhd(62)" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296181971 "|proj3_blocos|debounce_v2:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_FPGA LCD_FPGA:inst " "Elaborating entity \"LCD_FPGA\" for hierarchy \"LCD_FPGA:inst\"" {  } { { "proj3_blocos.bdf" "inst" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 424 584 752 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630296181974 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 LCD_FPGA.vhd(343) " "VHDL Process Statement warning at LCD_FPGA.vhd(343): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630296181980 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 LCD_FPGA.vhd(348) " "VHDL Process Statement warning at LCD_FPGA.vhd(348): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630296181980 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 LCD_FPGA.vhd(353) " "VHDL Process Statement warning at LCD_FPGA.vhd(353): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630296181980 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 LCD_FPGA.vhd(361) " "VHDL Process Statement warning at LCD_FPGA.vhd(361): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630296181980 "|proj3_blocos|LCD_FPGA:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 LCD_FPGA.vhd(368) " "VHDL Process Statement warning at LCD_FPGA.vhd(368): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630296181980 "|proj3_blocos|LCD_FPGA:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst6 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst6\"" {  } { { "proj3_blocos.bdf" "inst6" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 328 512 648 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630296181982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:inst4 " "Elaborating entity \"registradores\" for hierarchy \"registradores:inst4\"" {  } { { "proj3_blocos.bdf" "inst4" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 920 -56 144 1128 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630296181985 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg11_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg11_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181992 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg12_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg12_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181992 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg13_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg13_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181992 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg14_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg14_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181993 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg21_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg21_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181993 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg22_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg22_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181993 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg23_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg23_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181993 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg24_am registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg24_am\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181994 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg11_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg11_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181994 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg12_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg12_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181994 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg13_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg13_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181994 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg14_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg14_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181994 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg21_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg21_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181995 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg22_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg22_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181995 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg23_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg23_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181995 "|proj3_blocos|registradores:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg24_fm registradores.vhd(25) " "VHDL Process Statement warning at registradores.vhd(25): inferring latch(es) for signal or variable \"reg24_fm\", which holds its previous value in one or more paths through the process" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296181995 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182001 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182002 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182002 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg24_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182002 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182003 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182003 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182003 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg23_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182004 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182004 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182004 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182005 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg22_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182005 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182005 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182005 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182006 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg21_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182006 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182006 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182006 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182007 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg14_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182010 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182010 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182010 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182010 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg13_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182011 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182011 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182011 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182011 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg12_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182012 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[0\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182012 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[1\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182012 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[2\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182012 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_fm\[3\] registradores.vhd(43) " "Inferred latch for \"reg11_fm\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182013 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182013 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182013 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182013 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg24_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg24_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182014 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182014 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182014 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182015 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg23_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg23_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182015 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182015 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182015 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182016 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg22_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg22_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182016 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182017 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182017 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182017 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg21_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg21_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182018 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182018 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182018 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182019 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg14_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg14_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182019 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182019 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182019 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182020 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg13_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg13_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182020 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182020 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182020 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182021 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg12_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg12_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182021 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[0\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[0\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182021 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[1\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[1\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182021 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[2\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[2\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182021 "|proj3_blocos|registradores:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg11_am\[3\] registradores.vhd(43) " "Inferred latch for \"reg11_am\[3\]\" at registradores.vhd(43)" {  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182022 "|proj3_blocos|registradores:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst99 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst99\"" {  } { { "proj3_blocos.bdf" "inst99" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 496 -64 72 576 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630296182053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst3 " "Elaborating entity \"contador\" for hierarchy \"contador:inst3\"" {  } { { "proj3_blocos.bdf" "inst3" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 664 -56 136 872 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630296182056 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "limite_subida contador.vhd(24) " "VHDL Process Statement warning at contador.vhd(24): inferring latch(es) for signal or variable \"limite_subida\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296182063 "|proj3_blocos|contador:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "limite_descida contador.vhd(24) " "VHDL Process Statement warning at contador.vhd(24): inferring latch(es) for signal or variable \"limite_descida\", which holds its previous value in one or more paths through the process" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630296182071 "|proj3_blocos|contador:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limite_descida contador.vhd(24) " "Inferred latch for \"limite_descida\" at contador.vhd(24)" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182072 "|proj3_blocos|contador:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limite_subida contador.vhd(24) " "Inferred latch for \"limite_subida\" at contador.vhd(24)" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296182072 "|proj3_blocos|contador:inst3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debounce_v2:inst7\|flag1 " "Latch debounce_v2:inst7\|flag1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce_v2:inst7\|b1_f " "Ports D and ENA on the latch are fed by the same signal debounce_v2:inst7\|b1_f" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184131 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debounce_v2:inst7\|flag2 " "Latch debounce_v2:inst7\|flag2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce_v2:inst7\|b2_f " "Ports D and ENA on the latch are fed by the same signal debounce_v2:inst7\|b2_f" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184132 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[3\] " "Latch registradores:inst4\|reg24_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184133 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[3\] " "Latch registradores:inst4\|reg14_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184133 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:inst3\|limite_subida " "Latch contador:inst3\|limite_subida has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184134 ""}  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:inst3\|limite_descida " "Latch contador:inst3\|limite_descida has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184134 ""}  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[3\] " "Latch registradores:inst4\|reg13_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184135 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[3\] " "Latch registradores:inst4\|reg23_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184135 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[3\] " "Latch registradores:inst4\|reg23_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184135 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[3\] " "Latch registradores:inst4\|reg13_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184136 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[3\] " "Latch registradores:inst4\|reg12_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184136 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[3\] " "Latch registradores:inst4\|reg22_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184137 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[3\] " "Latch registradores:inst4\|reg22_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184137 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[3\] " "Latch registradores:inst4\|reg12_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184137 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[3\] " "Latch registradores:inst4\|reg11_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184138 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[3\] " "Latch registradores:inst4\|reg21_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184138 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[3\] " "Latch registradores:inst4\|reg21_am\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184139 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[3\] " "Latch registradores:inst4\|reg11_fm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184139 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[2\] " "Latch registradores:inst4\|reg14_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184140 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_fm\[2\] " "Latch registradores:inst4\|reg24_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184140 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[2\] " "Latch registradores:inst4\|reg24_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184140 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_fm\[2\] " "Latch registradores:inst4\|reg14_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184141 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[2\] " "Latch registradores:inst4\|reg13_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184141 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[2\] " "Latch registradores:inst4\|reg23_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184141 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[2\] " "Latch registradores:inst4\|reg23_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184142 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[2\] " "Latch registradores:inst4\|reg13_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184142 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[2\] " "Latch registradores:inst4\|reg12_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184142 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[2\] " "Latch registradores:inst4\|reg22_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184143 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[2\] " "Latch registradores:inst4\|reg22_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184143 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[2\] " "Latch registradores:inst4\|reg12_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184143 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[2\] " "Latch registradores:inst4\|reg11_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184144 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[2\] " "Latch registradores:inst4\|reg21_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184144 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[2\] " "Latch registradores:inst4\|reg21_am\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184144 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[2\] " "Latch registradores:inst4\|reg11_fm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184145 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[1\] " "Latch registradores:inst4\|reg24_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184145 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[1\] " "Latch registradores:inst4\|reg14_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184145 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[1\] " "Latch registradores:inst4\|reg13_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184146 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[1\] " "Latch registradores:inst4\|reg23_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184146 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[1\] " "Latch registradores:inst4\|reg23_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184146 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[1\] " "Latch registradores:inst4\|reg13_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184146 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[1\] " "Latch registradores:inst4\|reg12_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184146 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[1\] " "Latch registradores:inst4\|reg22_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184147 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[1\] " "Latch registradores:inst4\|reg22_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184147 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[1\] " "Latch registradores:inst4\|reg12_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184147 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[1\] " "Latch registradores:inst4\|reg11_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184148 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[1\] " "Latch registradores:inst4\|reg21_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184148 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[1\] " "Latch registradores:inst4\|reg21_am\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184148 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[1\] " "Latch registradores:inst4\|reg11_fm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184149 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_am\[0\] " "Latch registradores:inst4\|reg14_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184149 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_fm\[0\] " "Latch registradores:inst4\|reg24_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184149 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg24_am\[0\] " "Latch registradores:inst4\|reg24_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184149 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg14_fm\[0\] " "Latch registradores:inst4\|reg14_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184150 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_am\[0\] " "Latch registradores:inst4\|reg13_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184150 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_fm\[0\] " "Latch registradores:inst4\|reg23_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184150 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg23_am\[0\] " "Latch registradores:inst4\|reg23_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184151 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg13_fm\[0\] " "Latch registradores:inst4\|reg13_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184151 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_am\[0\] " "Latch registradores:inst4\|reg12_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184151 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_fm\[0\] " "Latch registradores:inst4\|reg22_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184152 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg22_am\[0\] " "Latch registradores:inst4\|reg22_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184152 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg12_fm\[0\] " "Latch registradores:inst4\|reg12_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184152 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_am\[0\] " "Latch registradores:inst4\|reg11_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184152 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_fm\[0\] " "Latch registradores:inst4\|reg21_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184152 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg21_am\[0\] " "Latch registradores:inst4\|reg21_am\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184153 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registradores:inst4\|reg11_fm\[0\] " "Latch registradores:inst4\|reg11_fm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 440 -408 -240 456 "sw1" "" } { 432 -240 -214 449 "sw1" "" } { 536 560 586 553 "sw1" "" } { 728 -88 -56 745 "sw1" "" } { 1048 -104 -56 1065 "sw1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630296184153 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630296184153 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 464 824 1000 480 "RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630296185082 "|proj3_blocos|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630296185082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630296185327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630296187404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630296187404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "573 " "Implemented 573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630296187732 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630296187732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "553 " "Implemented 553 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630296187732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630296187732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630296187846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:03:07 2021 " "Processing ended: Mon Aug 30 01:03:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630296187846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630296187846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630296187846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630296187846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630296191122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630296191124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:03:09 2021 " "Processing started: Mon Aug 30 01:03:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630296191124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630296191124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630296191124 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630296191500 ""}
{ "Info" "0" "" "Project  = Projeto3" {  } {  } 0 0 "Project  = Projeto3" 0 0 "Fitter" 0 0 1630296191502 ""}
{ "Info" "0" "" "Revision = Projeto3" {  } {  } 0 0 "Revision = Projeto3" 0 0 "Fitter" 0 0 1630296191503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630296191795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630296191796 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto3 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630296191846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630296191994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630296191994 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630296192362 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630296192380 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630296192880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630296192880 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630296192880 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630296192880 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630296192889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630296192889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630296192889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630296192889 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630296192889 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630296192889 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630296192892 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630296194209 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto3.sdc " "Synopsys Design Constraints File file not found: 'Projeto3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630296194210 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630296194212 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|b2_r~0\|combout " "Node \"inst7\|b2_r~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296194220 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|b2_r~0\|dataa " "Node \"inst7\|b2_r~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296194220 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630296194220 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|b1_r~0\|combout " "Node \"inst7\|b1_r~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296194221 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|b1_r~0\|dataa " "Node \"inst7\|b1_r~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296194221 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630296194221 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|limite_subida~6  from: datac  to: combout " "Cell: inst3\|limite_subida~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296194224 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|b1_r~0  from: datad  to: combout " "Cell: inst7\|b1_r~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296194224 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1630296194224 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630296194231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1630296194235 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630296194238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630296194426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce_v2:inst7\|b2_f " "Destination node debounce_v2:inst7\|b2_f" {  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630296194426 ""}  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 400 -408 -240 416 "clk_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630296194426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_FPGA:inst\|E  " "Automatically promoted node LCD_FPGA:inst\|E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_FPGA:inst\|E~0 " "Destination node LCD_FPGA:inst\|E~0" {  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E~output " "Destination node E~output" {  } { { "proj3_blocos.bdf" "" { Schematic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/proj3_blocos.bdf" { { 480 824 1000 496 "E" "" } } } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630296194427 ""}  } { { "LCD_FPGA.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/LCD_FPGA.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630296194427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst99\|auxiliar  " "Automatically promoted node divisor:inst99\|auxiliar " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|unidades_fm\[0\] " "Destination node contador:inst3\|unidades_fm\[0\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|milhares_fm\[0\] " "Destination node contador:inst3\|milhares_fm\[0\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|centenas_fm\[0\] " "Destination node contador:inst3\|centenas_fm\[0\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|centenas_fm\[1\] " "Destination node contador:inst3\|centenas_fm\[1\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|centenas_fm\[2\] " "Destination node contador:inst3\|centenas_fm\[2\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|centenas_fm\[3\] " "Destination node contador:inst3\|centenas_fm\[3\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|dezenas_fm\[0\] " "Destination node contador:inst3\|dezenas_fm\[0\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|dezenas_fm\[1\] " "Destination node contador:inst3\|dezenas_fm\[1\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|dezenas_fm\[2\] " "Destination node contador:inst3\|dezenas_fm\[2\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst3\|dezenas_fm\[3\] " "Destination node contador:inst3\|dezenas_fm\[3\]" {  } { { "contador.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/contador.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630296194427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1630296194427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630296194427 ""}  } { { "divisor.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630296194427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registradores:inst4\|reg14_am\[0\]~0  " "Automatically promoted node registradores:inst4\|reg14_am\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630296194429 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630296194429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registradores:inst4\|reg24_am\[0\]~0  " "Automatically promoted node registradores:inst4\|reg24_am\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630296194429 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630296194429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registradores:inst4\|reg14_fm\[0\]~0  " "Automatically promoted node registradores:inst4\|reg14_fm\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630296194429 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630296194429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registradores:inst4\|reg24_fm\[1\]~0  " "Automatically promoted node registradores:inst4\|reg24_fm\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630296194429 ""}  } { { "registradores.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/registradores.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630296194429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630296195093 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630296195094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630296195094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630296195098 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630296195103 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630296195106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630296195106 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630296195108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630296195110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630296195111 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630296195111 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630296195191 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630296195216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630296196891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630296197516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630296197553 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630296201879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630296201879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630296202603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.2% " "3e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1630296205861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630296206585 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630296206585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630296213602 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630296213602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630296213609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.28 " "Total time spent on timing analysis during the Fitter is 3.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630296213978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630296214003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630296214552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630296214555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630296215219 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630296216312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/output_files/Projeto3.fit.smsg " "Generated suppressed messages file C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/output_files/Projeto3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630296217118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5230 " "Peak virtual memory: 5230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630296218415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:03:38 2021 " "Processing ended: Mon Aug 30 01:03:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630296218415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630296218415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630296218415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630296218415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630296220856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630296220858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:03:40 2021 " "Processing started: Mon Aug 30 01:03:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630296220858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630296220858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630296220858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630296222062 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630296223055 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630296223155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630296223924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:03:43 2021 " "Processing ended: Mon Aug 30 01:03:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630296223924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630296223924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630296223924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630296223924 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630296224980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630296226992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630296226993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 01:03:46 2021 " "Processing started: Mon Aug 30 01:03:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630296226993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630296226993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto3 -c Projeto3 " "Command: quartus_sta Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630296226993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630296227343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630296227886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630296227886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296228008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296228008 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630296228449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto3.sdc " "Synopsys Design Constraints File file not found: 'Projeto3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630296228537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296228538 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst99\|auxiliar divisor:inst99\|auxiliar " "create_clock -period 1.000 -name divisor:inst99\|auxiliar divisor:inst99\|auxiliar" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630296228545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630296228545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw1 sw1 " "create_clock -period 1.000 -name sw1 sw1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630296228545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_v2:inst7\|b1_f debounce_v2:inst7\|b1_f " "create_clock -period 1.000 -name debounce_v2:inst7\|b1_f debounce_v2:inst7\|b1_f" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630296228545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_FPGA:inst\|E LCD_FPGA:inst\|E " "create_clock -period 1.000 -name LCD_FPGA:inst\|E LCD_FPGA:inst\|E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630296228545 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630296228545 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|b2_r~0\|combout " "Node \"inst7\|b2_r~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296228552 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|b2_r~0\|dataa " "Node \"inst7\|b2_r~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296228552 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630296228552 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst7\|b1_r~0\|combout " "Node \"inst7\|b1_r~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296228553 ""} { "Warning" "WSTA_SCC_NODE" "inst7\|b1_r~0\|datab " "Node \"inst7\|b1_r~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630296228553 ""}  } { { "debounce_v2.vhd" "" { Text "C:/Pasta Pessoal/Periodo 20.2/Eln Digital/Projeto3/Quartus/debounce_v2.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630296228553 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|limite_subida~6  from: datab  to: combout " "Cell: inst3\|limite_subida~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296228561 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|b1_r~0  from: datac  to: combout " "Cell: inst7\|b1_r~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296228561 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630296228561 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630296228566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630296228573 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630296228576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630296228619 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630296228836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630296228836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.901 " "Worst-case setup slack is -6.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.901            -256.895 divisor:inst99\|auxiliar  " "   -6.901            -256.895 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.064            -203.962 sw1  " "   -5.064            -203.962 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.851            -246.294 clk_in  " "   -4.851            -246.294 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.524            -203.359 debounce_v2:inst7\|b1_f  " "   -4.524            -203.359 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717             -10.718 LCD_FPGA:inst\|E  " "   -0.717             -10.718 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296228852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 debounce_v2:inst7\|b1_f  " "    0.343               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 divisor:inst99\|auxiliar  " "    0.453               0.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk_in  " "    0.454               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 LCD_FPGA:inst\|E  " "    0.485               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 sw1  " "    0.843               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296228896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630296228927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630296228954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.882 clk_in  " "   -3.000            -130.882 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw1  " "   -3.000              -3.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -92.194 LCD_FPGA:inst\|E  " "   -1.487             -92.194 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 divisor:inst99\|auxiliar  " "   -1.487             -74.350 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -3.602 debounce_v2:inst7\|b1_f  " "   -0.093              -3.602 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296228994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296228994 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630296229381 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630296229445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630296230207 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|limite_subida~6  from: datab  to: combout " "Cell: inst3\|limite_subida~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296230495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|b1_r~0  from: datac  to: combout " "Cell: inst7\|b1_r~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296230495 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630296230495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630296230502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630296230561 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630296230561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.431 " "Worst-case setup slack is -6.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.431            -239.411 divisor:inst99\|auxiliar  " "   -6.431            -239.411 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.952            -202.275 sw1  " "   -4.952            -202.275 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.509            -205.043 debounce_v2:inst7\|b1_f  " "   -4.509            -205.043 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.440            -221.909 clk_in  " "   -4.440            -221.909 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620              -6.399 LCD_FPGA:inst\|E  " "   -0.620              -6.399 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296230575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 debounce_v2:inst7\|b1_f  " "    0.337               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_in  " "    0.402               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 divisor:inst99\|auxiliar  " "    0.402               0.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 LCD_FPGA:inst\|E  " "    0.450               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 sw1  " "    0.658               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296230615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630296230630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630296230654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.882 clk_in  " "   -3.000            -130.882 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw1  " "   -3.000              -3.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -92.194 LCD_FPGA:inst\|E  " "   -1.487             -92.194 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -74.350 divisor:inst99\|auxiliar  " "   -1.487             -74.350 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -6.436 debounce_v2:inst7\|b1_f  " "   -0.137              -6.436 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296230671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296230671 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630296231121 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|limite_subida~6  from: datab  to: combout " "Cell: inst3\|limite_subida~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296231441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|b1_r~0  from: datac  to: combout " "Cell: inst7\|b1_r~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630296231441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1630296231441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630296231446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630296231461 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630296231461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.911 " "Worst-case setup slack is -2.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.911            -101.303 divisor:inst99\|auxiliar  " "   -2.911            -101.303 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -77.454 debounce_v2:inst7\|b1_f  " "   -1.941             -77.454 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694             -69.207 sw1  " "   -1.694             -69.207 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.546             -58.724 clk_in  " "   -1.546             -58.724 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 LCD_FPGA:inst\|E  " "    0.237               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296231478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 debounce_v2:inst7\|b1_f  " "    0.125               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk_in  " "    0.168               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 divisor:inst99\|auxiliar  " "    0.184               0.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 LCD_FPGA:inst\|E  " "    0.193               0.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 sw1  " "    0.252               0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296231518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630296231542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1630296231571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.485 clk_in  " "   -3.000             -94.485 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw1  " "   -3.000              -3.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -62.000 LCD_FPGA:inst\|E  " "   -1.000             -62.000 LCD_FPGA:inst\|E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 divisor:inst99\|auxiliar  " "   -1.000             -50.000 divisor:inst99\|auxiliar " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 debounce_v2:inst7\|b1_f  " "    0.275               0.000 debounce_v2:inst7\|b1_f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630296231592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630296231592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630296233011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630296233015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630296233338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 01:03:53 2021 " "Processing ended: Mon Aug 30 01:03:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630296233338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630296233338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630296233338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630296233338 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 184 s " "Quartus Prime Full Compilation was successful. 0 errors, 184 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630296234355 ""}
