INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sources_1/full_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sources_1/half_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-1581] illegal format specifier @ for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:83]
WARNING: [VRFC 10-1581] illegal format specifier , for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:87]
WARNING: [VRFC 10-1581] illegal format specifier . for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:88]
WARNING: [VRFC 10-1581] illegal format specifier / for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:108]
WARNING: [VRFC 10-1581] illegal format specifier   for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:109]
WARNING: [VRFC 10-1581] illegal format specifier   for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:110]
WARNING: [VRFC 10-1581] illegal format specifier   for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:114]
WARNING: [VRFC 10-1581] illegal format specifier & for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:115]
WARNING: [VRFC 10-1581] illegal format specifier # for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:116]
WARNING: [VRFC 10-1581] illegal format specifier @ for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:120]
WARNING: [VRFC 10-1581] illegal format specifier @ for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:121]
WARNING: [VRFC 10-1581] illegal format specifier @ for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:124]
WARNING: [VRFC 10-1581] illegal format specifier   for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:132]
WARNING: [VRFC 10-1581] illegal format specifier . for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:139]
WARNING: [VRFC 10-1581] illegal format specifier @ for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:144]
WARNING: [VRFC 10-1581] illegal format specifier   for display [C:/Users/tisne/Desktop/Lab0/Lab0.srcs/sim_1/new/testbench.v:145]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tisne/Desktop/Lab0/Lab0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
