Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Wed Feb 12 08:56:22 2020
| Host             : DESKTOP-LEMV09J running 64-bit major release  (build 9200)
| Command          : report_power -file ov7670_top_power_routed.rpt -pb ov7670_top_power_summary_routed.pb -rpx ov7670_top_power_routed.rpx
| Design           : ov7670_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.362        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.250        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.002 |        5 |       --- |             --- |
| Slice Logic             |     0.004 |     6843 |       --- |             --- |
|   LUT as Logic          |     0.004 |     3233 |     53200 |            6.08 |
|   Register              |    <0.001 |      778 |    106400 |            0.73 |
|   CARRY4                |    <0.001 |      930 |     13300 |            6.99 |
|   LUT as Shift Register |    <0.001 |       22 |     17400 |            0.13 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |    <0.001 |       32 |     53200 |            0.06 |
|   Others                |     0.000 |      152 |       --- |             --- |
| Signals                 |     0.003 |     2853 |       --- |             --- |
| Block RAM               |     0.007 |       36 |       140 |           25.71 |
| PLL                     |     0.098 |        1 |         4 |           25.00 |
| I/O                     |     0.137 |       32 |       125 |           25.60 |
| Static Power            |     0.112 |          |           |                 |
| Total                   |     0.362 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.025 |      0.009 |
| Vccaux    |       1.800 |     0.061 |       0.050 |      0.011 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+--------------------------------+-----------------+
| Clock                   | Domain                         | Constraint (ns) |
+-------------------------+--------------------------------+-----------------+
| clk_out1_clock          | clock_inst/inst/clk_out1_clock |            40.0 |
| clkfbout_clock          | clock_inst/inst/clkfbout_clock |            40.0 |
| clock_inst/inst/clk_in1 | clk_125M_IBUF                  |             8.0 |
+-------------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| ov7670_top                           |     0.250 |
|   capture                            |     0.001 |
|   clock_inst                         |     0.098 |
|     inst                             |     0.098 |
|   frame_buffer_inst                  |     0.007 |
|     U0                               |     0.007 |
|       inst_blk_mem_gen               |     0.007 |
|   rgb_to_hdmi                        |     0.135 |
|     U0                               |     0.135 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.034 |
|       DataEncoders[1].DataSerializer |     0.034 |
|       DataEncoders[2].DataSerializer |     0.034 |
|   u_VGA_Dispay                       |     0.005 |
|     u_scoreboard                     |     0.001 |
+--------------------------------------+-----------+


