Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:14:31 2020
| Host         : travis-job-4700d713-fe26-443f-b89d-99bdae1c89d1 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   187 |
| Unused register locations in slices containing registers |   332 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           55 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |            1073 |          376 |
| Yes          | No                    | No                     |             172 |           68 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2312 |          719 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                                    Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | soc_basesoc_sdram_tfawcon_ready_reg016_in                                                     | soc_basesoc_sdram_tfawcon_ready_i_1_n_0                                               |                1 |              1 |
|  clk200_clk  |                                                                                               |                                                                                       |                1 |              1 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_oled_spi_pads_mosi                                               | sys_rst                                                                               |                1 |              1 |
|  sys_clk     |                                                                                               | soc_basesoc_sdram_tccdcon_ready_i_1_n_0                                               |                1 |              1 |
|  sys_clk     | soc_i_i_1_n_0                                                                                 | sys_rst                                                                               |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                             | sys_rst                                                                               |                1 |              1 |
|  sys_clk     | soc_oled_spimaster_set_clk                                                                    | soc_oled_spi_pads_clk_i_1_n_0                                                         |                1 |              1 |
|  clk200_clk  |                                                                                               | vns_xilinxasyncresetsynchronizerimpl0                                                 |                1 |              2 |
|  sys_clk     |                                                                                               | vns_xilinxasyncresetsynchronizerimpl0                                                 |                1 |              2 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                     | lm32_cpu/load_store_unit/rst_i0                                                       |                1 |              2 |
|  sys_clk     | vns_bankmachine0_next_state                                                                   | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | vns_bankmachine5_next_state                                                                   | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                                                   | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                                                   | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | soc_basesoc_sdram_time1[3]_i_1_n_0                                                            | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                                                   | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | soc_uart_phy_rx_bitcount                                                                      | soc_uart_phy_rx_bitcount[3]_i_1_n_0                                                   |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_oled_storage_reg[3][0]                                           | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_bitbang_storage_reg[0][0]                                        | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                             | lm32_cpu/load_store_unit/rst_i0                                                       |                2 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                                                   | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                                                   | sys_rst                                                                               |                3 |              4 |
|  sys_clk     | soc_uart_rx_fifo_wrport_we                                                                    | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | soc_uart_tx_fifo_syncfifo_re                                                                  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_tx_fifo_produce_reg[0]                                      | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | soc_uart_phy_sink_ready1345_out                                                               | soc_uart_phy_tx_bitcount[3]_i_1_n_0                                                   |                1 |              4 |
|  sys_clk     | vns_multiplexer_next_state                                                                    | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/E[0]                                                                 | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]  | sys_rst                                                                               |                1 |              4 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface5_bank_bus_dat_r_reg[1][0] |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_rx_fifo_syncfifo_re                                         | sys_rst                                                                               |                2 |              4 |
|  sys_clk     | vns_bankmachine2_next_state                                                                   | sys_rst                                                                               |                1 |              4 |
|  sys_clk     |                                                                                               | soc_oled_spi_pads_clk_i_1_n_0                                                         |                2 |              4 |
|  clk200_clk  | soc_reset_counter[3]_i_1_n_0                                                                  | clk200_rst                                                                            |                1 |              4 |
|  sys_clk     | soc_basesoc_sdram_time0[4]_i_1_n_0                                                            | sys_rst                                                                               |                2 |              5 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_a7ddrphy_half_sys8x_taps_storage_reg[0][0]                       | sys_rst                                                                               |                1 |              5 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface1_bank_bus_dat_r_reg[1][0] |                3 |              5 |
|  sys_clk     | soc_basesoc_sdram_zqcs_executer_counter[4]_i_1_n_0                                            | sys_rst                                                                               |                1 |              5 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_rx_fifo_level0_reg[4][0]                                    | sys_rst                                                                               |                2 |              5 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_tx_fifo_level0_reg[4]_0[0]                                  | sys_rst                                                                               |                2 |              5 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector2_command_storage_reg[0][0]           | sys_rst                                                                               |                3 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_storage_reg[0]_rep__0_0[0]                         | sys_rst                                                                               |                3 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector1_command_storage_reg[5][0]           | sys_rst                                                                               |                1 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/dcache/branch_target_m_reg[8][0]                             |                2 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector3_command_storage_reg[0][0]           | sys_rst                                                                               |                2 |              6 |
|  sys_clk     | soc_basesoc_sdram_sequencer_counter                                                           | sys_rst                                                                               |                2 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector0_command_storage_reg[5][0]           | sys_rst                                                                               |                3 |              6 |
|  sys_clk     | soc_info_dna_cnt[6]_i_1_n_0                                                                   | sys_rst                                                                               |                3 |              7 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_oled_spimaster_sr_mosi[0]                                        | sys_rst                                                                               |                1 |              7 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector2_address_storage_reg[14][1]          | sys_rst                                                                               |                2 |              7 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector3_address_storage_reg[14][1]          | sys_rst                                                                               |                2 |              7 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector1_address_storage_reg[14][1]          | sys_rst                                                                               |                2 |              7 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector0_address_storage_reg[14][1]          | sys_rst                                                                               |                1 |              7 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector2_wrdata_storage_reg[31][1]           | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector3_address_storage_reg[14][0]          | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector2_wrdata_storage_reg[31][0]           | sys_rst                                                                               |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector2_wrdata_storage_reg[31][3]           | sys_rst                                                                               |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector2_wrdata_storage_reg[31][2]           | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_oled_spimaster_mosi_storage_reg[0][0]                            | sys_rst                                                                               |                3 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                         | lm32_cpu/load_store_unit/rst_i0                                                       |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                       | lm32_cpu/load_store_unit/rst_i0                                                       |                4 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector1_address_storage_reg[14][0]          | sys_rst                                                                               |                3 |              8 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface2_bank_bus_dat_r_reg[0][0] |                8 |              8 |
|  sys_clk     | soc_i                                                                                         | sys_rst                                                                               |                3 |              8 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface6_bank_bus_dat_r_reg[0][0] |                6 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector0_wrdata_storage_reg[31][3]           | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector0_address_storage_reg[14][0]          | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | soc_oled_spimaster_inc_cnt                                                                    | soc_oled_spimaster_cnt[7]_i_1_n_0                                                     |                3 |              8 |
|  sys_clk     | soc_bridge_cmd_ce                                                                             |                                                                                       |                2 |              8 |
|  sys_clk     | soc_bridge_length_ce                                                                          |                                                                                       |                2 |              8 |
|  sys_clk     | soc_uart_phy_rx_reg                                                                           | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | soc_uart_phy_source_payload_data                                                              | sys_rst                                                                               |                1 |              8 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface8_bank_bus_dat_r_reg[0][0] |                4 |              8 |
|  sys_clk     | soc_uart_tx_fifo_syncfifo_re                                                                  |                                                                                       |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector2_address_storage_reg[14][0]          | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector0_wrdata_storage_reg[31][0]           | sys_rst                                                                               |                3 |              8 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface0_bank_bus_dat_r_reg[0][0] |                6 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector0_wrdata_storage_reg[31][2]           | sys_rst                                                                               |                4 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector3_wrdata_storage_reg[31][1]           | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector0_wrdata_storage_reg[31][1]           | sys_rst                                                                               |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector3_wrdata_storage_reg[31][0]           | sys_rst                                                                               |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector3_wrdata_storage_reg[31][3]           | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector3_wrdata_storage_reg[31][2]           | sys_rst                                                                               |                4 |              8 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_reg[0][0] |                8 |              8 |
|  sys_clk     | soc_uart_phy_tx_reg[7]_i_1_n_0                                                                | sys_rst                                                                               |                3 |              8 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface7_bank_bus_dat_r_reg[0][0] |                3 |              8 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface3_bank_bus_dat_r_reg[0][0] |                5 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_rx_fifo_syncfifo_re                                         |                                                                                       |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_phy_storage_reg[31][2]                                      | sys_rst                                                                               |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_ctrl_storage_reg[25][1]                                  | sys_rst                                                                               |                4 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_ctrl_storage_reg[25][3]                                  | sys_rst                                                                               |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_phy_storage_reg[31][1]                                      | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_ctrl_storage_reg[25][2]                                  | sys_rst                                                                               |                5 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_ctrl_storage_reg[25][0]                                  | sys_rst                                                                               |                5 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_load_storage_reg[25][3]                                  | sys_rst                                                                               |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_load_storage_reg[25][0]                                  | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_reload_storage_reg[25][2]                                | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_phy_storage_reg[31][0]                                      | sys_rst                                                                               |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_load_storage_reg[25][2]                                  | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_counter_reg[0][0]                                                | sys_rst                                                                               |                4 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_load_storage_reg[25][1]                                  | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_phy_storage_reg[31][3]                                      | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector1_wrdata_storage_reg[31][1]           | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector1_wrdata_storage_reg[31][0]           | sys_rst                                                                               |                4 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector1_wrdata_storage_reg[31][3]           | sys_rst                                                                               |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_reload_storage_reg[25][0]                                | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_oled_spimaster_length_storage_reg[7][0]                          | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_reload_storage_reg[25][3]                                | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_phaseinjector1_wrdata_storage_reg[31][2]           | sys_rst                                                                               |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_reload_storage_reg[25][1]                                | sys_rst                                                                               |                2 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    |                                                                                       |                7 |             10 |
|  sys_clk     |                                                                                               | soc_basesoc_sdram_timer_count1[9]_i_1_n_0                                             |                2 |             10 |
|  sys_clk     | lm32_cpu/mc_arithmetic/direction_m_reg                                                        |                                                                                       |                5 |             10 |
|  sys_clk     | soc_info_temperature_status                                                                   | sys_rst                                                                               |                3 |             12 |
|  sys_clk     | soc_info_vccaux_status                                                                        | sys_rst                                                                               |                3 |             12 |
|  sys_clk     | soc_info_vccbram_status                                                                       | sys_rst                                                                               |                4 |             12 |
|  sys_clk     | soc_info_vccint_status                                                                        | sys_rst                                                                               |                4 |             12 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_row_open                                                       | sys_rst                                                                               |                4 |             15 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_row[14]_i_1_n_0                                                | sys_rst                                                                               |                4 |             15 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_row_open                                                       | sys_rst                                                                               |                4 |             15 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_row[14]_i_1_n_0                                                | sys_rst                                                                               |                5 |             15 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_row_open                                                       | sys_rst                                                                               |                2 |             15 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_row_open                                                       | sys_rst                                                                               |                4 |             15 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_row_open                                                       | sys_rst                                                                               |                3 |             15 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_row[14]_i_1_n_0                                                | sys_rst                                                                               |                4 |             15 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_uart_tx_fifo_produce_reg[0]                                      |                                                                                       |                2 |             16 |
|  sys_clk     | soc_uart_rx_fifo_wrport_we                                                                    |                                                                                       |                2 |             16 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data_reg[31]_1                                        | lm32_cpu/load_store_unit/vns_basesoc_count_reg[19]                                    |                5 |             20 |
|  sys_clk     | soc_sr[31]_i_1_n_0                                                                            | sys_rst                                                                               |               11 |             22 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9][0]                                                 | lm32_cpu/load_store_unit/rst_i0                                                       |                7 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                7 |             24 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_nreads                                                            | soc_basesoc_sdram_bandwidth_nwrites                                                   |                6 |             24 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                9 |             24 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                7 |             24 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                | soc_basesoc_sdram_bandwidth_nwrites                                                   |                6 |             24 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                7 |             24 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                8 |             24 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                8 |             24 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                6 |             24 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                             | sys_rst                                                                               |                7 |             24 |
|  sys_clk     | sel                                                                                           | soc_bridge_count[0]_i_1_n_0                                                           |                6 |             24 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_a7ddrphy_bitslip15_value_reg[0]_0[0]                             | lm32_cpu/load_store_unit/soc_a7ddrphy_bitslip15_value_reg[0][0]                       |               11 |             24 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_a7ddrphy_bitslip7_value_reg[0][0]                                | lm32_cpu/load_store_unit/SR[0]                                                        |                9 |             24 |
|  sys_clk     |                                                                                               | soc_basesoc_sdram_zqcs_timer_count1[0]_i_1_n_0                                        |                7 |             27 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_0                                    |                                                                                       |               10 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[27]                                              | lm32_cpu/load_store_unit/rst_i0                                                       |               13 |             28 |
|  sys_clk     | soc_bridge_address_ce                                                                         |                                                                                       |               10 |             30 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0                                |                                                                                       |               10 |             30 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                    | lm32_cpu/load_store_unit/rst_i0                                                       |                6 |             30 |
|  sys_clk     |                                                                                               | soc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                                         |                8 |             31 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]     |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                | lm32_cpu/load_store_unit/rst_i0                                                       |                8 |             32 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                      | lm32_cpu/load_store_unit/rst_i0                                                       |                7 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                                                 | lm32_cpu/load_store_unit/rst_i0                                                       |               15 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/wb_load_complete                                                     | lm32_cpu/load_store_unit/rst_i0                                                       |                7 |             32 |
|  sys_clk     | soc_basesoc_update_value_re                                                                   | sys_rst                                                                               |               11 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_bridge_data_reg[0][0]                                            |                                                                                       |               18 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]     |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/icache_refill_data_reg[31]                                           | lm32_cpu/load_store_unit/rst_i0                                                       |                6 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                | lm32_cpu/load_store_unit/rst_i0                                                       |               11 |             32 |
|  sys_clk     |                                                                                               | soc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                                         |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]     |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[2]     |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]   |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]     |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o6_out                                                  | lm32_cpu/load_store_unit/rst_i0                                                       |                9 |             32 |
|  sys_clk     | soc_basesoc_ctrl_bus_errors                                                                   | sys_rst                                                                               |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]     |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]     |                                                                                       |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/soc_basesoc_sdram_bandwidth_nwrites_status_reg[0][0]                 | sys_rst                                                                               |               12 |             48 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_period                                                            | sys_rst                                                                               |               10 |             48 |
|  sys_clk     | soc_info_dna_status                                                                           | sys_rst                                                                               |               12 |             57 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                      | lm32_cpu/load_store_unit/rst_i0                                                       |               21 |             70 |
|  sys_clk     |                                                                                               |                                                                                       |               55 |             92 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    | lm32_cpu/load_store_unit/rst_i0                                                       |               27 |             92 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                          |                                                                                       |               12 |             96 |
|  sys_clk     | soc_basesoc_sdram_inti_p0_rddata_valid                                                        | sys_rst                                                                               |               56 |            128 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/rst_i0                                                       |               39 |            161 |
|  sys_clk     |                                                                                               | lm32_cpu/load_store_unit/rst_i0                                                       |               56 |            187 |
|  sys_clk     | lm32_cpu/mc_arithmetic/direction_m_reg                                                        | lm32_cpu/load_store_unit/rst_i0                                                       |               79 |            221 |
|  sys_clk     |                                                                                               | sys_rst                                                                               |              247 |            716 |
+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     3 |
| 4      |                    30 |
| 5      |                     6 |
| 6      |                     7 |
| 7      |                     6 |
| 8      |                    57 |
| 10     |                     3 |
| 12     |                     4 |
| 15     |                     8 |
| 16+    |                    56 |
+--------+-----------------------+


