// Library - 16nm_Tests, Cell - 6T_8K_MultiBank_Test, View - schematic
// LAST TIME SAVED: Mar  6 06:07:08 2015
// NETLIST TIME: Mar  6 13:23:52 2015
`timescale 1ps / 1ps 

module cdsModule_150 ( RData, ReadAck, WDataAck, WriteAck, Data1,
     R_Address, ReadEn, W_Address, WriteEn );

output  ReadAck, WriteAck;

input  ReadEn, WriteEn;

output [15:0]  RData;
output [7:0]  WDataAck;

input [15:0]  Data1;
input [11:0]  W_Address;
input [11:0]  R_Address;

// Buses in the design

wire  [7:0]  cdsbus0;

wire  [15:0]  RDataT;

wire  [11:0]  cdsbus1;

wire  [7:0]  WDataAckT;

wire  [11:0]  R_AddressT;

wire  [15:0]  cdsbus2;

wire  [11:0]  W_AddressT;

wire  [11:0]  cdsbus3;

wire  [15:0]  cdsbus4;

wire  [15:0]  WDataT;

// begin interface element definitions

wire cdsNet0;
wire cdsNet2;
reg mixedNet99999;
reg mixedNet99997;
reg mixedNet99996;
reg mixedNet99995;
reg mixedNet99994;
reg mixedNet99993;
reg mixedNet99992;
reg mixedNet99991;
reg mixedNet99990;
reg mixedNet99989;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99973;
reg mixedNet99972;
reg mixedNet99971;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99952;
reg mixedNet99951;
reg mixedNet99950;
reg mixedNet99949;
reg mixedNet99937;
reg mixedNet99936;
reg mixedNet99935;
assign cdsNet0 = mixedNet99999;
assign cdsbus0[0] = mixedNet99997;
assign cdsbus0[5] = mixedNet99996;
assign cdsbus0[6] = mixedNet99995;
assign cdsbus0[7] = mixedNet99994;
assign cdsNet2 = mixedNet99993;
assign cdsbus0[4] = mixedNet99992;
assign cdsbus0[3] = mixedNet99991;
assign cdsbus0[2] = mixedNet99990;
assign cdsbus0[1] = mixedNet99989;
assign cdsbus2[12] = mixedNet99975;
assign cdsbus2[13] = mixedNet99974;
assign cdsbus2[14] = mixedNet99973;
assign cdsbus2[15] = mixedNet99972;
assign cdsbus2[0] = mixedNet99971;
assign cdsbus2[1] = mixedNet99970;
assign cdsbus2[2] = mixedNet99969;
assign cdsbus2[3] = mixedNet99968;
assign cdsbus2[11] = mixedNet99967;
assign cdsbus2[4] = mixedNet99952;
assign cdsbus2[5] = mixedNet99951;
assign cdsbus2[6] = mixedNet99950;
assign cdsbus2[7] = mixedNet99949;
assign cdsbus2[8] = mixedNet99937;
assign cdsbus2[9] = mixedNet99936;
assign cdsbus2[10] = mixedNet99935;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_8K_MultiBank_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I12 ( ReadAck, cdsNet0);
inv_1xT I16 ( cdsNet1, WriteEn);
inv_1xT I8_15_ ( RData[15], cdsbus2[15]);
inv_1xT I8_14_ ( RData[14], cdsbus2[14]);
inv_1xT I8_13_ ( RData[13], cdsbus2[13]);
inv_1xT I8_12_ ( RData[12], cdsbus2[12]);
inv_1xT I8_11_ ( RData[11], cdsbus2[11]);
inv_1xT I8_10_ ( RData[10], cdsbus2[10]);
inv_1xT I8_9_ ( RData[9], cdsbus2[9]);
inv_1xT I8_8_ ( RData[8], cdsbus2[8]);
inv_1xT I8_7_ ( RData[7], cdsbus2[7]);
inv_1xT I8_6_ ( RData[6], cdsbus2[6]);
inv_1xT I8_5_ ( RData[5], cdsbus2[5]);
inv_1xT I8_4_ ( RData[4], cdsbus2[4]);
inv_1xT I8_3_ ( RData[3], cdsbus2[3]);
inv_1xT I8_2_ ( RData[2], cdsbus2[2]);
inv_1xT I8_1_ ( RData[1], cdsbus2[1]);
inv_1xT I8_0_ ( RData[0], cdsbus2[0]);
inv_1xT I15 ( WriteAck, cdsNet2);
inv_1xT I10 ( cdsNet3, ReadEn);
inv_1xT I7_11_ ( cdsbus1[11], W_Address[11]);
inv_1xT I7_10_ ( cdsbus1[10], W_Address[10]);
inv_1xT I7_9_ ( cdsbus1[9], W_Address[9]);
inv_1xT I7_8_ ( cdsbus1[8], W_Address[8]);
inv_1xT I7_7_ ( cdsbus1[7], W_Address[7]);
inv_1xT I7_6_ ( cdsbus1[6], W_Address[6]);
inv_1xT I7_5_ ( cdsbus1[5], W_Address[5]);
inv_1xT I7_4_ ( cdsbus1[4], W_Address[4]);
inv_1xT I7_3_ ( cdsbus1[3], W_Address[3]);
inv_1xT I7_2_ ( cdsbus1[2], W_Address[2]);
inv_1xT I7_1_ ( cdsbus1[1], W_Address[1]);
inv_1xT I7_0_ ( cdsbus1[0], W_Address[0]);
inv_1xT I2_11_ ( cdsbus3[11], R_Address[11]);
inv_1xT I2_10_ ( cdsbus3[10], R_Address[10]);
inv_1xT I2_9_ ( cdsbus3[9], R_Address[9]);
inv_1xT I2_8_ ( cdsbus3[8], R_Address[8]);
inv_1xT I2_7_ ( cdsbus3[7], R_Address[7]);
inv_1xT I2_6_ ( cdsbus3[6], R_Address[6]);
inv_1xT I2_5_ ( cdsbus3[5], R_Address[5]);
inv_1xT I2_4_ ( cdsbus3[4], R_Address[4]);
inv_1xT I2_3_ ( cdsbus3[3], R_Address[3]);
inv_1xT I2_2_ ( cdsbus3[2], R_Address[2]);
inv_1xT I2_1_ ( cdsbus3[1], R_Address[1]);
inv_1xT I2_0_ ( cdsbus3[0], R_Address[0]);
inv_1xT I28_15_ ( cdsbus4[15], Data1[15]);
inv_1xT I28_14_ ( cdsbus4[14], Data1[14]);
inv_1xT I28_13_ ( cdsbus4[13], Data1[13]);
inv_1xT I28_12_ ( cdsbus4[12], Data1[12]);
inv_1xT I28_11_ ( cdsbus4[11], Data1[11]);
inv_1xT I28_10_ ( cdsbus4[10], Data1[10]);
inv_1xT I28_9_ ( cdsbus4[9], Data1[9]);
inv_1xT I28_8_ ( cdsbus4[8], Data1[8]);
inv_1xT I28_7_ ( cdsbus4[7], Data1[7]);
inv_1xT I28_6_ ( cdsbus4[6], Data1[6]);
inv_1xT I28_5_ ( cdsbus4[5], Data1[5]);
inv_1xT I28_4_ ( cdsbus4[4], Data1[4]);
inv_1xT I28_3_ ( cdsbus4[3], Data1[3]);
inv_1xT I28_2_ ( cdsbus4[2], Data1[2]);
inv_1xT I28_1_ ( cdsbus4[1], Data1[1]);
inv_1xT I28_0_ ( cdsbus4[0], Data1[0]);
inv_1xT I25_7_ ( WDataAck[7], cdsbus0[7]);
inv_1xT I25_6_ ( WDataAck[6], cdsbus0[6]);
inv_1xT I25_5_ ( WDataAck[5], cdsbus0[5]);
inv_1xT I25_4_ ( WDataAck[4], cdsbus0[4]);
inv_1xT I25_3_ ( WDataAck[3], cdsbus0[3]);
inv_1xT I25_2_ ( WDataAck[2], cdsbus0[2]);
inv_1xT I25_1_ ( WDataAck[1], cdsbus0[1]);
inv_1xT I25_0_ ( WDataAck[0], cdsbus0[0]);

endmodule
