var group__BRAM__WRITE__FIRST =
[
    [ "BRAM_WRITE_FIRST", "classBRAM__WRITE__FIRST.html", [
      [ "RTL", "classBRAM__WRITE__FIRST_1_1RTL.html", [
        [ "PROCESS_12", "classBRAM__WRITE__FIRST_1_1RTL.html#a8e0abc306109b93b091e3536e441512d", null ],
        [ "ram", "classBRAM__WRITE__FIRST_1_1RTL.html#acdc3da92405abd01cb9b8a931f3f41ac", null ],
        [ "ramType", "classBRAM__WRITE__FIRST_1_1RTL.html#ae5939f4cb989a8a3049a66f8fe2465ae", null ]
      ] ],
      [ "ADDR", "group__BRAM__WRITE__FIRST.html#gaad56af574240fa72f0b9f116053fa7f1", null ],
      [ "CLK", "group__BRAM__WRITE__FIRST.html#gab5d0ea9e968d49d94da9db07a979d402", null ],
      [ "DI", "group__BRAM__WRITE__FIRST.html#ga3936fcb319fba9182912b1069a6cf801", null ],
      [ "DO", "group__BRAM__WRITE__FIRST.html#ga6782336de3c25c8dc3b9f4a79b92abc6", null ],
      [ "EN", "group__BRAM__WRITE__FIRST.html#gab33378947b86e7c86ecafe2f11f022fd", null ],
      [ "gen_data_depth", "group__BRAM__WRITE__FIRST.html#gafaeaf4eb44826f5a021a8dfcab44e317", null ],
      [ "gen_data_width", "group__BRAM__WRITE__FIRST.html#ga9debe2e1933a6e667b3baf9fe48a3c8b", null ],
      [ "helpers", "group__BRAM__WRITE__FIRST.html#ga2ecf7c71f2bc85b2c43934cce6f054cd", null ],
      [ "IEEE", "group__BRAM__WRITE__FIRST.html#gae4f03c286607f3181e16b9aa12d0c6d4", null ],
      [ "NUMERIC_STD", "group__BRAM__WRITE__FIRST.html#gae00f3f04545af57582ff10609eee23e2", null ],
      [ "STD_LOGIC_1164", "group__BRAM__WRITE__FIRST.html#gaa4b2b25246a821511120e3149b003563", null ],
      [ "WE", "group__BRAM__WRITE__FIRST.html#ga1e9111b3795eed374888cd8e07984954", null ]
    ] ]
];