

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul  7 14:42:04 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.933 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp25_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp25"   --->   Operation 6 'read' 'wsp25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wsp2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp2"   --->   Operation 7 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 8 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wsp1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wsp1"   --->   Operation 9 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wsp25_cast27 = zext i3 %wsp25_read"   --->   Operation 10 'zext' 'wsp25_cast27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %wsp2_read" [patchMaker.cpp:34]   --->   Operation 11 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp2_read, i2 0" [patchMaker.cpp:34]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i7 %tmp" [patchMaker.cpp:34]   --->   Operation 13 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34 = add i8 %zext_ln34_1, i8 %zext_ln34" [patchMaker.cpp:34]   --->   Operation 14 'add' 'add_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 15 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i8 %add_ln34, i8 %wsp25_cast27" [patchMaker.cpp:34]   --->   Operation 15 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %add_ln34_1, i7 0" [patchMaker.cpp:34]   --->   Operation 16 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln34_1, i4 0" [patchMaker.cpp:34]   --->   Operation 17 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i12 %tmp_92" [patchMaker.cpp:34]   --->   Operation 18 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln34_2 = add i15 %p_shl3_cast, i15 %zext_ln34_2" [patchMaker.cpp:34]   --->   Operation 19 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln34_3 = add i15 %add_ln34_2, i15 99" [patchMaker.cpp:34]   --->   Operation 20 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i15 %add_ln34_3" [patchMaker.cpp:34]   --->   Operation 21 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_3" [patchMaker.cpp:34]   --->   Operation 22 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp11_cast29 = zext i3 %wsp11_read"   --->   Operation 23 'zext' 'wsp11_cast29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i5 %wsp1_read" [patchMaker.cpp:34]   --->   Operation 24 'zext' 'zext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %wsp1_read, i2 0" [patchMaker.cpp:34]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i7 %tmp_s" [patchMaker.cpp:34]   --->   Operation 26 'zext' 'zext_ln34_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_5 = add i8 %zext_ln34_6, i8 %zext_ln34_5" [patchMaker.cpp:34]   --->   Operation 27 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 28 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln34_6 = add i8 %add_ln34_5, i8 %wsp11_cast29" [patchMaker.cpp:34]   --->   Operation 28 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %add_ln34_6, i7 0" [patchMaker.cpp:34]   --->   Operation 29 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln34_6, i4 0" [patchMaker.cpp:34]   --->   Operation 30 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i12 %tmp_93" [patchMaker.cpp:34]   --->   Operation 31 'zext' 'zext_ln34_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln34_7 = add i15 %p_shl_cast, i15 %zext_ln34_7" [patchMaker.cpp:34]   --->   Operation 32 'add' 'add_ln34_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%add_ln34_8 = add i15 %add_ln34_7, i15 99" [patchMaker.cpp:34]   --->   Operation 33 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i15 %add_ln34_8" [patchMaker.cpp:34]   --->   Operation 34 'zext' 'zext_ln34_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%wsp1_2_addr_2 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_8" [patchMaker.cpp:34]   --->   Operation 35 'getelementptr' 'wsp1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.98ns)   --->   "%wsp1_2_load = load i15 %wsp1_2_addr_2" [patchMaker.cpp:34]   --->   Operation 36 'load' 'wsp1_2_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_1 : Operation 37 [2/2] (2.98ns)   --->   "%wsp1_2_load_1 = load i15 %wsp1_2_addr" [patchMaker.cpp:34]   --->   Operation 37 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln34_4 = add i15 %add_ln34_2, i15 102" [patchMaker.cpp:34]   --->   Operation 38 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i15 %add_ln34_4" [patchMaker.cpp:34]   --->   Operation 39 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_4" [patchMaker.cpp:34]   --->   Operation 40 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln34_9 = add i15 %add_ln34_7, i15 102" [patchMaker.cpp:34]   --->   Operation 41 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i15 %add_ln34_9" [patchMaker.cpp:34]   --->   Operation 42 'zext' 'zext_ln34_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%wsp1_2_addr_3 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln34_9" [patchMaker.cpp:34]   --->   Operation 43 'getelementptr' 'wsp1_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (2.98ns)   --->   "%wsp1_2_load = load i15 %wsp1_2_addr_2" [patchMaker.cpp:34]   --->   Operation 44 'load' 'wsp1_2_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_2 : Operation 45 [1/2] (2.98ns)   --->   "%wsp1_2_load_1 = load i15 %wsp1_2_addr" [patchMaker.cpp:34]   --->   Operation 45 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%sub_ln34 = sub i64 %wsp1_2_load, i64 %wsp1_2_load_1" [patchMaker.cpp:34]   --->   Operation 46 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [2/2] (2.98ns)   --->   "%wsp1_2_load_2 = load i15 %wsp1_2_addr_3" [patchMaker.cpp:34]   --->   Operation 47 'load' 'wsp1_2_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_2 : Operation 48 [2/2] (2.98ns)   --->   "%wsp1_2_load_3 = load i15 %wsp1_2_addr_1" [patchMaker.cpp:34]   --->   Operation 48 'load' 'wsp1_2_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 49 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln34" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 49 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 50 [1/2] (2.98ns)   --->   "%wsp1_2_load_2 = load i15 %wsp1_2_addr_3" [patchMaker.cpp:34]   --->   Operation 50 'load' 'wsp1_2_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_3 : Operation 51 [1/2] (2.98ns)   --->   "%wsp1_2_load_3 = load i15 %wsp1_2_addr_1" [patchMaker.cpp:34]   --->   Operation 51 'load' 'wsp1_2_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23040> <RAM>
ST_3 : Operation 52 [1/1] (1.14ns)   --->   "%sub_ln34_1 = sub i64 %wsp1_2_load_2, i64 %wsp1_2_load_3" [patchMaker.cpp:34]   --->   Operation 52 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 53 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln34" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 53 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 54 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 55 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i64 %data_V"   --->   Operation 56 'trunc' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_103, i1 0"   --->   Operation 57 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 58 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_102" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 59 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 60 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 61 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_102"   --->   Operation 62 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 63 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 64 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 65 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 66 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 67 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%r_V_16 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 68 'shl' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 69 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%zext_ln662 = zext i1 %tmp_97"   --->   Operation 70 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%tmp_65 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_16, i32 53, i32 116"   --->   Operation 71 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_65"   --->   Operation 72 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln34 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:34]   --->   Operation 73 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [2/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln34_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 74 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.93>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln34_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 76 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%data_V_14 = bitcast i64 %dc_13" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 77 'bitcast' 'data_V_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_14, i32 52, i32 62"   --->   Operation 78 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i64 %data_V_14"   --->   Operation 79 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%mantissa_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_105, i1 0"   --->   Operation 80 'bitconcatenate' 'mantissa_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i54 %mantissa_6" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 81 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i11 %tmp_104" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 82 'zext' 'zext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.73ns)   --->   "%add_ln510_2 = add i12 %zext_ln510_2, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 83 'add' 'add_ln510_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11"   --->   Operation 84 'bitselect' 'isNeg_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.73ns)   --->   "%sub_ln1311_6 = sub i11 1023, i11 %tmp_104"   --->   Operation 85 'sub' 'sub_ln1311_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i11 %sub_ln1311_6"   --->   Operation 86 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.29ns)   --->   "%ush_6 = select i1 %isNeg_6, i12 %sext_ln1311_6, i12 %add_ln510_2"   --->   Operation 87 'select' 'ush_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast = sext i12 %ush_6"   --->   Operation 88 'sext' 'sh_prom_i_i_i_i_i64_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i64_cast_cast_cast"   --->   Operation 89 'zext' 'sh_prom_i_i_i_i_i64_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%r_V_17 = lshr i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 90 'lshr' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%r_V_18 = shl i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 91 'shl' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_17, i32 53"   --->   Operation 92 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%zext_ln662_6 = zext i1 %tmp_101"   --->   Operation 93 'zext' 'zext_ln662_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%tmp_67 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_18, i32 53, i32 116"   --->   Operation 94 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln34_1)   --->   "%val_6 = select i1 %isNeg_6, i64 %zext_ln662_6, i64 %tmp_67"   --->   Operation 95 'select' 'val_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln34_1 = icmp_slt  i64 %val_6, i64 100" [patchMaker.cpp:34]   --->   Operation 96 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.12ns)   --->   "%and_ln34 = and i1 %icmp_ln34, i1 %icmp_ln34_1" [patchMaker.cpp:34]   --->   Operation 97 'and' 'and_ln34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i1 %and_ln34" [patchMaker.cpp:34]   --->   Operation 98 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.37ns
The critical path consists of the following:
	wire read on port 'wsp11' [8]  (0 ns)
	'add' operation ('add_ln34_6', patchMaker.cpp:34) [31]  (0.838 ns)
	'add' operation ('add_ln34_7', patchMaker.cpp:34) [35]  (0.775 ns)
	'add' operation ('add_ln34_8', patchMaker.cpp:34) [36]  (0.775 ns)
	'getelementptr' operation ('wsp1_2_addr_2', patchMaker.cpp:34) [38]  (0 ns)
	'load' operation ('wsp1_2_load', patchMaker.cpp:34) on array 'wsp1_2' [43]  (2.98 ns)

 <State 2>: 4.13ns
The critical path consists of the following:
	'load' operation ('wsp1_2_load', patchMaker.cpp:34) on array 'wsp1_2' [43]  (2.98 ns)
	'sub' operation ('__x', patchMaker.cpp:34) [45]  (1.15 ns)

 <State 3>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [46]  (4.65 ns)

 <State 4>: 6.81ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [46]  (4.65 ns)
	'sub' operation ('sub_ln1311') [55]  (0.735 ns)
	'select' operation ('ush') [57]  (0.299 ns)
	'lshr' operation ('r.V') [60]  (0 ns)
	'select' operation ('val') [65]  (0 ns)
	'icmp' operation ('icmp_ln34', patchMaker.cpp:34) [66]  (1.13 ns)

 <State 5>: 6.93ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [70]  (4.65 ns)
	'sub' operation ('sub_ln1311_6') [79]  (0.735 ns)
	'select' operation ('ush') [81]  (0.299 ns)
	'shl' operation ('r.V') [85]  (0 ns)
	'select' operation ('val') [89]  (0 ns)
	'icmp' operation ('icmp_ln34_1', patchMaker.cpp:34) [90]  (1.13 ns)
	'and' operation ('and_ln34', patchMaker.cpp:34) [91]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
