// Seed: 3397937360
module module_0;
  logic id_1;
  logic id_2;
  logic id_3;
  type_7(
      (1'b0), id_0
  );
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7
);
  logic id_8;
  type_16(
      1, {1'b0, 1, id_4 || 1'b0 != 1}, id_6, 1, id_0
  );
  logic id_9;
  logic id_10;
endmodule
