WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000104 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250106 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250106 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 11969202 heartbeat IPC: 1.435 cumulative IPC: 0.8743 (Simulation time: 00 hr 01 min 20 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_66.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 24980031 heartbeat IPC: 0.7686 cumulative IPC: 0.8009 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 36602910 heartbeat IPC: 0.8604 cumulative IPC: 0.8236 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 48243648 heartbeat IPC: 0.8591 cumulative IPC: 0.8335 (Simulation time: 00 hr 04 min 00 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_66.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 61292877 heartbeat IPC: 0.7663 cumulative IPC: 0.8175 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 72951504 heartbeat IPC: 0.8577 cumulative IPC: 0.8246 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 84594518 heartbeat IPC: 0.8589 cumulative IPC: 0.8297 (Simulation time: 00 hr 06 min 41 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_66.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 97673393 heartbeat IPC: 0.7646 cumulative IPC: 0.8204 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 109150232 heartbeat IPC: 0.8713 cumulative IPC: 0.826 (Simulation time: 00 hr 08 min 28 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 120921025 heartbeat IPC: 0.8496 cumulative IPC: 0.8285 (Simulation time: 00 hr 09 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_66.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 120892319 cumulative IPC: 0.8272 (Simulation time: 00 hr 09 min 48 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 120892319 cumulative IPC: 0.8272 (Simulation time: 00 hr 09 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_66.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8272 instructions: 100000003 cycles: 120892319
CPU 0 Branch Prediction Accuracy: 85.54% MPKI: 25.88 Average ROB Occupancy at Mispredict: 19.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.409
BRANCH_INDIRECT: 14.7
BRANCH_CONDITIONAL: 8.97
BRANCH_DIRECT_CALL: 0.76
BRANCH_INDIRECT_CALL: 0.477
BRANCH_RETURN: 0.55

L1D TOTAL        ACCESS:   27234277 HIT:   25020847 MISS:    2213430
L1D LOAD         ACCESS:   16882973 HIT:   15326491 MISS:    1556482
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10126545 HIT:    9678909 MISS:     447636
L1D TRANSLATION  ACCESS:     224759 HIT:      15447 MISS:     209312
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 23.87 cycles
L1I TOTAL        ACCESS:   10695503 HIT:    6961201 MISS:    3734302
L1I LOAD         ACCESS:   10695503 HIT:    6961201 MISS:    3734302
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 12.68 cycles
L2C TOTAL        ACCESS:    4816083 HIT:    3329522 MISS:    1486561
L2C LOAD         ACCESS:    3911453 HIT:    2722195 MISS:    1189258
L2C RFO          ACCESS:     188058 HIT:     125601 MISS:      62457
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     508681 HIT:     429681 MISS:      79000
L2C TRANSLATION  ACCESS:     207891 HIT:      52045 MISS:     155846
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 41.12 cycles
LLC TOTAL        ACCESS:    1602493 HIT:    1368417 MISS:     234076
LLC LOAD         ACCESS:    1189258 HIT:    1038464 MISS:     150794
LLC RFO          ACCESS:      62457 HIT:      40489 MISS:      21968
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     194932 HIT:     170096 MISS:      24836
LLC TRANSLATION  ACCESS:     155846 HIT:     119368 MISS:      36478
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 139.9 cycles
cpu0_DTLB TOTAL        ACCESS:   21972031 HIT:   20408119 MISS:    1563912
cpu0_DTLB LOAD         ACCESS:   21972031 HIT:   20408119 MISS:    1563912
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.84 cycles
cpu0_ITLB TOTAL        ACCESS:    9474397 HIT:    8667560 MISS:     806837
cpu0_ITLB LOAD         ACCESS:    9474397 HIT:    8667560 MISS:     806837
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.198 cycles
cpu0_STLB TOTAL        ACCESS:    1614980 HIT:    1444234 MISS:     170746
cpu0_STLB LOAD         ACCESS:    1614980 HIT:    1444234 MISS:     170746
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 77.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      48741
  ROW_BUFFER_MISS:     160496
 AVG DBUS CONGESTED CYCLE: 3.909
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20186
  FULL:      80483
