

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config13_s'
================================================================
* Date:           Wed Apr  2 21:06:03 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  5.761 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.500 ns|  12.500 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_328 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read92"   --->   Operation 4 'read' 'p_read_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_329 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read88"   --->   Operation 5 'read' 'p_read_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_330 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read84"   --->   Operation 6 'read' 'p_read_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read80246 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read80"   --->   Operation 7 'read' 'p_read80246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_331 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read76"   --->   Operation 8 'read' 'p_read_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_332 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read72"   --->   Operation 9 'read' 'p_read_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_333 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read68"   --->   Operation 10 'read' 'p_read_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_334 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read64"   --->   Operation 11 'read' 'p_read_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read60241 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read60"   --->   Operation 12 'read' 'p_read60241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_335 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read56"   --->   Operation 13 'read' 'p_read_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_336 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read52"   --->   Operation 14 'read' 'p_read_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_337 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read48"   --->   Operation 15 'read' 'p_read_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_338 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44"   --->   Operation 16 'read' 'p_read_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read40236 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40"   --->   Operation 17 'read' 'p_read40236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_339 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36"   --->   Operation 18 'read' 'p_read_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_340 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32"   --->   Operation 19 'read' 'p_read_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_341 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28"   --->   Operation 20 'read' 'p_read_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_342 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 21 'read' 'p_read_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read20231 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 22 'read' 'p_read20231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_343 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 23 'read' 'p_read_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_344 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 24 'read' 'p_read_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_345 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 25 'read' 'p_read_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_346 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 26 'read' 'p_read_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_347 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 27 'read' 'p_read_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_348 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 28 'read' 'p_read_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read10224 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 29 'read' 'p_read10224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read9223 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 30 'read' 'p_read9223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read8222 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 31 'read' 'p_read8222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read7221 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 32 'read' 'p_read7221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read6220 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 33 'read' 'p_read6220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read5219 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 34 'read' 'p_read5219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read4218 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 35 'read' 'p_read4218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read3217 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 36 'read' 'p_read3217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read2216 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 37 'read' 'p_read2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read1215 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 38 'read' 'p_read1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read214 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 39 'read' 'p_read214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %p_read214"   --->   Operation 40 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i16 %p_read214"   --->   Operation 41 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i16 %p_read214"   --->   Operation 42 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1171_192 = sext i16 %p_read214"   --->   Operation 43 'sext' 'sext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read214, i3 0"   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1171_193 = sext i19 %shl_ln"   --->   Operation 45 'sext' 'sext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read214, i1 0"   --->   Operation 46 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1171_194 = sext i17 %shl_ln1171_s"   --->   Operation 47 'sext' 'sext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1171_195 = sext i17 %shl_ln1171_s"   --->   Operation 48 'sext' 'sext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1171_196 = sext i17 %shl_ln1171_s"   --->   Operation 49 'sext' 'sext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.34ns)   --->   "%sub_ln1171 = sub i20 %sext_ln1171_196, i20 %sext_ln1171_193"   --->   Operation 50 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_0 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171, i32 6, i32 19"   --->   Operation 51 'partselect' 'mult_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln43_4 = sext i14 %mult_V_0" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 52 'sext' 'sext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1171_155 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read214, i5 0"   --->   Operation 53 'bitconcatenate' 'shl_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171_197 = sext i21 %shl_ln1171_155"   --->   Operation 54 'sext' 'sext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.37ns)   --->   "%sub_ln1171_89 = sub i22 %sext_ln1171_197, i22 %sext_ln1171_195"   --->   Operation 55 'sub' 'sub_ln1171_89' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_89, i32 6, i32 21"   --->   Operation 56 'partselect' 'mult_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mult_V_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read214, i32 5, i32 15"   --->   Operation 57 'partselect' 'mult_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i11 %mult_V_2" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 58 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.72ns)   --->   "%mul_ln1171 = mul i22 %sext_ln1171_190, i22 22"   --->   Operation 59 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mult_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171, i32 6, i32 21"   --->   Operation 60 'partselect' 'mult_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.37ns)   --->   "%add_ln1171 = add i22 %sext_ln1171_197, i22 %sext_ln1171_195"   --->   Operation 61 'add' 'add_ln1171' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171, i32 6, i32 21"   --->   Operation 62 'partselect' 'mult_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_5 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read214, i32 2, i32 15"   --->   Operation 63 'partselect' 'mult_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i14 %mult_V_5" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 64 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1171_156 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read214, i4 0"   --->   Operation 65 'bitconcatenate' 'shl_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1171_198 = sext i20 %shl_ln1171_156"   --->   Operation 66 'sext' 'sext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.36ns)   --->   "%add_ln1171_12 = add i21 %sext_ln1171_198, i21 %sext_ln1171_194"   --->   Operation 67 'add' 'add_ln1171_12' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_6 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_12, i32 6, i32 20"   --->   Operation 68 'partselect' 'mult_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.34ns)   --->   "%add_ln1171_13 = add i20 %sext_ln1171_193, i20 %sext_ln1171_196"   --->   Operation 69 'add' 'add_ln1171_13' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_7 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_13, i32 6, i32 19"   --->   Operation 70 'partselect' 'mult_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln717_134 = sext i14 %mult_V_7"   --->   Operation 71 'sext' 'sext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.36ns)   --->   "%sub_ln1171_90 = sub i21 %sext_ln1171_198, i21 %sext_ln1171_191"   --->   Operation 72 'sub' 'sub_ln1171_90' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mult_V_8 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_90, i32 6, i32 20"   --->   Operation 73 'partselect' 'mult_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1171_157 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read214, i2 0"   --->   Operation 74 'bitconcatenate' 'shl_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1171_199 = sext i18 %shl_ln1171_157"   --->   Operation 75 'sext' 'sext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1171_200 = sext i18 %shl_ln1171_157"   --->   Operation 76 'sext' 'sext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.33ns)   --->   "%sub_ln1171_91 = sub i19 0, i19 %sext_ln1171_200"   --->   Operation 77 'sub' 'sub_ln1171_91' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_9 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_91, i32 6, i32 18"   --->   Operation 78 'partselect' 'mult_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read214, i32 3, i32 15"   --->   Operation 79 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i13 %mult_V_10" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 80 'sext' 'sext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V_11 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read214, i32 4, i32 15"   --->   Operation 81 'partselect' 'mult_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln43_3 = sext i12 %mult_V_11" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 82 'sext' 'sext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.72ns)   --->   "%mul_ln1171_36 = mul i21 %sext_ln1171_191, i21 2097141"   --->   Operation 83 'mul' 'mul_ln1171_36' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_12 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_36, i32 6, i32 20"   --->   Operation 84 'partselect' 'mult_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.36ns)   --->   "%sub_ln1171_92 = sub i21 %sext_ln1171_198, i21 %sext_ln1171_199"   --->   Operation 85 'sub' 'sub_ln1171_92' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mult_V_13 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_92, i32 6, i32 20"   --->   Operation 86 'partselect' 'mult_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln717_137 = sext i15 %mult_V_13"   --->   Operation 87 'sext' 'sext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.34ns)   --->   "%sub_ln1171_93 = sub i20 %sext_ln1171_193, i20 %sext_ln1171"   --->   Operation 88 'sub' 'sub_ln1171_93' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mult_V_15 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_93, i32 6, i32 19"   --->   Operation 89 'partselect' 'mult_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.36ns)   --->   "%add_ln1171_14 = add i21 %sext_ln1171_198, i21 %sext_ln1171_191"   --->   Operation 90 'add' 'add_ln1171_14' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mult_V_17 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_14, i32 6, i32 20"   --->   Operation 91 'partselect' 'mult_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln717_139 = sext i15 %mult_V_17"   --->   Operation 92 'sext' 'sext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.36ns)   --->   "%add_ln1171_15 = add i21 %sext_ln1171_198, i21 %sext_ln1171_199"   --->   Operation 93 'add' 'add_ln1171_15' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mult_V_18 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_15, i32 6, i32 20"   --->   Operation 94 'partselect' 'mult_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln717_140 = sext i15 %mult_V_18"   --->   Operation 95 'sext' 'sext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.33ns)   --->   "%sub_ln1171_94 = sub i19 %sext_ln1171_200, i19 %sext_ln1171_192"   --->   Operation 96 'sub' 'sub_ln1171_94' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mult_V_19 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_94, i32 6, i32 18"   --->   Operation 97 'partselect' 'mult_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln43_6 = sext i13 %mult_V_19" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 98 'sext' 'sext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.36ns)   --->   "%sub_ln1171_95 = sub i21 %sext_ln1171_198, i21 %sext_ln1171_194"   --->   Operation 99 'sub' 'sub_ln1171_95' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_20 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_95, i32 6, i32 20"   --->   Operation 100 'partselect' 'mult_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.33ns)   --->   "%sub_ln1171_290 = sub i19 %sext_ln1171_192, i19 %sext_ln1171_200"   --->   Operation 101 'sub' 'sub_ln1171_290' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mult_V_23 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_290, i32 6, i32 18"   --->   Operation 102 'partselect' 'mult_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln43_7 = sext i13 %mult_V_23" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 103 'sext' 'sext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_96 = sub i21 0, i21 %sext_ln1171_198"   --->   Operation 104 'sub' 'sub_ln1171_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_97 = sub i21 %sub_ln1171_96, i21 %sext_ln1171_194"   --->   Operation 105 'sub' 'sub_ln1171_97' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_26 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_97, i32 6, i32 20"   --->   Operation 106 'partselect' 'mult_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln717_142 = sext i15 %mult_V_26"   --->   Operation 107 'sext' 'sext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.33ns)   --->   "%add_ln1171_16 = add i19 %sext_ln1171_200, i19 %sext_ln1171_192"   --->   Operation 108 'add' 'add_ln1171_16' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mult_V_27 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_16, i32 6, i32 18"   --->   Operation 109 'partselect' 'mult_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln43_8 = sext i13 %mult_V_27" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 110 'sext' 'sext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1171_201 = sext i16 %p_read1215"   --->   Operation 111 'sext' 'sext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1171_202 = sext i16 %p_read1215"   --->   Operation 112 'sext' 'sext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_203 = sext i16 %p_read1215"   --->   Operation 113 'sext' 'sext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_204 = sext i16 %p_read1215"   --->   Operation 114 'sext' 'sext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1171_205 = sext i16 %p_read1215"   --->   Operation 115 'sext' 'sext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (3.72ns)   --->   "%mul_ln1171_37 = mul i21 %sext_ln1171_205, i21 11"   --->   Operation 116 'mul' 'mul_ln1171_37' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mult_V_32 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_37, i32 6, i32 20"   --->   Operation 117 'partselect' 'mult_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1171_158 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read1215, i2 0"   --->   Operation 118 'bitconcatenate' 'shl_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1171_206 = sext i18 %shl_ln1171_158"   --->   Operation 119 'sext' 'sext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1171_207 = sext i18 %shl_ln1171_158"   --->   Operation 120 'sext' 'sext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1171_208 = sext i18 %shl_ln1171_158"   --->   Operation 121 'sext' 'sext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.33ns)   --->   "%sub_ln1171_98 = sub i19 %sext_ln1171_208, i19 %sext_ln1171_204"   --->   Operation 122 'sub' 'sub_ln1171_98' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_33 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_98, i32 6, i32 18"   --->   Operation 123 'partselect' 'mult_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln43_9 = sext i13 %mult_V_33" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 124 'sext' 'sext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (3.72ns)   --->   "%mul_ln1171_38 = mul i22 %sext_ln1171_203, i22 26"   --->   Operation 125 'mul' 'mul_ln1171_38' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mult_V_34 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_38, i32 6, i32 21"   --->   Operation 126 'partselect' 'mult_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1171_159 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read1215, i4 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1171_209 = sext i20 %shl_ln1171_159"   --->   Operation 128 'sext' 'sext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.36ns)   --->   "%sub_ln1171_99 = sub i21 %sext_ln1171_207, i21 %sext_ln1171_209"   --->   Operation 129 'sub' 'sub_ln1171_99' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mult_V_35 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_99, i32 6, i32 20"   --->   Operation 130 'partselect' 'mult_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln717_144 = sext i15 %mult_V_35"   --->   Operation 131 'sext' 'sext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.33ns)   --->   "%sub_ln1171_291 = sub i19 %sext_ln1171_204, i19 %sext_ln1171_208"   --->   Operation 132 'sub' 'sub_ln1171_291' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_36 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_291, i32 6, i32 18"   --->   Operation 133 'partselect' 'mult_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln43_10 = sext i13 %mult_V_36" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 134 'sext' 'sext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.30ns)   --->   "%sub_ln1171_100 = sub i17 0, i17 %sext_ln1171_201"   --->   Operation 135 'sub' 'sub_ln1171_100' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mult_V_37 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_100, i32 6, i32 16"   --->   Operation 136 'partselect' 'mult_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln43_11 = sext i11 %mult_V_37" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 137 'sext' 'sext_ln43_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1171_160 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1215, i3 0"   --->   Operation 138 'bitconcatenate' 'shl_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1171_210 = sext i19 %shl_ln1171_160"   --->   Operation 139 'sext' 'sext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1171_211 = sext i19 %shl_ln1171_160"   --->   Operation 140 'sext' 'sext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.34ns)   --->   "%sub_ln1171_101 = sub i20 0, i20 %sext_ln1171_211"   --->   Operation 141 'sub' 'sub_ln1171_101' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_38 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_101, i32 6, i32 19"   --->   Operation 142 'partselect' 'mult_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1171_161 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read1215, i5 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1171_212 = sext i21 %shl_ln1171_161"   --->   Operation 144 'sext' 'sext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.37ns)   --->   "%sub_ln1171_102 = sub i22 %sext_ln1171_206, i22 %sext_ln1171_212"   --->   Operation 145 'sub' 'sub_ln1171_102' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_40 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_102, i32 6, i32 21"   --->   Operation 146 'partselect' 'mult_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln1171_162 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read1215, i1 0"   --->   Operation 147 'bitconcatenate' 'shl_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1171_213 = sext i17 %shl_ln1171_162"   --->   Operation 148 'sext' 'sext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1171_214 = sext i17 %shl_ln1171_162"   --->   Operation 149 'sext' 'sext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1171_215 = sext i17 %shl_ln1171_162"   --->   Operation 150 'sext' 'sext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.36ns)   --->   "%sub_ln1171_103 = sub i21 %sext_ln1171_209, i21 %sext_ln1171_215"   --->   Operation 151 'sub' 'sub_ln1171_103' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mult_V_41 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_103, i32 6, i32 20"   --->   Operation 152 'partselect' 'mult_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.34ns)   --->   "%sub_ln1171_292 = sub i20 %sext_ln1171_202, i20 %sext_ln1171_211"   --->   Operation 153 'sub' 'sub_ln1171_292' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mult_V_42 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_292, i32 6, i32 19"   --->   Operation 154 'partselect' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.32ns)   --->   "%sub_ln1171_104 = sub i18 0, i18 %sext_ln1171_214"   --->   Operation 155 'sub' 'sub_ln1171_104' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_104, i32 6, i32 17"   --->   Operation 156 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln43_13 = sext i12 %mult_V_43" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 157 'sext' 'sext_ln43_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln43_14 = sext i12 %mult_V_43" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 158 'sext' 'sext_ln43_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.34ns)   --->   "%add_ln1171_17 = add i20 %sext_ln1171_211, i20 %sext_ln1171_202"   --->   Operation 159 'add' 'add_ln1171_17' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_17, i32 6, i32 19"   --->   Operation 160 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (3.72ns)   --->   "%mul_ln1171_39 = mul i22 %sext_ln1171_203, i22 25"   --->   Operation 161 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_39, i32 6, i32 21"   --->   Operation 162 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read1215, i32 4, i32 15"   --->   Operation 163 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln43_15 = sext i12 %mult_V_47" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 164 'sext' 'sext_ln43_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.34ns)   --->   "%sub_ln1171_105 = sub i20 %sext_ln1171_211, i20 %sext_ln1171_213"   --->   Operation 165 'sub' 'sub_ln1171_105' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_105, i32 6, i32 19"   --->   Operation 166 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln717_148 = sext i14 %mult_V_48"   --->   Operation 167 'sext' 'sext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.36ns)   --->   "%sub_ln1171_106 = sub i21 %sext_ln1171_215, i21 %sext_ln1171_209"   --->   Operation 168 'sub' 'sub_ln1171_106' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_106, i32 6, i32 20"   --->   Operation 169 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln717_149 = sext i15 %mult_V_49"   --->   Operation 170 'sext' 'sext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (1.36ns)   --->   "%sub_ln1171_107 = sub i20 %sub_ln1171_101, i20 %sext_ln1171_202"   --->   Operation 171 'sub' 'sub_ln1171_107' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_107, i32 6, i32 19"   --->   Operation 172 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln43_16 = sext i14 %mult_V_50" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 173 'sext' 'sext_ln43_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (3.72ns)   --->   "%mul_ln1171_40 = mul i21 %sext_ln1171_205, i21 2097139"   --->   Operation 174 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_40, i32 6, i32 20"   --->   Operation 175 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.37ns)   --->   "%sub_ln1171_108 = sub i22 %sext_ln1171_210, i22 %sext_ln1171_212"   --->   Operation 176 'sub' 'sub_ln1171_108' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_108, i32 6, i32 21"   --->   Operation 177 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.36ns)   --->   "%sub_ln1171_109 = sub i20 %sub_ln1171_101, i20 %sext_ln1171_213"   --->   Operation 178 'sub' 'sub_ln1171_109' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_109, i32 6, i32 19"   --->   Operation 179 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (3.72ns)   --->   "%mul_ln1171_41 = mul i22 %sext_ln1171_203, i22 19"   --->   Operation 180 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_41, i32 6, i32 21"   --->   Operation 181 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (3.72ns)   --->   "%mul_ln1171_42 = mul i22 %sext_ln1171_203, i22 4194281"   --->   Operation 182 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_42, i32 6, i32 21"   --->   Operation 183 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.37ns)   --->   "%sub_ln1171_110 = sub i22 0, i22 %sext_ln1171_212"   --->   Operation 184 'sub' 'sub_ln1171_110' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_110, i32 6, i32 21"   --->   Operation 185 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (3.72ns)   --->   "%mul_ln1171_43 = mul i22 %sext_ln1171_203, i22 4194282"   --->   Operation 186 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_43, i32 6, i32 21"   --->   Operation 187 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.34ns)   --->   "%sub_ln1171_111 = sub i20 %sext_ln1171_213, i20 %sext_ln1171_211"   --->   Operation 188 'sub' 'sub_ln1171_111' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_111, i32 6, i32 19"   --->   Operation 189 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln43_17 = sext i14 %mult_V_61" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 190 'sext' 'sext_ln43_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1171_216 = sext i16 %p_read2216"   --->   Operation 191 'sext' 'sext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1171_217 = sext i16 %p_read2216"   --->   Operation 192 'sext' 'sext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1171_218 = sext i16 %p_read2216"   --->   Operation 193 'sext' 'sext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1171_219 = sext i16 %p_read2216"   --->   Operation 194 'sext' 'sext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1171_220 = sext i16 %p_read2216"   --->   Operation 195 'sext' 'sext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1171_163 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2216, i3 0"   --->   Operation 196 'bitconcatenate' 'shl_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1171_221 = sext i19 %shl_ln1171_163"   --->   Operation 197 'sext' 'sext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.34ns)   --->   "%sub_ln1171_112 = sub i20 0, i20 %sext_ln1171_221"   --->   Operation 198 'sub' 'sub_ln1171_112' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1171_164 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2216, i1 0"   --->   Operation 199 'bitconcatenate' 'shl_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1171_222 = sext i17 %shl_ln1171_164"   --->   Operation 200 'sext' 'sext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1171_223 = sext i17 %shl_ln1171_164"   --->   Operation 201 'sext' 'sext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.36ns)   --->   "%sub_ln1171_113 = sub i20 %sub_ln1171_112, i20 %sext_ln1171_223"   --->   Operation 202 'sub' 'sub_ln1171_113' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_113, i32 6, i32 19"   --->   Operation 203 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln43_18 = sext i14 %mult_V_64" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 204 'sext' 'sext_ln43_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1171_165 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read2216, i4 0"   --->   Operation 205 'bitconcatenate' 'shl_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1171_224 = sext i20 %shl_ln1171_165"   --->   Operation 206 'sext' 'sext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (1.36ns)   --->   "%sub_ln1171_114 = sub i21 %sext_ln1171_222, i21 %sext_ln1171_224"   --->   Operation 207 'sub' 'sub_ln1171_114' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_114, i32 6, i32 20"   --->   Operation 208 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (1.36ns)   --->   "%sub_ln1171_293 = sub i21 %sext_ln1171_217, i21 %sext_ln1171_224"   --->   Operation 209 'sub' 'sub_ln1171_293' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_293, i32 6, i32 20"   --->   Operation 210 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln1171_166 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read2216, i2 0"   --->   Operation 211 'bitconcatenate' 'shl_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1171_225 = sext i18 %shl_ln1171_166"   --->   Operation 212 'sext' 'sext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1171_226 = sext i18 %shl_ln1171_166"   --->   Operation 213 'sext' 'sext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.33ns)   --->   "%sub_ln1171_115 = sub i19 %sext_ln1171_226, i19 %sext_ln1171_220"   --->   Operation 214 'sub' 'sub_ln1171_115' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_115, i32 6, i32 18"   --->   Operation 215 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln43_19 = sext i13 %mult_V_67" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 216 'sext' 'sext_ln43_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.33ns)   --->   "%sub_ln1171_116 = sub i19 0, i19 %sext_ln1171_226"   --->   Operation 217 'sub' 'sub_ln1171_116' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (1.34ns)   --->   "%sub_ln1171_117 = sub i19 %sub_ln1171_116, i19 %sext_ln1171_220"   --->   Operation 218 'sub' 'sub_ln1171_117' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_117, i32 6, i32 18"   --->   Operation 219 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln43_20 = sext i13 %mult_V_69" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 220 'sext' 'sext_ln43_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.34ns)   --->   "%sub_ln1171_294 = sub i20 %sext_ln1171_218, i20 %sext_ln1171_221"   --->   Operation 221 'sub' 'sub_ln1171_294' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_294, i32 6, i32 19"   --->   Operation 222 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln717_155 = sext i14 %mult_V_72"   --->   Operation 223 'sext' 'sext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln43_21 = sext i14 %mult_V_72" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 224 'sext' 'sext_ln43_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (3.72ns)   --->   "%mul_ln1171_44 = mul i22 %sext_ln1171_216, i22 4194278"   --->   Operation 225 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_44, i32 6, i32 21"   --->   Operation 226 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (3.72ns)   --->   "%mul_ln1171_45 = mul i22 %sext_ln1171_216, i22 19"   --->   Operation 227 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_45, i32 6, i32 21"   --->   Operation 228 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (1.36ns)   --->   "%add_ln1171_18 = add i21 %sext_ln1171_224, i21 %sext_ln1171_225"   --->   Operation 229 'add' 'add_ln1171_18' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_18, i32 6, i32 20"   --->   Operation 230 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln717_156 = sext i15 %mult_V_77"   --->   Operation 231 'sext' 'sext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read2216, i32 4, i32 15"   --->   Operation 232 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln43_22 = sext i12 %mult_V_80" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 233 'sext' 'sext_ln43_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (1.36ns)   --->   "%sub_ln1171_118 = sub i21 %sext_ln1171_224, i21 %sext_ln1171_217"   --->   Operation 234 'sub' 'sub_ln1171_118' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_118, i32 6, i32 20"   --->   Operation 235 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln717_157 = sext i15 %mult_V_81"   --->   Operation 236 'sext' 'sext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (3.72ns)   --->   "%mul_ln1171_46 = mul i22 %sext_ln1171_216, i22 4194285"   --->   Operation 237 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_46, i32 6, i32 21"   --->   Operation 238 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_112, i32 6, i32 19"   --->   Operation 239 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln43_23 = sext i14 %mult_V_83" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 240 'sext' 'sext_ln43_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1171_167 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read2216, i5 0"   --->   Operation 241 'bitconcatenate' 'shl_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1171_227 = sext i21 %shl_ln1171_167"   --->   Operation 242 'sext' 'sext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (1.37ns)   --->   "%sub_ln1171_119 = sub i22 0, i22 %sext_ln1171_227"   --->   Operation 243 'sub' 'sub_ln1171_119' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_119, i32 6, i32 21"   --->   Operation 244 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.36ns)   --->   "%sub_ln1171_120 = sub i21 %sext_ln1171_225, i21 %sext_ln1171_224"   --->   Operation 245 'sub' 'sub_ln1171_120' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_120, i32 6, i32 20"   --->   Operation 246 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.30ns)   --->   "%sub_ln1171_121 = sub i17 0, i17 %sext_ln1171_219"   --->   Operation 247 'sub' 'sub_ln1171_121' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_121, i32 6, i32 16"   --->   Operation 248 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln43_24 = sext i11 %mult_V_88" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 249 'sext' 'sext_ln43_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (1.34ns)   --->   "%sub_ln1171_122 = sub i20 %sext_ln1171_221, i20 %sext_ln1171_218"   --->   Operation 250 'sub' 'sub_ln1171_122' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_122, i32 6, i32 19"   --->   Operation 251 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln43_25 = sext i14 %mult_V_89" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 252 'sext' 'sext_ln43_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.34ns)   --->   "%sub_ln1171_123 = sub i20 %sext_ln1171_223, i20 %sext_ln1171_221"   --->   Operation 253 'sub' 'sub_ln1171_123' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_123, i32 6, i32 19"   --->   Operation 254 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read2216, i32 3, i32 15"   --->   Operation 255 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln43_26 = sext i13 %mult_V_91" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 256 'sext' 'sext_ln43_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_116, i32 6, i32 18"   --->   Operation 257 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.34ns)   --->   "%sub_ln1171_124 = sub i20 %sext_ln1171_221, i20 %sext_ln1171_223"   --->   Operation 258 'sub' 'sub_ln1171_124' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_124, i32 6, i32 19"   --->   Operation 259 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln43_28 = sext i14 %mult_V_94" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 260 'sext' 'sext_ln43_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_125 = sub i21 0, i21 %sext_ln1171_224"   --->   Operation 261 'sub' 'sub_ln1171_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 262 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_126 = sub i21 %sub_ln1171_125, i21 %sext_ln1171_217"   --->   Operation 262 'sub' 'sub_ln1171_126' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_126, i32 6, i32 20"   --->   Operation 263 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln717_161 = sext i16 %p_read3217"   --->   Operation 264 'sext' 'sext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1171_228 = sext i16 %p_read3217"   --->   Operation 265 'sext' 'sext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1171_229 = sext i16 %p_read3217"   --->   Operation 266 'sext' 'sext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1171_230 = sext i16 %p_read3217"   --->   Operation 267 'sext' 'sext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1171_168 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read3217, i3 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1171_231 = sext i19 %shl_ln1171_168"   --->   Operation 269 'sext' 'sext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_127 = sub i20 0, i20 %sext_ln1171_231"   --->   Operation 270 'sub' 'sub_ln1171_127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 271 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_128 = sub i20 %sub_ln1171_127, i20 %sext_ln1171_229"   --->   Operation 271 'sub' 'sub_ln1171_128' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_128, i32 6, i32 19"   --->   Operation 272 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln43_29 = sext i14 %mult_V_96" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 273 'sext' 'sext_ln43_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read3217, i32 5, i32 15"   --->   Operation 274 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln43_30 = sext i11 %mult_V_97" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 275 'sext' 'sext_ln43_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read3217, i32 4, i32 15"   --->   Operation 276 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln43_31 = sext i12 %mult_V_98" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 277 'sext' 'sext_ln43_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (3.72ns)   --->   "%mul_ln1171_47 = mul i22 %sext_ln717_161, i22 4194277"   --->   Operation 278 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_47, i32 6, i32 21"   --->   Operation 279 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln1171_169 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read3217, i4 0"   --->   Operation 280 'bitconcatenate' 'shl_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1171_232 = sext i20 %shl_ln1171_169"   --->   Operation 281 'sext' 'sext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.36ns)   --->   "%sub_ln1171_129 = sub i21 0, i21 %sext_ln1171_232"   --->   Operation 282 'sub' 'sub_ln1171_129' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_129, i32 6, i32 20"   --->   Operation 283 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln1171_170 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read3217, i2 0"   --->   Operation 284 'bitconcatenate' 'shl_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1171_233 = sext i18 %shl_ln1171_170"   --->   Operation 285 'sext' 'sext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1171_234 = sext i18 %shl_ln1171_170"   --->   Operation 286 'sext' 'sext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.37ns)   --->   "%sub_ln1171_130 = sub i21 %sub_ln1171_129, i21 %sext_ln1171_234"   --->   Operation 287 'sub' 'sub_ln1171_130' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_130, i32 6, i32 20"   --->   Operation 288 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (3.72ns)   --->   "%mul_ln1171_48 = mul i22 %sext_ln717_161, i22 4194281"   --->   Operation 289 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_48, i32 6, i32 21"   --->   Operation 290 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_131 = sub i19 0, i19 %sext_ln1171_233"   --->   Operation 291 'sub' 'sub_ln1171_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 292 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_132 = sub i19 %sub_ln1171_131, i19 %sext_ln1171_230"   --->   Operation 292 'sub' 'sub_ln1171_132' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_132, i32 6, i32 18"   --->   Operation 293 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (3.72ns)   --->   "%mul_ln1171_49 = mul i21 %sext_ln1171_228, i21 2097141"   --->   Operation 294 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_49, i32 6, i32 20"   --->   Operation 295 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (3.72ns)   --->   "%mul_ln1171_50 = mul i22 %sext_ln717_161, i22 4194279"   --->   Operation 296 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_50, i32 6, i32 21"   --->   Operation 297 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (3.72ns)   --->   "%mul_ln1171_51 = mul i22 %sext_ln717_161, i22 4194285"   --->   Operation 298 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_51, i32 6, i32 21"   --->   Operation 299 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (1.33ns)   --->   "%sub_ln1171_133 = sub i19 %sext_ln1171_233, i19 %sext_ln1171_230"   --->   Operation 300 'sub' 'sub_ln1171_133' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_133, i32 6, i32 18"   --->   Operation 301 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (3.72ns)   --->   "%mul_ln1171_52 = mul i21 %sext_ln1171_228, i21 11"   --->   Operation 302 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_52, i32 6, i32 20"   --->   Operation 303 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.33ns)   --->   "%add_ln1171_19 = add i19 %sext_ln1171_233, i19 %sext_ln1171_230"   --->   Operation 304 'add' 'add_ln1171_19' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_19, i32 6, i32 18"   --->   Operation 305 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (3.72ns)   --->   "%mul_ln717 = mul i22 %sext_ln717_161, i22 4194267"   --->   Operation 306 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717, i32 6, i32 21"   --->   Operation 307 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.37ns)   --->   "%sub_ln1171_134 = sub i21 %sub_ln1171_129, i21 %sext_ln1171_228"   --->   Operation 308 'sub' 'sub_ln1171_134' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_134, i32 6, i32 20"   --->   Operation 309 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (1.34ns)   --->   "%sub_ln1171_295 = sub i20 %sext_ln1171_229, i20 %sext_ln1171_231"   --->   Operation 310 'sub' 'sub_ln1171_295' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_295, i32 6, i32 19"   --->   Operation 311 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln43_35 = sext i14 %mult_V_114" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 312 'sext' 'sext_ln43_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (3.72ns)   --->   "%mul_ln1171_53 = mul i22 %sext_ln717_161, i22 4194275"   --->   Operation 313 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_53, i32 6, i32 21"   --->   Operation 314 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln1171_171 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read3217, i1 0"   --->   Operation 315 'bitconcatenate' 'shl_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1171_235 = sext i17 %shl_ln1171_171"   --->   Operation 316 'sext' 'sext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1171_236 = sext i17 %shl_ln1171_171"   --->   Operation 317 'sext' 'sext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1171_237 = sext i17 %shl_ln1171_171"   --->   Operation 318 'sext' 'sext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1171_238 = sext i17 %shl_ln1171_171"   --->   Operation 319 'sext' 'sext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (1.32ns)   --->   "%sub_ln1171_135 = sub i18 0, i18 %sext_ln1171_238"   --->   Operation 320 'sub' 'sub_ln1171_135' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_135, i32 6, i32 17"   --->   Operation 321 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln43_36 = sext i12 %mult_V_118" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 322 'sext' 'sext_ln43_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.34ns)   --->   "%sub_ln1171_136 = sub i20 %sext_ln1171_237, i20 %sext_ln1171_231"   --->   Operation 323 'sub' 'sub_ln1171_136' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_136, i32 6, i32 19"   --->   Operation 324 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (1.37ns)   --->   "%sub_ln1171_137 = sub i21 %sub_ln1171_129, i21 %sext_ln1171_236"   --->   Operation 325 'sub' 'sub_ln1171_137' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_137, i32 6, i32 20"   --->   Operation 326 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln1171_172 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read3217, i5 0"   --->   Operation 327 'bitconcatenate' 'shl_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1171_239 = sext i21 %shl_ln1171_172"   --->   Operation 328 'sext' 'sext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.37ns)   --->   "%sub_ln1171_138 = sub i22 %sext_ln1171_235, i22 %sext_ln1171_239"   --->   Operation 329 'sub' 'sub_ln1171_138' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_138, i32 6, i32 21"   --->   Operation 330 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (3.72ns)   --->   "%mul_ln1171_54 = mul i22 %sext_ln717_161, i22 27"   --->   Operation 331 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_54, i32 6, i32 21"   --->   Operation 332 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (3.72ns)   --->   "%mul_ln1171_55 = mul i22 %sext_ln717_161, i22 4194282"   --->   Operation 333 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_55, i32 6, i32 21"   --->   Operation 334 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (1.33ns)   --->   "%sub_ln1171_296 = sub i19 %sext_ln1171_230, i19 %sext_ln1171_233"   --->   Operation 335 'sub' 'sub_ln1171_296' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_127 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_296, i32 6, i32 18"   --->   Operation 336 'partselect' 'mult_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln43_37 = sext i13 %mult_V_127" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 337 'sext' 'sext_ln43_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1171_240 = sext i16 %p_read4218"   --->   Operation 338 'sext' 'sext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1171_241 = sext i16 %p_read4218"   --->   Operation 339 'sext' 'sext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1171_242 = sext i16 %p_read4218"   --->   Operation 340 'sext' 'sext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1171_243 = sext i16 %p_read4218"   --->   Operation 341 'sext' 'sext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln1171_173 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read4218, i3 0"   --->   Operation 342 'bitconcatenate' 'shl_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1171_244 = sext i19 %shl_ln1171_173"   --->   Operation 343 'sext' 'sext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (1.34ns)   --->   "%sub_ln1171_139 = sub i20 %sext_ln1171_244, i20 %sext_ln1171_242"   --->   Operation 344 'sub' 'sub_ln1171_139' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mult_V_128 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_139, i32 6, i32 19"   --->   Operation 345 'partselect' 'mult_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln43_38 = sext i14 %mult_V_128" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 346 'sext' 'sext_ln43_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mult_V_129 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read4218, i32 5, i32 15"   --->   Operation 347 'partselect' 'mult_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln43_39 = sext i11 %mult_V_129" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 348 'sext' 'sext_ln43_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln1171_174 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read4218, i1 0"   --->   Operation 349 'bitconcatenate' 'shl_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1171_245 = sext i17 %shl_ln1171_174"   --->   Operation 350 'sext' 'sext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1171_246 = sext i17 %shl_ln1171_174"   --->   Operation 351 'sext' 'sext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1171_247 = sext i17 %shl_ln1171_174"   --->   Operation 352 'sext' 'sext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.34ns)   --->   "%sub_ln1171_140 = sub i20 %sext_ln1171_244, i20 %sext_ln1171_247"   --->   Operation 353 'sub' 'sub_ln1171_140' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mult_V_130 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_140, i32 6, i32 19"   --->   Operation 354 'partselect' 'mult_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln717_169 = sext i14 %mult_V_130"   --->   Operation 355 'sext' 'sext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln43_40 = sext i14 %mult_V_130" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 356 'sext' 'sext_ln43_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (3.72ns)   --->   "%mul_ln1171_56 = mul i21 %sext_ln1171_241, i21 11"   --->   Operation 357 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mult_V_131 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_56, i32 6, i32 20"   --->   Operation 358 'partselect' 'mult_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read4218, i2 0"   --->   Operation 359 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1171_249 = sext i18 %tmp_s"   --->   Operation 360 'sext' 'sext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (1.33ns)   --->   "%sub_ln1171_297 = sub i19 %sext_ln1171_243, i19 %sext_ln1171_249"   --->   Operation 361 'sub' 'sub_ln1171_297' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mult_V_132 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_297, i32 6, i32 18"   --->   Operation 362 'partselect' 'mult_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln43_41 = sext i13 %mult_V_132" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 363 'sext' 'sext_ln43_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (1.34ns)   --->   "%add_ln1171_20 = add i20 %sext_ln1171_244, i20 %sext_ln1171_242"   --->   Operation 364 'add' 'add_ln1171_20' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_133 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_20, i32 6, i32 19"   --->   Operation 365 'partselect' 'mult_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln43_43 = sext i14 %mult_V_133" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 366 'sext' 'sext_ln43_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (3.72ns)   --->   "%mul_ln1171_57 = mul i21 %sext_ln1171_241, i21 13"   --->   Operation 367 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mult_V_134 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_57, i32 6, i32 20"   --->   Operation 368 'partselect' 'mult_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (1.34ns)   --->   "%add_ln1171_21 = add i20 %sext_ln1171_244, i20 %sext_ln1171_247"   --->   Operation 369 'add' 'add_ln1171_21' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%mult_V_135 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_21, i32 6, i32 19"   --->   Operation 370 'partselect' 'mult_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln43_44 = sext i14 %mult_V_135" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 371 'sext' 'sext_ln43_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_136 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read4218, i32 4, i32 15"   --->   Operation 372 'partselect' 'mult_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln43_46 = sext i12 %mult_V_136" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 373 'sext' 'sext_ln43_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (3.72ns)   --->   "%mul_ln1171_58 = mul i22 %sext_ln1171_240, i22 22"   --->   Operation 374 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_137 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_58, i32 6, i32 21"   --->   Operation 375 'partselect' 'mult_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (3.72ns)   --->   "%mul_ln1171_59 = mul i22 %sext_ln1171_240, i22 19"   --->   Operation 376 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%mult_V_138 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_59, i32 6, i32 21"   --->   Operation 377 'partselect' 'mult_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1171_248 = sext i18 %tmp_s"   --->   Operation 378 'sext' 'sext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (1.33ns)   --->   "%sub_ln1171_141 = sub i19 0, i19 %sext_ln1171_249"   --->   Operation 379 'sub' 'sub_ln1171_141' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (1.34ns)   --->   "%sub_ln1171_142 = sub i19 %sub_ln1171_141, i19 %sext_ln1171_243"   --->   Operation 380 'sub' 'sub_ln1171_142' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_139 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_142, i32 6, i32 18"   --->   Operation 381 'partselect' 'mult_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln43_47 = sext i13 %mult_V_139" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 382 'sext' 'sext_ln43_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (1.32ns)   --->   "%sub_ln1171_143 = sub i18 0, i18 %sext_ln1171_246"   --->   Operation 383 'sub' 'sub_ln1171_143' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%mult_V_140 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_143, i32 6, i32 17"   --->   Operation 384 'partselect' 'mult_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln43_49 = sext i12 %mult_V_140" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 385 'sext' 'sext_ln43_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_142 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_141, i32 6, i32 18"   --->   Operation 386 'partselect' 'mult_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln43_50 = sext i13 %mult_V_142" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 387 'sext' 'sext_ln43_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln43_51 = sext i13 %mult_V_142" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 388 'sext' 'sext_ln43_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (3.72ns)   --->   "%mul_ln1171_60 = mul i22 %sext_ln1171_240, i22 26"   --->   Operation 389 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%mult_V_144 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_60, i32 6, i32 21"   --->   Operation 390 'partselect' 'mult_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln1171_175 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read4218, i4 0"   --->   Operation 391 'bitconcatenate' 'shl_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1171_250 = sext i20 %shl_ln1171_175"   --->   Operation 392 'sext' 'sext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (1.36ns)   --->   "%sub_ln1171_144 = sub i21 %sext_ln1171_245, i21 %sext_ln1171_250"   --->   Operation 393 'sub' 'sub_ln1171_144' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_145 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_144, i32 6, i32 20"   --->   Operation 394 'partselect' 'mult_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.36ns)   --->   "%sub_ln1171_145 = sub i21 %sext_ln1171_250, i21 %sext_ln1171_248"   --->   Operation 395 'sub' 'sub_ln1171_145' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%mult_V_146 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_145, i32 6, i32 20"   --->   Operation 396 'partselect' 'mult_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln717_174 = sext i15 %mult_V_146"   --->   Operation 397 'sext' 'sext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (1.34ns)   --->   "%sub_ln1171_298 = sub i20 %sext_ln1171_242, i20 %sext_ln1171_244"   --->   Operation 398 'sub' 'sub_ln1171_298' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%mult_V_147 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_298, i32 6, i32 19"   --->   Operation 399 'partselect' 'mult_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_146 = sub i20 0, i20 %sext_ln1171_244"   --->   Operation 400 'sub' 'sub_ln1171_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_147 = sub i20 %sub_ln1171_146, i20 %sext_ln1171_242"   --->   Operation 401 'sub' 'sub_ln1171_147' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_149 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_147, i32 6, i32 19"   --->   Operation 402 'partselect' 'mult_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%mult_V_154 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read4218, i32 6, i32 15"   --->   Operation 403 'partselect' 'mult_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln43_52 = sext i10 %mult_V_154" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 404 'sext' 'sext_ln43_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (3.72ns)   --->   "%mul_ln1171_61 = mul i22 %sext_ln1171_240, i22 21"   --->   Operation 405 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_156 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_61, i32 6, i32 21"   --->   Operation 406 'partselect' 'mult_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_148 = sub i21 0, i21 %sext_ln1171_250"   --->   Operation 407 'sub' 'sub_ln1171_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 408 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_149 = sub i21 %sub_ln1171_148, i21 %sext_ln1171_241"   --->   Operation 408 'sub' 'sub_ln1171_149' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%mult_V_157 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_149, i32 6, i32 20"   --->   Operation 409 'partselect' 'mult_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1171_251 = sext i16 %p_read5219"   --->   Operation 410 'sext' 'sext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1171_252 = sext i16 %p_read5219"   --->   Operation 411 'sext' 'sext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1171_253 = sext i16 %p_read5219"   --->   Operation 412 'sext' 'sext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1171_254 = sext i16 %p_read5219"   --->   Operation 413 'sext' 'sext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%shl_ln1171_176 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read5219, i3 0"   --->   Operation 414 'bitconcatenate' 'shl_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1171_255 = sext i19 %shl_ln1171_176"   --->   Operation 415 'sext' 'sext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1171_256 = sext i19 %shl_ln1171_176"   --->   Operation 416 'sext' 'sext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (1.34ns)   --->   "%sub_ln1171_150 = sub i20 %sext_ln1171_256, i20 %sext_ln1171_253"   --->   Operation 417 'sub' 'sub_ln1171_150' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_160 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_150, i32 6, i32 19"   --->   Operation 418 'partselect' 'mult_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln1171_177 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read5219, i1 0"   --->   Operation 419 'bitconcatenate' 'shl_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1171_257 = sext i17 %shl_ln1171_177"   --->   Operation 420 'sext' 'sext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1171_258 = sext i17 %shl_ln1171_177"   --->   Operation 421 'sext' 'sext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1171_259 = sext i17 %shl_ln1171_177"   --->   Operation 422 'sext' 'sext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (1.32ns)   --->   "%sub_ln1171_151 = sub i18 0, i18 %sext_ln1171_259"   --->   Operation 423 'sub' 'sub_ln1171_151' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_161 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_151, i32 6, i32 17"   --->   Operation 424 'partselect' 'mult_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln1171_178 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read5219, i4 0"   --->   Operation 425 'bitconcatenate' 'shl_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1171_260 = sext i20 %shl_ln1171_178"   --->   Operation 426 'sext' 'sext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln1171_179 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read5219, i2 0"   --->   Operation 427 'bitconcatenate' 'shl_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1171_261 = sext i18 %shl_ln1171_179"   --->   Operation 428 'sext' 'sext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1171_262 = sext i18 %shl_ln1171_179"   --->   Operation 429 'sext' 'sext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (1.36ns)   --->   "%add_ln1171_22 = add i21 %sext_ln1171_260, i21 %sext_ln1171_262"   --->   Operation 430 'add' 'add_ln1171_22' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%mult_V_162 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_22, i32 6, i32 20"   --->   Operation 431 'partselect' 'mult_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (1.36ns)   --->   "%sub_ln1171_152 = sub i21 0, i21 %sext_ln1171_260"   --->   Operation 432 'sub' 'sub_ln1171_152' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%mult_V_163 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_152, i32 6, i32 20"   --->   Operation 433 'partselect' 'mult_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln717_180 = sext i15 %mult_V_163"   --->   Operation 434 'sext' 'sext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%mult_V_164 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read5219, i32 6, i32 15"   --->   Operation 435 'partselect' 'mult_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln43_54 = sext i10 %mult_V_164" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 436 'sext' 'sext_ln43_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (1.37ns)   --->   "%sub_ln1171_153 = sub i21 %sub_ln1171_152, i21 %sext_ln1171_252"   --->   Operation 437 'sub' 'sub_ln1171_153' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%mult_V_165 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_153, i32 6, i32 20"   --->   Operation 438 'partselect' 'mult_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (3.72ns)   --->   "%mul_ln1171_62 = mul i22 %sext_ln1171_251, i22 4194282"   --->   Operation 439 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%mult_V_166 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_62, i32 6, i32 21"   --->   Operation 440 'partselect' 'mult_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (1.33ns)   --->   "%sub_ln1171_154 = sub i19 0, i19 %sext_ln1171_261"   --->   Operation 441 'sub' 'sub_ln1171_154' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%mult_V_170 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_154, i32 6, i32 18"   --->   Operation 442 'partselect' 'mult_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln43_55 = sext i13 %mult_V_170" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 443 'sext' 'sext_ln43_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%shl_ln1171_180 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read5219, i5 0"   --->   Operation 444 'bitconcatenate' 'shl_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1171_263 = sext i21 %shl_ln1171_180"   --->   Operation 445 'sext' 'sext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (1.37ns)   --->   "%sub_ln1171_155 = sub i22 %sext_ln1171_263, i22 %sext_ln1171_255"   --->   Operation 446 'sub' 'sub_ln1171_155' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_171 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_155, i32 6, i32 21"   --->   Operation 447 'partselect' 'mult_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (3.72ns)   --->   "%mul_ln1171_63 = mul i22 %sext_ln1171_251, i22 19"   --->   Operation 448 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_172 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_63, i32 6, i32 21"   --->   Operation 449 'partselect' 'mult_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (1.33ns)   --->   "%sub_ln1171_156 = sub i19 %sext_ln1171_261, i19 %sext_ln1171_254"   --->   Operation 450 'sub' 'sub_ln1171_156' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%mult_V_173 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_156, i32 6, i32 18"   --->   Operation 451 'partselect' 'mult_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln43_56 = sext i13 %mult_V_173" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 452 'sext' 'sext_ln43_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (3.72ns)   --->   "%mul_ln1171_64 = mul i22 %sext_ln1171_251, i22 23"   --->   Operation 453 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%mult_V_174 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_64, i32 6, i32 21"   --->   Operation 454 'partselect' 'mult_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.34ns)   --->   "%sub_ln1171_157 = sub i20 %sext_ln1171_258, i20 %sext_ln1171_256"   --->   Operation 455 'sub' 'sub_ln1171_157' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%mult_V_177 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_157, i32 6, i32 19"   --->   Operation 456 'partselect' 'mult_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln43_58 = sext i14 %mult_V_177" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 457 'sext' 'sext_ln43_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (3.72ns)   --->   "%mul_ln1171_65 = mul i22 %sext_ln1171_251, i22 26"   --->   Operation 458 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%mult_V_178 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_65, i32 6, i32 21"   --->   Operation 459 'partselect' 'mult_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (1.37ns)   --->   "%sub_ln1171_158 = sub i22 0, i22 %sext_ln1171_263"   --->   Operation 460 'sub' 'sub_ln1171_158' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%mult_V_179 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_158, i32 6, i32 21"   --->   Operation 461 'partselect' 'mult_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_180 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read5219, i32 4, i32 15"   --->   Operation 462 'partselect' 'mult_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln43_59 = sext i12 %mult_V_180" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 463 'sext' 'sext_ln43_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (1.36ns)   --->   "%sub_ln1171_299 = sub i21 %sext_ln1171_252, i21 %sext_ln1171_260"   --->   Operation 464 'sub' 'sub_ln1171_299' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_181 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_299, i32 6, i32 20"   --->   Operation 465 'partselect' 'mult_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (1.36ns)   --->   "%sub_ln1171_159 = sub i21 %sext_ln1171_257, i21 %sext_ln1171_260"   --->   Operation 466 'sub' 'sub_ln1171_159' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%mult_V_183 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_159, i32 6, i32 20"   --->   Operation 467 'partselect' 'mult_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln717_183 = sext i15 %mult_V_183"   --->   Operation 468 'sext' 'sext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (3.72ns)   --->   "%mul_ln1171_66 = mul i22 %sext_ln1171_251, i22 4194277"   --->   Operation 469 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%mult_V_184 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_66, i32 6, i32 21"   --->   Operation 470 'partselect' 'mult_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (1.34ns)   --->   "%add_ln1171_23 = add i20 %sext_ln1171_256, i20 %sext_ln1171_253"   --->   Operation 471 'add' 'add_ln1171_23' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%mult_V_185 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_23, i32 6, i32 19"   --->   Operation 472 'partselect' 'mult_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln717_184 = sext i14 %mult_V_185"   --->   Operation 473 'sext' 'sext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (3.72ns)   --->   "%mul_ln1171_67 = mul i22 %sext_ln1171_251, i22 25"   --->   Operation 474 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_186 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_67, i32 6, i32 21"   --->   Operation 475 'partselect' 'mult_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (3.72ns)   --->   "%mul_ln1171_68 = mul i22 %sext_ln1171_251, i22 4194275"   --->   Operation 476 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%mult_V_188 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_68, i32 6, i32 21"   --->   Operation 477 'partselect' 'mult_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (1.33ns)   --->   "%sub_ln1171_300 = sub i19 %sext_ln1171_254, i19 %sext_ln1171_261"   --->   Operation 478 'sub' 'sub_ln1171_300' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%mult_V_191 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_300, i32 6, i32 18"   --->   Operation 479 'partselect' 'mult_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln43_60 = sext i13 %mult_V_191" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 480 'sext' 'sext_ln43_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1171_264 = sext i16 %p_read6220"   --->   Operation 481 'sext' 'sext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1171_265 = sext i16 %p_read6220"   --->   Operation 482 'sext' 'sext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1171_266 = sext i16 %p_read6220"   --->   Operation 483 'sext' 'sext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1171_267 = sext i16 %p_read6220"   --->   Operation 484 'sext' 'sext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1171_268 = sext i16 %p_read6220"   --->   Operation 485 'sext' 'sext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln1171_181 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read6220, i4 0"   --->   Operation 486 'bitconcatenate' 'shl_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1171_269 = sext i20 %shl_ln1171_181"   --->   Operation 487 'sext' 'sext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (1.36ns)   --->   "%sub_ln1171_160 = sub i21 0, i21 %sext_ln1171_269"   --->   Operation 488 'sub' 'sub_ln1171_160' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%mult_V_192 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_160, i32 6, i32 20"   --->   Operation 489 'partselect' 'mult_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln1171_182 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read6220, i2 0"   --->   Operation 490 'bitconcatenate' 'shl_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1171_270 = sext i18 %shl_ln1171_182"   --->   Operation 491 'sext' 'sext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1171_271 = sext i18 %shl_ln1171_182"   --->   Operation 492 'sext' 'sext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_161 = sub i19 0, i19 %sext_ln1171_271"   --->   Operation 493 'sub' 'sub_ln1171_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_162 = sub i19 %sub_ln1171_161, i19 %sext_ln1171_267"   --->   Operation 494 'sub' 'sub_ln1171_162' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%mult_V_193 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_162, i32 6, i32 18"   --->   Operation 495 'partselect' 'mult_V_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln43_61 = sext i13 %mult_V_193" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 496 'sext' 'sext_ln43_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (3.72ns)   --->   "%mul_ln1171_69 = mul i22 %sext_ln1171_266, i22 4194282"   --->   Operation 497 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_194 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_69, i32 6, i32 21"   --->   Operation 498 'partselect' 'mult_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln1171_183 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read6220, i1 0"   --->   Operation 499 'bitconcatenate' 'shl_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1171_272 = sext i17 %shl_ln1171_183"   --->   Operation 500 'sext' 'sext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1171_273 = sext i17 %shl_ln1171_183"   --->   Operation 501 'sext' 'sext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1171_274 = sext i17 %shl_ln1171_183"   --->   Operation 502 'sext' 'sext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (1.36ns)   --->   "%sub_ln1171_163 = sub i21 %sext_ln1171_269, i21 %sext_ln1171_274"   --->   Operation 503 'sub' 'sub_ln1171_163' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%mult_V_196 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_163, i32 6, i32 20"   --->   Operation 504 'partselect' 'mult_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (1.33ns)   --->   "%sub_ln1171_301 = sub i19 %sext_ln1171_267, i19 %sext_ln1171_271"   --->   Operation 505 'sub' 'sub_ln1171_301' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_197 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_301, i32 6, i32 18"   --->   Operation 506 'partselect' 'mult_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln43_62 = sext i13 %mult_V_197" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 507 'sext' 'sext_ln43_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln43_63 = sext i13 %mult_V_197" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 508 'sext' 'sext_ln43_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%shl_ln1171_184 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read6220, i3 0"   --->   Operation 509 'bitconcatenate' 'shl_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1171_275 = sext i19 %shl_ln1171_184"   --->   Operation 510 'sext' 'sext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.34ns)   --->   "%sub_ln1171_164 = sub i20 %sext_ln1171_275, i20 %sext_ln1171_268"   --->   Operation 511 'sub' 'sub_ln1171_164' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%mult_V_198 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_164, i32 6, i32 19"   --->   Operation 512 'partselect' 'mult_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (3.72ns)   --->   "%mul_ln1171_70 = mul i21 %sext_ln1171_264, i21 2097141"   --->   Operation 513 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%mult_V_199 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_70, i32 6, i32 20"   --->   Operation 514 'partselect' 'mult_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (3.72ns)   --->   "%mul_ln1171_71 = mul i21 %sext_ln1171_264, i21 13"   --->   Operation 515 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%mult_V_200 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_71, i32 6, i32 20"   --->   Operation 516 'partselect' 'mult_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (3.72ns)   --->   "%mul_ln1171_72 = mul i22 %sext_ln1171_266, i22 4194285"   --->   Operation 517 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%mult_V_201 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_72, i32 6, i32 21"   --->   Operation 518 'partselect' 'mult_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (1.30ns)   --->   "%sub_ln1171_165 = sub i17 0, i17 %sext_ln1171_265"   --->   Operation 519 'sub' 'sub_ln1171_165' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%mult_V_202 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_165, i32 6, i32 16"   --->   Operation 520 'partselect' 'mult_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (1.36ns)   --->   "%sub_ln1171_166 = sub i21 %sext_ln1171_269, i21 %sext_ln1171_264"   --->   Operation 521 'sub' 'sub_ln1171_166' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%mult_V_203 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_166, i32 6, i32 20"   --->   Operation 522 'partselect' 'mult_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln717_190 = sext i15 %mult_V_203"   --->   Operation 523 'sext' 'sext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (1.34ns)   --->   "%sub_ln1171_167 = sub i20 0, i20 %sext_ln1171_275"   --->   Operation 524 'sub' 'sub_ln1171_167' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%mult_V_204 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_167, i32 6, i32 19"   --->   Operation 525 'partselect' 'mult_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln43_67 = sext i14 %mult_V_204" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 526 'sext' 'sext_ln43_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (1.36ns)   --->   "%sub_ln1171_168 = sub i21 %sext_ln1171_269, i21 %sext_ln1171_270"   --->   Operation 527 'sub' 'sub_ln1171_168' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%mult_V_205 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_168, i32 6, i32 20"   --->   Operation 528 'partselect' 'mult_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln717_191 = sext i15 %mult_V_205"   --->   Operation 529 'sext' 'sext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (1.33ns)   --->   "%sub_ln1171_169 = sub i19 %sext_ln1171_271, i19 %sext_ln1171_267"   --->   Operation 530 'sub' 'sub_ln1171_169' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%mult_V_206 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_169, i32 6, i32 18"   --->   Operation 531 'partselect' 'mult_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln43_68 = sext i13 %mult_V_206" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 532 'sext' 'sext_ln43_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (1.34ns)   --->   "%sub_ln1171_170 = sub i20 %sext_ln1171_275, i20 %sext_ln1171_273"   --->   Operation 533 'sub' 'sub_ln1171_170' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%mult_V_207 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_170, i32 6, i32 19"   --->   Operation 534 'partselect' 'mult_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln43_69 = sext i14 %mult_V_207" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 535 'sext' 'sext_ln43_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (1.33ns)   --->   "%add_ln1171_24 = add i19 %sext_ln1171_271, i19 %sext_ln1171_267"   --->   Operation 536 'add' 'add_ln1171_24' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%mult_V_208 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_24, i32 6, i32 18"   --->   Operation 537 'partselect' 'mult_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln43_70 = sext i13 %mult_V_208" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 538 'sext' 'sext_ln43_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (1.36ns)   --->   "%add_ln1171_25 = add i21 %sext_ln1171_269, i21 %sext_ln1171_264"   --->   Operation 539 'add' 'add_ln1171_25' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%mult_V_209 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_25, i32 6, i32 20"   --->   Operation 540 'partselect' 'mult_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (1.36ns)   --->   "%sub_ln1171_171 = sub i20 %sub_ln1171_167, i20 %sext_ln1171_273"   --->   Operation 541 'sub' 'sub_ln1171_171' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_210 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_171, i32 6, i32 19"   --->   Operation 542 'partselect' 'mult_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%mult_V_212 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read6220, i32 4, i32 15"   --->   Operation 543 'partselect' 'mult_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln43_71 = sext i12 %mult_V_212" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 544 'sext' 'sext_ln43_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (1.36ns)   --->   "%sub_ln1171_172 = sub i21 %sext_ln1171_274, i21 %sext_ln1171_269"   --->   Operation 545 'sub' 'sub_ln1171_172' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%mult_V_213 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_172, i32 6, i32 20"   --->   Operation 546 'partselect' 'mult_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln717_194 = sext i15 %mult_V_213"   --->   Operation 547 'sext' 'sext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_217 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read6220, i32 5, i32 15"   --->   Operation 548 'partselect' 'mult_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln43_72 = sext i11 %mult_V_217" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 549 'sext' 'sext_ln43_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (1.36ns)   --->   "%sub_ln1171_173 = sub i20 %sub_ln1171_167, i20 %sext_ln1171_268"   --->   Operation 550 'sub' 'sub_ln1171_173' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%mult_V_218 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_173, i32 6, i32 19"   --->   Operation 551 'partselect' 'mult_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (1.34ns)   --->   "%add_ln1171_26 = add i20 %sext_ln1171_275, i20 %sext_ln1171_268"   --->   Operation 552 'add' 'add_ln1171_26' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_222 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_26, i32 6, i32 19"   --->   Operation 553 'partselect' 'mult_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln43_74 = sext i14 %mult_V_222" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 554 'sext' 'sext_ln43_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (1.32ns)   --->   "%sub_ln1171_174 = sub i18 0, i18 %sext_ln1171_272"   --->   Operation 555 'sub' 'sub_ln1171_174' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%mult_V_223 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_174, i32 6, i32 17"   --->   Operation 556 'partselect' 'mult_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln43_75 = sext i12 %mult_V_223" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 557 'sext' 'sext_ln43_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln717_196 = sext i16 %p_read7221"   --->   Operation 558 'sext' 'sext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1171_276 = sext i16 %p_read7221"   --->   Operation 559 'sext' 'sext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1171_277 = sext i16 %p_read7221"   --->   Operation 560 'sext' 'sext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln1171_278 = sext i16 %p_read7221"   --->   Operation 561 'sext' 'sext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1171_279 = sext i16 %p_read7221"   --->   Operation 562 'sext' 'sext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (3.72ns)   --->   "%mul_ln1171_73 = mul i22 %sext_ln717_196, i22 4194285"   --->   Operation 563 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%mult_V_224 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_73, i32 6, i32 21"   --->   Operation 564 'partselect' 'mult_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1171_185 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read7221, i4 0"   --->   Operation 565 'bitconcatenate' 'shl_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1171_280 = sext i20 %shl_ln1171_185"   --->   Operation 566 'sext' 'sext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%shl_ln1171_186 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read7221, i1 0"   --->   Operation 567 'bitconcatenate' 'shl_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln1171_281 = sext i17 %shl_ln1171_186"   --->   Operation 568 'sext' 'sext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1171_282 = sext i17 %shl_ln1171_186"   --->   Operation 569 'sext' 'sext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1171_283 = sext i17 %shl_ln1171_186"   --->   Operation 570 'sext' 'sext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (1.36ns)   --->   "%sub_ln1171_175 = sub i21 %sext_ln1171_280, i21 %sext_ln1171_283"   --->   Operation 571 'sub' 'sub_ln1171_175' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%mult_V_226 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_175, i32 6, i32 20"   --->   Operation 572 'partselect' 'mult_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (3.72ns)   --->   "%mul_ln1171_74 = mul i22 %sext_ln717_196, i22 4194282"   --->   Operation 573 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%mult_V_227 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_74, i32 6, i32 21"   --->   Operation 574 'partselect' 'mult_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (1.36ns)   --->   "%sub_ln1171_176 = sub i21 0, i21 %sext_ln1171_280"   --->   Operation 575 'sub' 'sub_ln1171_176' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (1.37ns)   --->   "%sub_ln1171_177 = sub i21 %sub_ln1171_176, i21 %sext_ln1171_277"   --->   Operation 576 'sub' 'sub_ln1171_177' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%mult_V_228 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_177, i32 6, i32 20"   --->   Operation 577 'partselect' 'mult_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln1171_187 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read7221, i3 0"   --->   Operation 578 'bitconcatenate' 'shl_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln1171_284 = sext i19 %shl_ln1171_187"   --->   Operation 579 'sext' 'sext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_178 = sub i20 0, i20 %sext_ln1171_284"   --->   Operation 580 'sub' 'sub_ln1171_178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 581 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_179 = sub i20 %sub_ln1171_178, i20 %sext_ln1171_282"   --->   Operation 581 'sub' 'sub_ln1171_179' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%mult_V_229 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_179, i32 6, i32 19"   --->   Operation 582 'partselect' 'mult_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln717_199 = sext i14 %mult_V_229"   --->   Operation 583 'sext' 'sext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (1.30ns)   --->   "%sub_ln1171_180 = sub i17 0, i17 %sext_ln1171_278"   --->   Operation 584 'sub' 'sub_ln1171_180' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%mult_V_231 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_180, i32 6, i32 16"   --->   Operation 585 'partselect' 'mult_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln43_76 = sext i11 %mult_V_231" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 586 'sext' 'sext_ln43_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (1.34ns)   --->   "%sub_ln1171_181 = sub i20 %sext_ln1171_282, i20 %sext_ln1171_284"   --->   Operation 587 'sub' 'sub_ln1171_181' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%mult_V_233 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_181, i32 6, i32 19"   --->   Operation 588 'partselect' 'mult_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln43_77 = sext i14 %mult_V_233" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 589 'sext' 'sext_ln43_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (3.72ns)   --->   "%mul_ln717_43 = mul i22 %sext_ln717_196, i22 4194269"   --->   Operation 590 'mul' 'mul_ln717_43' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%mult_V_234 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_43, i32 6, i32 21"   --->   Operation 591 'partselect' 'mult_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (1.36ns)   --->   "%sub_ln1171_182 = sub i21 %sext_ln1171_280, i21 %sext_ln1171_277"   --->   Operation 592 'sub' 'sub_ln1171_182' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%mult_V_235 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_182, i32 6, i32 20"   --->   Operation 593 'partselect' 'mult_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln717_200 = sext i15 %mult_V_235"   --->   Operation 594 'sext' 'sext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln1171_188 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read7221, i2 0"   --->   Operation 595 'bitconcatenate' 'shl_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1171_285 = sext i18 %shl_ln1171_188"   --->   Operation 596 'sext' 'sext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1171_286 = sext i18 %shl_ln1171_188"   --->   Operation 597 'sext' 'sext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (1.33ns)   --->   "%add_ln1171_27 = add i19 %sext_ln1171_286, i19 %sext_ln1171_276"   --->   Operation 598 'add' 'add_ln1171_27' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%mult_V_236 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_27, i32 6, i32 18"   --->   Operation 599 'partselect' 'mult_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln43_78 = sext i13 %mult_V_236" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 600 'sext' 'sext_ln43_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (1.36ns)   --->   "%sub_ln1171_183 = sub i21 %sext_ln1171_283, i21 %sext_ln1171_280"   --->   Operation 601 'sub' 'sub_ln1171_183' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%mult_V_237 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_183, i32 6, i32 20"   --->   Operation 602 'partselect' 'mult_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (1.36ns)   --->   "%sub_ln1171_184 = sub i21 %sext_ln1171_280, i21 %sext_ln1171_285"   --->   Operation 603 'sub' 'sub_ln1171_184' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_238 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_184, i32 6, i32 20"   --->   Operation 604 'partselect' 'mult_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (1.32ns)   --->   "%sub_ln1171_185 = sub i18 0, i18 %sext_ln1171_281"   --->   Operation 605 'sub' 'sub_ln1171_185' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%mult_V_239 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_185, i32 6, i32 17"   --->   Operation 606 'partselect' 'mult_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln43_79 = sext i12 %mult_V_239" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 607 'sext' 'sext_ln43_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (3.72ns)   --->   "%mul_ln1171_75 = mul i22 %sext_ln717_196, i22 4194283"   --->   Operation 608 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%mult_V_240 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_75, i32 6, i32 21"   --->   Operation 609 'partselect' 'mult_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (1.37ns)   --->   "%sub_ln1171_186 = sub i21 %sub_ln1171_176, i21 %sext_ln1171_283"   --->   Operation 610 'sub' 'sub_ln1171_186' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%mult_V_241 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_186, i32 6, i32 20"   --->   Operation 611 'partselect' 'mult_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_187 = sub i19 0, i19 %sext_ln1171_286"   --->   Operation 612 'sub' 'sub_ln1171_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 613 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_188 = sub i19 %sub_ln1171_187, i19 %sext_ln1171_276"   --->   Operation 613 'sub' 'sub_ln1171_188' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%mult_V_242 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_188, i32 6, i32 18"   --->   Operation 614 'partselect' 'mult_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln43_80 = sext i13 %mult_V_242" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 615 'sext' 'sext_ln43_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln43_81 = sext i13 %mult_V_242" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 616 'sext' 'sext_ln43_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (3.72ns)   --->   "%mul_ln1171_76 = mul i22 %sext_ln717_196, i22 4194281"   --->   Operation 617 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%mult_V_243 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_76, i32 6, i32 21"   --->   Operation 618 'partselect' 'mult_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln1171_189 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read7221, i5 0"   --->   Operation 619 'bitconcatenate' 'shl_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln1171_287 = sext i21 %shl_ln1171_189"   --->   Operation 620 'sext' 'sext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (1.37ns)   --->   "%sub_ln1171_189 = sub i22 0, i22 %sext_ln1171_287"   --->   Operation 621 'sub' 'sub_ln1171_189' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%mult_V_244 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_189, i32 6, i32 21"   --->   Operation 622 'partselect' 'mult_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%mult_V_246 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_176, i32 6, i32 20"   --->   Operation 623 'partselect' 'mult_V_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln717_204 = sext i15 %mult_V_246"   --->   Operation 624 'sext' 'sext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (3.72ns)   --->   "%mul_ln1171_77 = mul i22 %sext_ln717_196, i22 4194278"   --->   Operation 625 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%mult_V_247 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_77, i32 6, i32 21"   --->   Operation 626 'partselect' 'mult_V_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (3.72ns)   --->   "%mul_ln1171_78 = mul i21 %sext_ln1171_277, i21 2097139"   --->   Operation 627 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%mult_V_248 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_78, i32 6, i32 20"   --->   Operation 628 'partselect' 'mult_V_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%mult_V_249 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read7221, i32 6, i32 15"   --->   Operation 629 'partselect' 'mult_V_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln43_82 = sext i10 %mult_V_249" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 630 'sext' 'sext_ln43_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (3.72ns)   --->   "%mul_ln1171_79 = mul i22 %sext_ln717_196, i22 25"   --->   Operation 631 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%mult_V_250 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_79, i32 6, i32 21"   --->   Operation 632 'partselect' 'mult_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (1.34ns)   --->   "%add_ln1171_28 = add i20 %sext_ln1171_284, i20 %sext_ln1171_279"   --->   Operation 633 'add' 'add_ln1171_28' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%mult_V_251 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_28, i32 6, i32 19"   --->   Operation 634 'partselect' 'mult_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln43_83 = sext i14 %mult_V_251" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 635 'sext' 'sext_ln43_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (1.36ns)   --->   "%sub_ln1171_302 = sub i21 %sext_ln1171_277, i21 %sext_ln1171_280"   --->   Operation 636 'sub' 'sub_ln1171_302' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%mult_V_252 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_302, i32 6, i32 20"   --->   Operation 637 'partselect' 'mult_V_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (1.34ns)   --->   "%sub_ln1171_190 = sub i20 %sext_ln1171_284, i20 %sext_ln1171_279"   --->   Operation 638 'sub' 'sub_ln1171_190' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%mult_V_253 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_190, i32 6, i32 19"   --->   Operation 639 'partselect' 'mult_V_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln43_84 = sext i14 %mult_V_253" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 640 'sext' 'sext_ln43_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%mult_V_255 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read7221, i32 4, i32 15"   --->   Operation 641 'partselect' 'mult_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln43_85 = sext i12 %mult_V_255" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 642 'sext' 'sext_ln43_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1171_288 = sext i16 %p_read8222"   --->   Operation 643 'sext' 'sext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1171_289 = sext i16 %p_read8222"   --->   Operation 644 'sext' 'sext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1171_290 = sext i16 %p_read8222"   --->   Operation 645 'sext' 'sext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln1171_291 = sext i16 %p_read8222"   --->   Operation 646 'sext' 'sext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln1171_190 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read8222, i3 0"   --->   Operation 647 'bitconcatenate' 'shl_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1171_292 = sext i19 %shl_ln1171_190"   --->   Operation 648 'sext' 'sext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (1.34ns)   --->   "%add_ln1171_29 = add i20 %sext_ln1171_292, i20 %sext_ln1171_290"   --->   Operation 649 'add' 'add_ln1171_29' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%mult_V_256 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_29, i32 6, i32 19"   --->   Operation 650 'partselect' 'mult_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln43_86 = sext i14 %mult_V_256" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 651 'sext' 'sext_ln43_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%mult_V_257 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read8222, i32 3, i32 15"   --->   Operation 652 'partselect' 'mult_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln43_87 = sext i13 %mult_V_257" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 653 'sext' 'sext_ln43_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln43_88 = sext i13 %mult_V_257" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 654 'sext' 'sext_ln43_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%shl_ln1171_191 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read8222, i1 0"   --->   Operation 655 'bitconcatenate' 'shl_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln1171_293 = sext i17 %shl_ln1171_191"   --->   Operation 656 'sext' 'sext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln1171_294 = sext i17 %shl_ln1171_191"   --->   Operation 657 'sext' 'sext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1171_295 = sext i17 %shl_ln1171_191"   --->   Operation 658 'sext' 'sext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (1.34ns)   --->   "%sub_ln1171_191 = sub i20 %sext_ln1171_292, i20 %sext_ln1171_295"   --->   Operation 659 'sub' 'sub_ln1171_191' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%mult_V_258 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_191, i32 6, i32 19"   --->   Operation 660 'partselect' 'mult_V_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln43_89 = sext i14 %mult_V_258" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 661 'sext' 'sext_ln43_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%shl_ln1171_192 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read8222, i2 0"   --->   Operation 662 'bitconcatenate' 'shl_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1171_296 = sext i18 %shl_ln1171_192"   --->   Operation 663 'sext' 'sext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln1171_297 = sext i18 %shl_ln1171_192"   --->   Operation 664 'sext' 'sext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_192 = sub i19 0, i19 %sext_ln1171_297"   --->   Operation 665 'sub' 'sub_ln1171_192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 666 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_193 = sub i19 %sub_ln1171_192, i19 %sext_ln1171_291"   --->   Operation 666 'sub' 'sub_ln1171_193' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%mult_V_261 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_193, i32 6, i32 18"   --->   Operation 667 'partselect' 'mult_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln43_90 = sext i13 %mult_V_261" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 668 'sext' 'sext_ln43_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (1.33ns)   --->   "%sub_ln1171_303 = sub i19 %sext_ln1171_291, i19 %sext_ln1171_297"   --->   Operation 669 'sub' 'sub_ln1171_303' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_262 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_303, i32 6, i32 18"   --->   Operation 670 'partselect' 'mult_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln43_92 = sext i13 %mult_V_262" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 671 'sext' 'sext_ln43_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln43_93 = sext i13 %mult_V_262" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 672 'sext' 'sext_ln43_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (1.30ns)   --->   "%sub_ln1171_194 = sub i17 0, i17 %sext_ln1171_289"   --->   Operation 673 'sub' 'sub_ln1171_194' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%mult_V_264 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_194, i32 6, i32 16"   --->   Operation 674 'partselect' 'mult_V_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln43_94 = sext i11 %mult_V_264" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 675 'sext' 'sext_ln43_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (3.72ns)   --->   "%mul_ln1171_80 = mul i21 %sext_ln1171_288, i21 11"   --->   Operation 676 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%mult_V_266 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_80, i32 6, i32 20"   --->   Operation 677 'partselect' 'mult_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (1.34ns)   --->   "%sub_ln1171_195 = sub i20 %sext_ln1171_292, i20 %sext_ln1171_290"   --->   Operation 678 'sub' 'sub_ln1171_195' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%mult_V_267 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_195, i32 6, i32 19"   --->   Operation 679 'partselect' 'mult_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (1.34ns)   --->   "%sub_ln1171_304 = sub i20 %sext_ln1171_290, i20 %sext_ln1171_292"   --->   Operation 680 'sub' 'sub_ln1171_304' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%mult_V_271 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_304, i32 6, i32 19"   --->   Operation 681 'partselect' 'mult_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln43_95 = sext i14 %mult_V_271" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 682 'sext' 'sext_ln43_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (1.32ns)   --->   "%sub_ln1171_196 = sub i18 0, i18 %sext_ln1171_294"   --->   Operation 683 'sub' 'sub_ln1171_196' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%mult_V_272 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_196, i32 6, i32 17"   --->   Operation 684 'partselect' 'mult_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln43_96 = sext i12 %mult_V_272" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 685 'sext' 'sext_ln43_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%mult_V_274 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read8222, i32 5, i32 15"   --->   Operation 686 'partselect' 'mult_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln43_97 = sext i11 %mult_V_274" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 687 'sext' 'sext_ln43_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%mult_V_275 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read8222, i32 4, i32 15"   --->   Operation 688 'partselect' 'mult_V_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln43_98 = sext i12 %mult_V_275" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 689 'sext' 'sext_ln43_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln43_99 = sext i12 %mult_V_275" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 690 'sext' 'sext_ln43_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln1171_193 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read8222, i4 0"   --->   Operation 691 'bitconcatenate' 'shl_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1171_298 = sext i20 %shl_ln1171_193"   --->   Operation 692 'sext' 'sext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (1.36ns)   --->   "%sub_ln1171_197 = sub i21 %sext_ln1171_298, i21 %sext_ln1171_293"   --->   Operation 693 'sub' 'sub_ln1171_197' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_278 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_197, i32 6, i32 20"   --->   Operation 694 'partselect' 'mult_V_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln717_210 = sext i15 %mult_V_278"   --->   Operation 695 'sext' 'sext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%mult_V_279 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read8222, i32 2, i32 15"   --->   Operation 696 'partselect' 'mult_V_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (1.33ns)   --->   "%sub_ln1171_198 = sub i19 %sext_ln1171_297, i19 %sext_ln1171_291"   --->   Operation 697 'sub' 'sub_ln1171_198' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%mult_V_282 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_198, i32 6, i32 18"   --->   Operation 698 'partselect' 'mult_V_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_199 = sub i20 0, i20 %sext_ln1171_292"   --->   Operation 699 'sub' 'sub_ln1171_199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 700 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_200 = sub i20 %sub_ln1171_199, i20 %sext_ln1171_290"   --->   Operation 700 'sub' 'sub_ln1171_200' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%mult_V_283 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_200, i32 6, i32 19"   --->   Operation 701 'partselect' 'mult_V_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln43_101 = sext i14 %mult_V_283" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 702 'sext' 'sext_ln43_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (1.33ns)   --->   "%add_ln1171_30 = add i19 %sext_ln1171_297, i19 %sext_ln1171_291"   --->   Operation 703 'add' 'add_ln1171_30' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%mult_V_284 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_30, i32 6, i32 18"   --->   Operation 704 'partselect' 'mult_V_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln43_102 = sext i13 %mult_V_284" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 705 'sext' 'sext_ln43_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.36ns)   --->   "%sub_ln1171_201 = sub i21 %sext_ln1171_296, i21 %sext_ln1171_298"   --->   Operation 706 'sub' 'sub_ln1171_201' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%mult_V_286 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_201, i32 6, i32 20"   --->   Operation 707 'partselect' 'mult_V_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1171_299 = sext i16 %p_read9223"   --->   Operation 708 'sext' 'sext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1171_300 = sext i16 %p_read9223"   --->   Operation 709 'sext' 'sext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1171_301 = sext i16 %p_read9223"   --->   Operation 710 'sext' 'sext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln1171_302 = sext i16 %p_read9223"   --->   Operation 711 'sext' 'sext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1171_303 = sext i16 %p_read9223"   --->   Operation 712 'sext' 'sext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%shl_ln1171_194 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read9223, i2 0"   --->   Operation 713 'bitconcatenate' 'shl_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1171_304 = sext i18 %shl_ln1171_194"   --->   Operation 714 'sext' 'sext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1171_305 = sext i18 %shl_ln1171_194"   --->   Operation 715 'sext' 'sext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (1.33ns)   --->   "%add_ln1171_31 = add i19 %sext_ln1171_305, i19 %sext_ln1171_303"   --->   Operation 716 'add' 'add_ln1171_31' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%mult_V_288 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_31, i32 6, i32 18"   --->   Operation 717 'partselect' 'mult_V_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln43_103 = sext i13 %mult_V_288" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 718 'sext' 'sext_ln43_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%mult_V_289 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read9223, i32 6, i32 15"   --->   Operation 719 'partselect' 'mult_V_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln43_104 = sext i10 %mult_V_289" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 720 'sext' 'sext_ln43_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%mult_V_290 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read9223, i32 2, i32 15"   --->   Operation 721 'partselect' 'mult_V_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln43_105 = sext i14 %mult_V_290" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 722 'sext' 'sext_ln43_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (3.72ns)   --->   "%mul_ln1171_81 = mul i22 %sext_ln1171_302, i22 4194283"   --->   Operation 723 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%mult_V_291 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_81, i32 6, i32 21"   --->   Operation 724 'partselect' 'mult_V_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (1.30ns)   --->   "%sub_ln1171_202 = sub i17 0, i17 %sext_ln1171_301"   --->   Operation 725 'sub' 'sub_ln1171_202' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%mult_V_292 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_202, i32 6, i32 16"   --->   Operation 726 'partselect' 'mult_V_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln43_106 = sext i11 %mult_V_292" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 727 'sext' 'sext_ln43_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (3.72ns)   --->   "%mul_ln1171_82 = mul i21 %sext_ln1171_300, i21 2097139"   --->   Operation 728 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%mult_V_293 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_82, i32 6, i32 20"   --->   Operation 729 'partselect' 'mult_V_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%shl_ln1171_195 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read9223, i4 0"   --->   Operation 730 'bitconcatenate' 'shl_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1171_306 = sext i20 %shl_ln1171_195"   --->   Operation 731 'sext' 'sext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (1.36ns)   --->   "%sub_ln1171_203 = sub i21 %sext_ln1171_304, i21 %sext_ln1171_306"   --->   Operation 732 'sub' 'sub_ln1171_203' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%mult_V_294 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_203, i32 6, i32 20"   --->   Operation 733 'partselect' 'mult_V_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln1171_196 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read9223, i5 0"   --->   Operation 734 'bitconcatenate' 'shl_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1171_307 = sext i21 %shl_ln1171_196"   --->   Operation 735 'sext' 'sext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_204 = sub i22 0, i22 %sext_ln1171_307"   --->   Operation 736 'sub' 'sub_ln1171_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 737 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%sub_ln1171_205 = sub i22 %sub_ln1171_204, i22 %sext_ln1171_302"   --->   Operation 737 'sub' 'sub_ln1171_205' <Predicate = true> <Delay = 2.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%mult_V_296 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_205, i32 6, i32 21"   --->   Operation 738 'partselect' 'mult_V_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (3.72ns)   --->   "%mul_ln1171_83 = mul i21 %sext_ln1171_300, i21 2097141"   --->   Operation 739 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%mult_V_297 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_83, i32 6, i32 20"   --->   Operation 740 'partselect' 'mult_V_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (1.36ns)   --->   "%add_ln1171_32 = add i21 %sext_ln1171_306, i21 %sext_ln1171_304"   --->   Operation 741 'add' 'add_ln1171_32' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%mult_V_299 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_32, i32 6, i32 20"   --->   Operation 742 'partselect' 'mult_V_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read9223, i3 0"   --->   Operation 743 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1171_308 = sext i19 %tmp_2"   --->   Operation 744 'sext' 'sext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (1.34ns)   --->   "%sub_ln1171_305 = sub i20 %sext_ln1171_299, i20 %sext_ln1171_308"   --->   Operation 745 'sub' 'sub_ln1171_305' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%mult_V_301 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_305, i32 6, i32 19"   --->   Operation 746 'partselect' 'mult_V_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln717_218 = sext i14 %mult_V_301"   --->   Operation 747 'sext' 'sext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln43_107 = sext i14 %mult_V_301" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 748 'sext' 'sext_ln43_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (1.36ns)   --->   "%sub_ln1171_206 = sub i21 %sext_ln1171_306, i21 %sext_ln1171_300"   --->   Operation 749 'sub' 'sub_ln1171_206' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%mult_V_302 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_206, i32 6, i32 20"   --->   Operation 750 'partselect' 'mult_V_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln717_219 = sext i15 %mult_V_302"   --->   Operation 751 'sext' 'sext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%mult_V_303 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read9223, i32 5, i32 15"   --->   Operation 752 'partselect' 'mult_V_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln43_108 = sext i11 %mult_V_303" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 753 'sext' 'sext_ln43_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (3.72ns)   --->   "%mul_ln1171_84 = mul i21 %sext_ln1171_300, i21 11"   --->   Operation 754 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%mult_V_306 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_84, i32 6, i32 20"   --->   Operation 755 'partselect' 'mult_V_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%shl_ln1171_197 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read9223, i1 0"   --->   Operation 756 'bitconcatenate' 'shl_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1171_309 = sext i17 %shl_ln1171_197"   --->   Operation 757 'sext' 'sext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1171_310 = sext i17 %shl_ln1171_197"   --->   Operation 758 'sext' 'sext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (1.34ns)   --->   "%sub_ln1171_207 = sub i20 %sext_ln1171_308, i20 %sext_ln1171_310"   --->   Operation 759 'sub' 'sub_ln1171_207' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%mult_V_307 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_207, i32 6, i32 19"   --->   Operation 760 'partselect' 'mult_V_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln43_109 = sext i14 %mult_V_307" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 761 'sext' 'sext_ln43_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (1.33ns)   --->   "%sub_ln1171_208 = sub i19 0, i19 %sext_ln1171_305"   --->   Operation 762 'sub' 'sub_ln1171_208' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%mult_V_309 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_208, i32 6, i32 18"   --->   Operation 763 'partselect' 'mult_V_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln43_110 = sext i13 %mult_V_309" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 764 'sext' 'sext_ln43_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (1.32ns)   --->   "%sub_ln1171_209 = sub i18 0, i18 %sext_ln1171_309"   --->   Operation 765 'sub' 'sub_ln1171_209' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_310 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_209, i32 6, i32 17"   --->   Operation 766 'partselect' 'mult_V_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln43_111 = sext i12 %mult_V_310" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 767 'sext' 'sext_ln43_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln43_112 = sext i12 %mult_V_310" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 768 'sext' 'sext_ln43_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_210 = sub i20 0, i20 %sext_ln1171_308"   --->   Operation 769 'sub' 'sub_ln1171_210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 770 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_211 = sub i20 %sub_ln1171_210, i20 %sext_ln1171_310"   --->   Operation 770 'sub' 'sub_ln1171_211' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%mult_V_311 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_211, i32 6, i32 19"   --->   Operation 771 'partselect' 'mult_V_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln43_113 = sext i14 %mult_V_311" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 772 'sext' 'sext_ln43_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (3.72ns)   --->   "%mul_ln1171_85 = mul i22 %sext_ln1171_302, i22 27"   --->   Operation 773 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%mult_V_313 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_85, i32 6, i32 21"   --->   Operation 774 'partselect' 'mult_V_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (1.33ns)   --->   "%sub_ln1171_306 = sub i19 %sext_ln1171_303, i19 %sext_ln1171_305"   --->   Operation 775 'sub' 'sub_ln1171_306' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_315 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_306, i32 6, i32 18"   --->   Operation 776 'partselect' 'mult_V_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (3.72ns)   --->   "%mul_ln1171_86 = mul i22 %sext_ln1171_302, i22 21"   --->   Operation 777 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%mult_V_318 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_86, i32 6, i32 21"   --->   Operation 778 'partselect' 'mult_V_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln717_221 = sext i16 %p_read10224"   --->   Operation 779 'sext' 'sext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln717_222 = sext i16 %p_read10224"   --->   Operation 780 'sext' 'sext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln717_223 = sext i16 %p_read10224"   --->   Operation 781 'sext' 'sext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln717_224 = sext i16 %p_read10224"   --->   Operation 782 'sext' 'sext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln717_225 = sext i16 %p_read10224"   --->   Operation 783 'sext' 'sext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%mult_V_320 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read10224, i32 5, i32 15"   --->   Operation 784 'partselect' 'mult_V_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln43_115 = sext i11 %mult_V_320" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 785 'sext' 'sext_ln43_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%shl_ln1171_198 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read10224, i4 0"   --->   Operation 786 'bitconcatenate' 'shl_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln1171_311 = sext i20 %shl_ln1171_198"   --->   Operation 787 'sext' 'sext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln1171_199 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read10224, i2 0"   --->   Operation 788 'bitconcatenate' 'shl_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln1171_312 = sext i18 %shl_ln1171_199"   --->   Operation 789 'sext' 'sext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1171_313 = sext i18 %shl_ln1171_199"   --->   Operation 790 'sext' 'sext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (1.36ns)   --->   "%sub_ln1171_212 = sub i21 %sext_ln1171_313, i21 %sext_ln1171_311"   --->   Operation 791 'sub' 'sub_ln1171_212' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%mult_V_322 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_212, i32 6, i32 20"   --->   Operation 792 'partselect' 'mult_V_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_213 = sub i19 0, i19 %sext_ln1171_312"   --->   Operation 793 'sub' 'sub_ln1171_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 794 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_214 = sub i19 %sub_ln1171_213, i19 %sext_ln717_224"   --->   Operation 794 'sub' 'sub_ln1171_214' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%mult_V_323 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_214, i32 6, i32 18"   --->   Operation 795 'partselect' 'mult_V_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln43_116 = sext i13 %mult_V_323" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 796 'sext' 'sext_ln43_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln1171_200 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read10224, i3 0"   --->   Operation 797 'bitconcatenate' 'shl_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1171_314 = sext i19 %shl_ln1171_200"   --->   Operation 798 'sext' 'sext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1171_315 = sext i19 %shl_ln1171_200"   --->   Operation 799 'sext' 'sext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%shl_ln1171_201 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read10224, i1 0"   --->   Operation 800 'bitconcatenate' 'shl_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1171_316 = sext i17 %shl_ln1171_201"   --->   Operation 801 'sext' 'sext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1171_317 = sext i17 %shl_ln1171_201"   --->   Operation 802 'sext' 'sext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln1171_318 = sext i17 %shl_ln1171_201"   --->   Operation 803 'sext' 'sext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (1.34ns)   --->   "%sub_ln1171_215 = sub i20 %sext_ln1171_318, i20 %sext_ln1171_315"   --->   Operation 804 'sub' 'sub_ln1171_215' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%mult_V_325 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_215, i32 6, i32 19"   --->   Operation 805 'partselect' 'mult_V_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln43_117 = sext i14 %mult_V_325" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 806 'sext' 'sext_ln43_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (3.72ns)   --->   "%mul_ln1171_87 = mul i21 %sext_ln717_222, i21 2097141"   --->   Operation 807 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%mult_V_326 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_87, i32 6, i32 20"   --->   Operation 808 'partselect' 'mult_V_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln717_228 = sext i15 %mult_V_326"   --->   Operation 809 'sext' 'sext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (1.30ns)   --->   "%sub_ln1171_216 = sub i17 0, i17 %sext_ln717_223"   --->   Operation 810 'sub' 'sub_ln1171_216' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%mult_V_327 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_216, i32 6, i32 16"   --->   Operation 811 'partselect' 'mult_V_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln43_118 = sext i11 %mult_V_327" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 812 'sext' 'sext_ln43_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (1.34ns)   --->   "%add_ln1171_33 = add i20 %sext_ln1171_315, i20 %sext_ln717_225"   --->   Operation 813 'add' 'add_ln1171_33' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%mult_V_328 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_33, i32 6, i32 19"   --->   Operation 814 'partselect' 'mult_V_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln43_119 = sext i14 %mult_V_328" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 815 'sext' 'sext_ln43_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (1.33ns)   --->   "%sub_ln1171_217 = sub i19 %sext_ln1171_312, i19 %sext_ln717_224"   --->   Operation 816 'sub' 'sub_ln1171_217' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%mult_V_330 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_217, i32 6, i32 18"   --->   Operation 817 'partselect' 'mult_V_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln43_120 = sext i13 %mult_V_330" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 818 'sext' 'sext_ln43_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln43_121 = sext i13 %mult_V_330" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 819 'sext' 'sext_ln43_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (1.34ns)   --->   "%sub_ln1171_218 = sub i20 0, i20 %sext_ln1171_315"   --->   Operation 820 'sub' 'sub_ln1171_218' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%mult_V_332 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_218, i32 6, i32 19"   --->   Operation 821 'partselect' 'mult_V_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln717_230 = sext i14 %mult_V_332"   --->   Operation 822 'sext' 'sext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (1.34ns)   --->   "%sub_ln1171_219 = sub i20 %sext_ln1171_315, i20 %sext_ln1171_318"   --->   Operation 823 'sub' 'sub_ln1171_219' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%mult_V_333 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_219, i32 6, i32 19"   --->   Operation 824 'partselect' 'mult_V_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln43_122 = sext i14 %mult_V_333" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 825 'sext' 'sext_ln43_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (1.36ns)   --->   "%sub_ln1171_220 = sub i20 %sub_ln1171_218, i20 %sext_ln717_225"   --->   Operation 826 'sub' 'sub_ln1171_220' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%mult_V_334 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_220, i32 6, i32 19"   --->   Operation 827 'partselect' 'mult_V_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln43_123 = sext i14 %mult_V_334" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 828 'sext' 'sext_ln43_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%mult_V_335 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read10224, i32 4, i32 15"   --->   Operation 829 'partselect' 'mult_V_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln43_124 = sext i12 %mult_V_335" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 830 'sext' 'sext_ln43_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (1.34ns)   --->   "%add_ln1171_34 = add i20 %sext_ln1171_315, i20 %sext_ln1171_318"   --->   Operation 831 'add' 'add_ln1171_34' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%mult_V_337 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_34, i32 6, i32 19"   --->   Operation 832 'partselect' 'mult_V_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln43_125 = sext i14 %mult_V_337" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 833 'sext' 'sext_ln43_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln1171_202 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read10224, i5 0"   --->   Operation 834 'bitconcatenate' 'shl_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1171_319 = sext i21 %shl_ln1171_202"   --->   Operation 835 'sext' 'sext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (1.37ns)   --->   "%sub_ln1171_221 = sub i22 %sext_ln1171_314, i22 %sext_ln1171_319"   --->   Operation 836 'sub' 'sub_ln1171_221' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%mult_V_338 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_221, i32 6, i32 21"   --->   Operation 837 'partselect' 'mult_V_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (1.32ns)   --->   "%sub_ln1171_222 = sub i18 0, i18 %sext_ln1171_317"   --->   Operation 838 'sub' 'sub_ln1171_222' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%mult_V_339 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_222, i32 6, i32 17"   --->   Operation 839 'partselect' 'mult_V_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln43_126 = sext i12 %mult_V_339" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 840 'sext' 'sext_ln43_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (1.36ns)   --->   "%sub_ln1171_223 = sub i21 %sext_ln1171_311, i21 %sext_ln1171_313"   --->   Operation 841 'sub' 'sub_ln1171_223' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%mult_V_340 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_223, i32 6, i32 20"   --->   Operation 842 'partselect' 'mult_V_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (1.36ns)   --->   "%sub_ln1171_224 = sub i20 %sub_ln1171_218, i20 %sext_ln1171_318"   --->   Operation 843 'sub' 'sub_ln1171_224' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_224, i32 6, i32 19"   --->   Operation 844 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln43_127 = sext i14 %mult_V_341" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 845 'sext' 'sext_ln43_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (1.36ns)   --->   "%sub_ln1171_225 = sub i21 %sext_ln1171_311, i21 %sext_ln1171_316"   --->   Operation 846 'sub' 'sub_ln1171_225' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%mult_V_343 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_225, i32 6, i32 20"   --->   Operation 847 'partselect' 'mult_V_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln717_232 = sext i15 %mult_V_343"   --->   Operation 848 'sext' 'sext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (3.72ns)   --->   "%mul_ln1171_88 = mul i22 %sext_ln717_221, i22 4194283"   --->   Operation 849 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%mult_V_344 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_88, i32 6, i32 21"   --->   Operation 850 'partselect' 'mult_V_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (1.36ns)   --->   "%sub_ln1171_226 = sub i21 0, i21 %sext_ln1171_311"   --->   Operation 851 'sub' 'sub_ln1171_226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_226, i32 6, i32 20"   --->   Operation 852 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln717_233 = sext i15 %mult_V_346"   --->   Operation 853 'sext' 'sext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln1171_320 = sext i16 %p_read_348"   --->   Operation 854 'sext' 'sext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1171_321 = sext i16 %p_read_348"   --->   Operation 855 'sext' 'sext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1171_322 = sext i16 %p_read_348"   --->   Operation 856 'sext' 'sext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln1171_323 = sext i16 %p_read_348"   --->   Operation 857 'sext' 'sext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1171_324 = sext i16 %p_read_348"   --->   Operation 858 'sext' 'sext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (3.72ns)   --->   "%mul_ln1171_89 = mul i22 %sext_ln1171_324, i22 4194281"   --->   Operation 859 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_89, i32 6, i32 21"   --->   Operation 860 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_348, i2 0"   --->   Operation 861 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1171_328 = sext i18 %tmp_3"   --->   Operation 862 'sext' 'sext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (1.33ns)   --->   "%sub_ln1171_307 = sub i19 %sext_ln1171_323, i19 %sext_ln1171_328"   --->   Operation 863 'sub' 'sub_ln1171_307' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_307, i32 6, i32 18"   --->   Operation 864 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln43_128 = sext i13 %mult_V_353" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 865 'sext' 'sext_ln43_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln1171_203 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_348, i3 0"   --->   Operation 866 'bitconcatenate' 'shl_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1171_325 = sext i19 %shl_ln1171_203"   --->   Operation 867 'sext' 'sext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (1.34ns)   --->   "%sub_ln1171_227 = sub i20 %sext_ln1171_325, i20 %sext_ln1171_322"   --->   Operation 868 'sub' 'sub_ln1171_227' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_227, i32 6, i32 19"   --->   Operation 869 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln717_234 = sext i14 %mult_V_354"   --->   Operation 870 'sext' 'sext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln43_129 = sext i14 %mult_V_354" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 871 'sext' 'sext_ln43_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (3.72ns)   --->   "%mul_ln1171_90 = mul i22 %sext_ln1171_324, i22 4194285"   --->   Operation 872 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%mult_V_355 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_90, i32 6, i32 21"   --->   Operation 873 'partselect' 'mult_V_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln1171_326 = sext i18 %tmp_3"   --->   Operation 874 'sext' 'sext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1171_327 = sext i18 %tmp_3"   --->   Operation 875 'sext' 'sext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_228 = sub i19 0, i19 %sext_ln1171_328"   --->   Operation 876 'sub' 'sub_ln1171_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 877 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_229 = sub i19 %sub_ln1171_228, i19 %sext_ln1171_323"   --->   Operation 877 'sub' 'sub_ln1171_229' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_229, i32 6, i32 18"   --->   Operation 878 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln43_130 = sext i13 %mult_V_357" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 879 'sext' 'sext_ln43_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (3.72ns)   --->   "%mul_ln1171_91 = mul i21 %sext_ln1171_321, i21 2097139"   --->   Operation 880 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_91, i32 6, i32 20"   --->   Operation 881 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln717_235 = sext i15 %mult_V_358"   --->   Operation 882 'sext' 'sext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (1.34ns)   --->   "%sub_ln1171_230 = sub i20 0, i20 %sext_ln1171_325"   --->   Operation 883 'sub' 'sub_ln1171_230' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%mult_V_359 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_230, i32 6, i32 19"   --->   Operation 884 'partselect' 'mult_V_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (3.72ns)   --->   "%mul_ln1171_92 = mul i22 %sext_ln1171_324, i22 4194278"   --->   Operation 885 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_92, i32 6, i32 21"   --->   Operation 886 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln1171_204 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_348, i4 0"   --->   Operation 887 'bitconcatenate' 'shl_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1171_329 = sext i20 %shl_ln1171_204"   --->   Operation 888 'sext' 'sext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%shl_ln1171_205 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_348, i1 0"   --->   Operation 889 'bitconcatenate' 'shl_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln1171_330 = sext i17 %shl_ln1171_205"   --->   Operation 890 'sext' 'sext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1171_331 = sext i17 %shl_ln1171_205"   --->   Operation 891 'sext' 'sext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1171_332 = sext i17 %shl_ln1171_205"   --->   Operation 892 'sext' 'sext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (1.36ns)   --->   "%sub_ln1171_231 = sub i21 %sext_ln1171_332, i21 %sext_ln1171_329"   --->   Operation 893 'sub' 'sub_ln1171_231' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%mult_V_361 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_231, i32 6, i32 20"   --->   Operation 894 'partselect' 'mult_V_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%shl_ln1171_206 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_348, i5 0"   --->   Operation 895 'bitconcatenate' 'shl_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1171_333 = sext i21 %shl_ln1171_206"   --->   Operation 896 'sext' 'sext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (1.37ns)   --->   "%sub_ln1171_232 = sub i22 %sext_ln1171_327, i22 %sext_ln1171_333"   --->   Operation 897 'sub' 'sub_ln1171_232' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%mult_V_362 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_232, i32 6, i32 21"   --->   Operation 898 'partselect' 'mult_V_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (1.32ns)   --->   "%sub_ln1171_233 = sub i18 0, i18 %sext_ln1171_331"   --->   Operation 899 'sub' 'sub_ln1171_233' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%mult_V_363 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_233, i32 6, i32 17"   --->   Operation 900 'partselect' 'mult_V_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln43_131 = sext i12 %mult_V_363" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 901 'sext' 'sext_ln43_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_348, i32 4, i32 15"   --->   Operation 902 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln43_132 = sext i12 %mult_V_364" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 903 'sext' 'sext_ln43_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (1.36ns)   --->   "%sub_ln1171_234 = sub i21 %sext_ln1171_329, i21 %sext_ln1171_332"   --->   Operation 904 'sub' 'sub_ln1171_234' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_234, i32 6, i32 20"   --->   Operation 905 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln717_238 = sext i15 %mult_V_366"   --->   Operation 906 'sext' 'sext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (1.30ns)   --->   "%sub_ln1171_235 = sub i17 0, i17 %sext_ln1171_320"   --->   Operation 907 'sub' 'sub_ln1171_235' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_235, i32 6, i32 16"   --->   Operation 908 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln43_133 = sext i11 %mult_V_367" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 909 'sext' 'sext_ln43_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln43_134 = sext i11 %mult_V_367" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 910 'sext' 'sext_ln43_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_236 = sub i21 0, i21 %sext_ln1171_329"   --->   Operation 911 'sub' 'sub_ln1171_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 912 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_237 = sub i21 %sub_ln1171_236, i21 %sext_ln1171_321"   --->   Operation 912 'sub' 'sub_ln1171_237' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%mult_V_368 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_237, i32 6, i32 20"   --->   Operation 913 'partselect' 'mult_V_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (1.36ns)   --->   "%sub_ln1171_238 = sub i21 %sext_ln1171_326, i21 %sext_ln1171_329"   --->   Operation 914 'sub' 'sub_ln1171_238' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%mult_V_369 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_238, i32 6, i32 20"   --->   Operation 915 'partselect' 'mult_V_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (1.36ns)   --->   "%sub_ln1171_239 = sub i20 %sub_ln1171_230, i20 %sext_ln1171_330"   --->   Operation 916 'sub' 'sub_ln1171_239' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%mult_V_370 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_239, i32 6, i32 19"   --->   Operation 917 'partselect' 'mult_V_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln43_135 = sext i14 %mult_V_370" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 918 'sext' 'sext_ln43_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (3.72ns)   --->   "%mul_ln1171_93 = mul i22 %sext_ln1171_324, i22 19"   --->   Operation 919 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%mult_V_371 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_93, i32 6, i32 21"   --->   Operation 920 'partselect' 'mult_V_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (1.36ns)   --->   "%add_ln1171_35 = add i21 %sext_ln1171_329, i21 %sext_ln1171_332"   --->   Operation 921 'add' 'add_ln1171_35' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%mult_V_378 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_35, i32 6, i32 20"   --->   Operation 922 'partselect' 'mult_V_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (1.34ns)   --->   "%sub_ln1171_308 = sub i20 %sext_ln1171_322, i20 %sext_ln1171_325"   --->   Operation 923 'sub' 'sub_ln1171_308' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%mult_V_381 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_308, i32 6, i32 19"   --->   Operation 924 'partselect' 'mult_V_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln717_242 = sext i14 %mult_V_381"   --->   Operation 925 'sext' 'sext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1171_334 = sext i16 %p_read_347"   --->   Operation 926 'sext' 'sext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1171_335 = sext i16 %p_read_347"   --->   Operation 927 'sext' 'sext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1171_336 = sext i16 %p_read_347"   --->   Operation 928 'sext' 'sext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1171_337 = sext i16 %p_read_347"   --->   Operation 929 'sext' 'sext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (3.72ns)   --->   "%mul_ln1171_94 = mul i22 %sext_ln1171_337, i22 25"   --->   Operation 930 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_94, i32 6, i32 21"   --->   Operation 931 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%shl_ln1171_207 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_347, i2 0"   --->   Operation 932 'bitconcatenate' 'shl_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i18 %shl_ln1171_207"   --->   Operation 933 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (1.33ns)   --->   "%sub_ln1171_240 = sub i19 %sext_ln1171_338, i19 %sext_ln1171_336"   --->   Operation 934 'sub' 'sub_ln1171_240' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%mult_V_385 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_240, i32 6, i32 18"   --->   Operation 935 'partselect' 'mult_V_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln43_137 = sext i13 %mult_V_385" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 936 'sext' 'sext_ln43_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln1171_208 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_347, i4 0"   --->   Operation 937 'bitconcatenate' 'shl_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i20 %shl_ln1171_208"   --->   Operation 938 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%shl_ln1171_209 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_347, i1 0"   --->   Operation 939 'bitconcatenate' 'shl_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i17 %shl_ln1171_209"   --->   Operation 940 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i17 %shl_ln1171_209"   --->   Operation 941 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (1.36ns)   --->   "%sub_ln1171_241 = sub i21 %sext_ln1171_339, i21 %sext_ln1171_341"   --->   Operation 942 'sub' 'sub_ln1171_241' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%mult_V_386 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_241, i32 6, i32 20"   --->   Operation 943 'partselect' 'mult_V_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln717_243 = sext i15 %mult_V_386"   --->   Operation 944 'sext' 'sext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%shl_ln1171_210 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_347, i5 0"   --->   Operation 945 'bitconcatenate' 'shl_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i21 %shl_ln1171_210"   --->   Operation 946 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (1.37ns)   --->   "%sub_ln1171_242 = sub i22 %sext_ln1171_342, i22 %sext_ln1171_340"   --->   Operation 947 'sub' 'sub_ln1171_242' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%mult_V_387 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_242, i32 6, i32 21"   --->   Operation 948 'partselect' 'mult_V_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%mult_V_388 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_347, i32 5, i32 15"   --->   Operation 949 'partselect' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln43_138 = sext i11 %mult_V_388" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 950 'sext' 'sext_ln43_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%shl_ln1171_211 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_347, i3 0"   --->   Operation 951 'bitconcatenate' 'shl_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i19 %shl_ln1171_211"   --->   Operation 952 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (1.34ns)   --->   "%sub_ln1171_243 = sub i20 0, i20 %sext_ln1171_343"   --->   Operation 953 'sub' 'sub_ln1171_243' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%mult_V_389 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_243, i32 6, i32 19"   --->   Operation 954 'partselect' 'mult_V_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln43_139 = sext i14 %mult_V_389" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 955 'sext' 'sext_ln43_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (1.36ns)   --->   "%add_ln1171_36 = add i21 %sext_ln1171_339, i21 %sext_ln1171_334"   --->   Operation 956 'add' 'add_ln1171_36' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%mult_V_391 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_36, i32 6, i32 20"   --->   Operation 957 'partselect' 'mult_V_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln717_244 = sext i15 %mult_V_391"   --->   Operation 958 'sext' 'sext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%mult_V_392 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_347, i32 4, i32 15"   --->   Operation 959 'partselect' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln43_140 = sext i12 %mult_V_392" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 960 'sext' 'sext_ln43_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (1.34ns)   --->   "%add_ln1171_37 = add i20 %sext_ln1171_343, i20 %sext_ln1171_335"   --->   Operation 961 'add' 'add_ln1171_37' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%mult_V_394 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_37, i32 6, i32 19"   --->   Operation 962 'partselect' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln717_245 = sext i14 %mult_V_394"   --->   Operation 963 'sext' 'sext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (1.34ns)   --->   "%sub_ln1171_244 = sub i20 %sext_ln1171_343, i20 %sext_ln1171_335"   --->   Operation 964 'sub' 'sub_ln1171_244' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%mult_V_395 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_244, i32 6, i32 19"   --->   Operation 965 'partselect' 'mult_V_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (1.33ns)   --->   "%sub_ln1171_245 = sub i19 0, i19 %sext_ln1171_338"   --->   Operation 966 'sub' 'sub_ln1171_245' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%mult_V_397 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_245, i32 6, i32 18"   --->   Operation 967 'partselect' 'mult_V_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln43_142 = sext i13 %mult_V_397" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 968 'sext' 'sext_ln43_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (3.72ns)   --->   "%mul_ln1171_95 = mul i21 %sext_ln1171_334, i21 13"   --->   Operation 969 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%mult_V_399 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_95, i32 6, i32 20"   --->   Operation 970 'partselect' 'mult_V_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (1.33ns)   --->   "%sub_ln1171_309 = sub i19 %sext_ln1171_336, i19 %sext_ln1171_338"   --->   Operation 971 'sub' 'sub_ln1171_309' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_309, i32 6, i32 18"   --->   Operation 972 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln43_144 = sext i13 %mult_V_401" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 973 'sext' 'sext_ln43_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln43_145 = sext i13 %mult_V_401" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 974 'sext' 'sext_ln43_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (3.72ns)   --->   "%mul_ln1171_96 = mul i22 %sext_ln1171_337, i22 19"   --->   Operation 975 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%mult_V_402 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_96, i32 6, i32 21"   --->   Operation 976 'partselect' 'mult_V_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_246 = sub i21 0, i21 %sext_ln1171_339"   --->   Operation 977 'sub' 'sub_ln1171_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 978 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_247 = sub i21 %sub_ln1171_246, i21 %sext_ln1171_334"   --->   Operation 978 'sub' 'sub_ln1171_247' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%mult_V_404 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_247, i32 6, i32 20"   --->   Operation 979 'partselect' 'mult_V_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (3.72ns)   --->   "%mul_ln1171_97 = mul i21 %sext_ln1171_334, i21 2097139"   --->   Operation 980 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%mult_V_406 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_97, i32 6, i32 20"   --->   Operation 981 'partselect' 'mult_V_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln717_249 = sext i15 %mult_V_406"   --->   Operation 982 'sext' 'sext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (3.72ns)   --->   "%mul_ln1171_98 = mul i22 %sext_ln1171_337, i22 4194282"   --->   Operation 983 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_98, i32 6, i32 21"   --->   Operation 984 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (1.34ns)   --->   "%sub_ln1171_310 = sub i20 %sext_ln1171_335, i20 %sext_ln1171_343"   --->   Operation 985 'sub' 'sub_ln1171_310' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%mult_V_411 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_310, i32 6, i32 19"   --->   Operation 986 'partselect' 'mult_V_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln43_146 = sext i14 %mult_V_411" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 987 'sext' 'sext_ln43_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (1.34ns)   --->   "%sub_ln1171_248 = sub i19 %sub_ln1171_245, i19 %sext_ln1171_336"   --->   Operation 988 'sub' 'sub_ln1171_248' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%mult_V_413 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_248, i32 6, i32 18"   --->   Operation 989 'partselect' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln43_147 = sext i13 %mult_V_413" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 990 'sext' 'sext_ln43_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln717_250 = sext i16 %p_read_346"   --->   Operation 991 'sext' 'sext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i16 %p_read_346"   --->   Operation 992 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i16 %p_read_346"   --->   Operation 993 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i16 %p_read_346"   --->   Operation 994 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%shl_ln1171_212 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_346, i4 0"   --->   Operation 995 'bitconcatenate' 'shl_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i20 %shl_ln1171_212"   --->   Operation 996 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (1.36ns)   --->   "%add_ln1171_38 = add i21 %sext_ln1171_347, i21 %sext_ln1171_346"   --->   Operation 997 'add' 'add_ln1171_38' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_38, i32 6, i32 20"   --->   Operation 998 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_346, i2 0"   --->   Operation 999 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i18 %tmp_4"   --->   Operation 1000 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (1.33ns)   --->   "%sub_ln1171_311 = sub i19 %sext_ln1171_345, i19 %sext_ln1171_352"   --->   Operation 1001 'sub' 'sub_ln1171_311' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%mult_V_417 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_311, i32 6, i32 18"   --->   Operation 1002 'partselect' 'mult_V_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln43_148 = sext i13 %mult_V_417" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1003 'sext' 'sext_ln43_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln1171_213 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_346, i5 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i21 %shl_ln1171_213"   --->   Operation 1005 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (1.37ns)   --->   "%sub_ln1171_249 = sub i22 %sext_ln1171_348, i22 %sext_ln717_250"   --->   Operation 1006 'sub' 'sub_ln1171_249' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_249, i32 6, i32 21"   --->   Operation 1007 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%shl_ln1171_214 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_346, i1 0"   --->   Operation 1008 'bitconcatenate' 'shl_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i17 %shl_ln1171_214"   --->   Operation 1009 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i17 %shl_ln1171_214"   --->   Operation 1010 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i17 %shl_ln1171_214"   --->   Operation 1011 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (1.36ns)   --->   "%sub_ln1171_250 = sub i21 %sext_ln1171_351, i21 %sext_ln1171_347"   --->   Operation 1012 'sub' 'sub_ln1171_250' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%mult_V_419 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_250, i32 6, i32 20"   --->   Operation 1013 'partselect' 'mult_V_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln717_252 = sext i15 %mult_V_419"   --->   Operation 1014 'sext' 'sext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_251 = sub i19 0, i19 %sext_ln1171_352"   --->   Operation 1015 'sub' 'sub_ln1171_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1016 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_252 = sub i19 %sub_ln1171_251, i19 %sext_ln1171_345"   --->   Operation 1016 'sub' 'sub_ln1171_252' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_252, i32 6, i32 18"   --->   Operation 1017 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln43_149 = sext i13 %mult_V_420" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1018 'sext' 'sext_ln43_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_253 = sub i21 0, i21 %sext_ln1171_347"   --->   Operation 1019 'sub' 'sub_ln1171_253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1020 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_254 = sub i21 %sub_ln1171_253, i21 %sext_ln1171_346"   --->   Operation 1020 'sub' 'sub_ln1171_254' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_254, i32 6, i32 20"   --->   Operation 1021 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln717_253 = sext i15 %mult_V_421"   --->   Operation 1022 'sext' 'sext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%mult_V_423 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_346, i32 6, i32 15"   --->   Operation 1023 'partselect' 'mult_V_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln43_150 = sext i10 %mult_V_423" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1024 'sext' 'sext_ln43_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%shl_ln1171_215 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_346, i3 0"   --->   Operation 1025 'bitconcatenate' 'shl_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i19 %shl_ln1171_215"   --->   Operation 1026 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i19 %shl_ln1171_215"   --->   Operation 1027 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (1.34ns)   --->   "%sub_ln1171_255 = sub i20 %sext_ln1171_354, i20 %sext_ln1171_350"   --->   Operation 1028 'sub' 'sub_ln1171_255' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%mult_V_424 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_255, i32 6, i32 19"   --->   Operation 1029 'partselect' 'mult_V_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln43_151 = sext i14 %mult_V_424" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1030 'sext' 'sext_ln43_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (3.72ns)   --->   "%mul_ln1171_99 = mul i22 %sext_ln717_250, i22 4194278"   --->   Operation 1031 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_99, i32 6, i32 21"   --->   Operation 1032 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (3.72ns)   --->   "%mul_ln1171_100 = mul i22 %sext_ln717_250, i22 26"   --->   Operation 1033 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%mult_V_428 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_100, i32 6, i32 21"   --->   Operation 1034 'partselect' 'mult_V_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (1.34ns)   --->   "%add_ln1171_39 = add i20 %sext_ln1171_354, i20 %sext_ln1171_350"   --->   Operation 1035 'add' 'add_ln1171_39' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_39, i32 6, i32 19"   --->   Operation 1036 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln717_254 = sext i14 %mult_V_429"   --->   Operation 1037 'sext' 'sext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (3.72ns)   --->   "%mul_ln1171_101 = mul i22 %sext_ln717_250, i22 25"   --->   Operation 1038 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_101, i32 6, i32 21"   --->   Operation 1039 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (3.72ns)   --->   "%mul_ln1171_102 = mul i22 %sext_ln717_250, i22 19"   --->   Operation 1040 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_102, i32 6, i32 21"   --->   Operation 1041 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (1.37ns)   --->   "%sub_ln1171_256 = sub i22 %sext_ln1171_349, i22 %sext_ln1171_348"   --->   Operation 1042 'sub' 'sub_ln1171_256' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_V_432 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_256, i32 6, i32 21"   --->   Operation 1043 'partselect' 'mult_V_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_346, i32 4, i32 15"   --->   Operation 1044 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln43_152 = sext i12 %mult_V_433" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1045 'sext' 'sext_ln43_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (1.37ns)   --->   "%add_ln1171_40 = add i22 %sext_ln1171_348, i22 %sext_ln1171_349"   --->   Operation 1046 'add' 'add_ln1171_40' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_40, i32 6, i32 21"   --->   Operation 1047 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (1.37ns)   --->   "%sub_ln1171_257 = sub i22 %sext_ln1171_353, i22 %sext_ln1171_348"   --->   Operation 1048 'sub' 'sub_ln1171_257' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%mult_V_438 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_257, i32 6, i32 21"   --->   Operation 1049 'partselect' 'mult_V_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (3.72ns)   --->   "%mul_ln1171_103 = mul i22 %sext_ln717_250, i22 4194275"   --->   Operation 1050 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%mult_V_439 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_103, i32 6, i32 21"   --->   Operation 1051 'partselect' 'mult_V_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (3.72ns)   --->   "%mul_ln1171_104 = mul i22 %sext_ln717_250, i22 22"   --->   Operation 1052 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%mult_V_441 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_104, i32 6, i32 21"   --->   Operation 1053 'partselect' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (3.72ns)   --->   "%mul_ln717_44 = mul i22 %sext_ln717_250, i22 35"   --->   Operation 1054 'mul' 'mul_ln717_44' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_44, i32 6, i32 21"   --->   Operation 1055 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (1.30ns)   --->   "%sub_ln1171_258 = sub i17 0, i17 %sext_ln1171_344"   --->   Operation 1056 'sub' 'sub_ln1171_258' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_258, i32 6, i32 16"   --->   Operation 1057 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (3.72ns)   --->   "%mul_ln1171_105 = mul i22 %sext_ln717_250, i22 4194285"   --->   Operation 1058 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_446 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_105, i32 6, i32 21"   --->   Operation 1059 'partselect' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_346, i32 5, i32 15"   --->   Operation 1060 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln43_154 = sext i11 %mult_V_447" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1061 'sext' 'sext_ln43_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i16 %p_read_345"   --->   Operation 1062 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln1171_356 = sext i16 %p_read_345"   --->   Operation 1063 'sext' 'sext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1171_357 = sext i16 %p_read_345"   --->   Operation 1064 'sext' 'sext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln1171_358 = sext i16 %p_read_345"   --->   Operation 1065 'sext' 'sext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln1171_359 = sext i16 %p_read_345"   --->   Operation 1066 'sext' 'sext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (3.72ns)   --->   "%mul_ln1171_106 = mul i22 %sext_ln1171_359, i22 4194282"   --->   Operation 1067 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_106, i32 6, i32 21"   --->   Operation 1068 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (3.72ns)   --->   "%mul_ln1171_107 = mul i21 %sext_ln1171_358, i21 13"   --->   Operation 1069 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_107, i32 6, i32 20"   --->   Operation 1070 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%shl_ln1171_216 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_345, i4 0"   --->   Operation 1071 'bitconcatenate' 'shl_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln1171_360 = sext i20 %shl_ln1171_216"   --->   Operation 1072 'sext' 'sext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln1171_361 = sext i20 %shl_ln1171_216"   --->   Operation 1073 'sext' 'sext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (1.36ns)   --->   "%sub_ln1171_259 = sub i21 0, i21 %sext_ln1171_361"   --->   Operation 1074 'sub' 'sub_ln1171_259' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%shl_ln1171_217 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_345, i1 0"   --->   Operation 1075 'bitconcatenate' 'shl_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1171_362 = sext i17 %shl_ln1171_217"   --->   Operation 1076 'sext' 'sext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln1171_363 = sext i17 %shl_ln1171_217"   --->   Operation 1077 'sext' 'sext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln1171_364 = sext i17 %shl_ln1171_217"   --->   Operation 1078 'sext' 'sext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (1.37ns)   --->   "%sub_ln1171_260 = sub i21 %sub_ln1171_259, i21 %sext_ln1171_364"   --->   Operation 1079 'sub' 'sub_ln1171_260' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_260, i32 6, i32 20"   --->   Operation 1080 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln717_256 = sext i15 %mult_V_450"   --->   Operation 1081 'sext' 'sext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (3.72ns)   --->   "%mul_ln1171_108 = mul i21 %sext_ln1171_358, i21 2097141"   --->   Operation 1082 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_108, i32 6, i32 20"   --->   Operation 1083 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln717_257 = sext i15 %mult_V_451"   --->   Operation 1084 'sext' 'sext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln1171_218 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_345, i2 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1171_365 = sext i18 %shl_ln1171_218"   --->   Operation 1086 'sext' 'sext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (1.36ns)   --->   "%sub_ln1171_261 = sub i21 %sext_ln1171_365, i21 %sext_ln1171_361"   --->   Operation 1087 'sub' 'sub_ln1171_261' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_261, i32 6, i32 20"   --->   Operation 1088 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%shl_ln1171_219 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_345, i3 0"   --->   Operation 1089 'bitconcatenate' 'shl_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln1171_366 = sext i19 %shl_ln1171_219"   --->   Operation 1090 'sext' 'sext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (1.34ns)   --->   "%sub_ln1171_262 = sub i20 0, i20 %sext_ln1171_366"   --->   Operation 1091 'sub' 'sub_ln1171_262' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (1.36ns)   --->   "%sub_ln1171_263 = sub i20 %sub_ln1171_262, i20 %sext_ln1171_363"   --->   Operation 1092 'sub' 'sub_ln1171_263' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%mult_V_453 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_263, i32 6, i32 19"   --->   Operation 1093 'partselect' 'mult_V_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (1.36ns)   --->   "%sub_ln1171_312 = sub i21 %sext_ln1171_358, i21 %sext_ln1171_361"   --->   Operation 1094 'sub' 'sub_ln1171_312' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%mult_V_454 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_312, i32 6, i32 20"   --->   Operation 1095 'partselect' 'mult_V_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (1.36ns)   --->   "%sub_ln1171_264 = sub i20 %sub_ln1171_262, i20 %sext_ln1171_357"   --->   Operation 1096 'sub' 'sub_ln1171_264' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%mult_V_455 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_264, i32 6, i32 19"   --->   Operation 1097 'partselect' 'mult_V_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln717_261 = sext i14 %mult_V_455"   --->   Operation 1098 'sext' 'sext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln43_155 = sext i14 %mult_V_455" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1099 'sext' 'sext_ln43_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%mult_V_456 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_345, i32 5, i32 15"   --->   Operation 1100 'partselect' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln43_156 = sext i11 %mult_V_456" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1101 'sext' 'sext_ln43_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln43_157 = sext i11 %mult_V_456" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1102 'sext' 'sext_ln43_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (1.34ns)   --->   "%sub_ln1171_313 = sub i20 %sext_ln1171_357, i20 %sext_ln1171_366"   --->   Operation 1103 'sub' 'sub_ln1171_313' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%mult_V_457 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_313, i32 6, i32 19"   --->   Operation 1104 'partselect' 'mult_V_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln43_158 = sext i14 %mult_V_457" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1105 'sext' 'sext_ln43_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (1.37ns)   --->   "%sub_ln1171_265 = sub i21 %sub_ln1171_259, i21 %sext_ln1171_358"   --->   Operation 1106 'sub' 'sub_ln1171_265' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_265, i32 6, i32 20"   --->   Operation 1107 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (3.72ns)   --->   "%mul_ln1171_109 = mul i22 %sext_ln1171_359, i22 19"   --->   Operation 1108 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%mult_V_459 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_109, i32 6, i32 21"   --->   Operation 1109 'partselect' 'mult_V_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (3.72ns)   --->   "%mul_ln1171_110 = mul i21 %sext_ln1171_358, i21 11"   --->   Operation 1110 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%mult_V_461 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_110, i32 6, i32 20"   --->   Operation 1111 'partselect' 'mult_V_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%shl_ln1171_220 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_345, i6 0"   --->   Operation 1112 'bitconcatenate' 'shl_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (1.38ns)   --->   "%sub_ln1171_266 = sub i22 %shl_ln1171_220, i22 %sext_ln1171_360"   --->   Operation 1113 'sub' 'sub_ln1171_266' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_266, i32 6, i32 21"   --->   Operation 1114 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%mult_V_464 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_345, i32 6, i32 15"   --->   Operation 1115 'partselect' 'mult_V_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln43_159 = sext i10 %mult_V_464" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1116 'sext' 'sext_ln43_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%mult_V_465 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_345, i32 3, i32 15"   --->   Operation 1117 'partselect' 'mult_V_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln43_160 = sext i13 %mult_V_465" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1118 'sext' 'sext_ln43_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (1.37ns)   --->   "%sub_ln1171_267 = sub i21 %sub_ln1171_259, i21 %sext_ln1171_365"   --->   Operation 1119 'sub' 'sub_ln1171_267' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%mult_V_466 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_267, i32 6, i32 20"   --->   Operation 1120 'partselect' 'mult_V_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (1.36ns)   --->   "%sub_ln1171_268 = sub i21 %sext_ln1171_361, i21 %sext_ln1171_358"   --->   Operation 1121 'sub' 'sub_ln1171_268' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%mult_V_468 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_268, i32 6, i32 20"   --->   Operation 1122 'partselect' 'mult_V_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (1.34ns)   --->   "%add_ln1171_41 = add i20 %sext_ln1171_366, i20 %sext_ln1171_357"   --->   Operation 1123 'add' 'add_ln1171_41' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%mult_V_471 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_41, i32 6, i32 19"   --->   Operation 1124 'partselect' 'mult_V_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln43_161 = sext i14 %mult_V_471" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1125 'sext' 'sext_ln43_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%shl_ln1171_221 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_345, i5 0"   --->   Operation 1126 'bitconcatenate' 'shl_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln1171_367 = sext i21 %shl_ln1171_221"   --->   Operation 1127 'sext' 'sext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (1.37ns)   --->   "%sub_ln1171_269 = sub i22 %sext_ln1171_367, i22 %sext_ln1171_362"   --->   Operation 1128 'sub' 'sub_ln1171_269' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%mult_V_472 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_269, i32 6, i32 21"   --->   Operation 1129 'partselect' 'mult_V_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (1.30ns)   --->   "%sub_ln1171_270 = sub i17 0, i17 %sext_ln1171_356"   --->   Operation 1130 'sub' 'sub_ln1171_270' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%mult_V_473 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_270, i32 6, i32 16"   --->   Operation 1131 'partselect' 'mult_V_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln43_162 = sext i11 %mult_V_473" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1132 'sext' 'sext_ln43_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln43_163 = sext i11 %mult_V_473" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1133 'sext' 'sext_ln43_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (1.36ns)   --->   "%add_ln1171_42 = add i21 %sext_ln1171_361, i21 %sext_ln1171_364"   --->   Operation 1134 'add' 'add_ln1171_42' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%mult_V_477 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_42, i32 6, i32 20"   --->   Operation 1135 'partselect' 'mult_V_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1171_375 = sext i18 %shl_ln1171_218"   --->   Operation 1136 'sext' 'sext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (1.33ns)   --->   "%sub_ln1171_314 = sub i19 %sext_ln1171_355, i19 %sext_ln1171_375"   --->   Operation 1137 'sub' 'sub_ln1171_314' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%mult_V_479 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_314, i32 6, i32 18"   --->   Operation 1138 'partselect' 'mult_V_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln43_164 = sext i13 %mult_V_479" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1139 'sext' 'sext_ln43_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1171_368 = sext i16 %p_read_344"   --->   Operation 1140 'sext' 'sext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln1171_369 = sext i16 %p_read_344"   --->   Operation 1141 'sext' 'sext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln1171_370 = sext i16 %p_read_344"   --->   Operation 1142 'sext' 'sext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1171_371 = sext i16 %p_read_344"   --->   Operation 1143 'sext' 'sext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_344, i3 0"   --->   Operation 1144 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1171_379 = sext i19 %tmp_5"   --->   Operation 1145 'sext' 'sext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (1.34ns)   --->   "%sub_ln1171_315 = sub i20 %sext_ln1171_371, i20 %sext_ln1171_379"   --->   Operation 1146 'sub' 'sub_ln1171_315' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%mult_V_480 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_315, i32 6, i32 19"   --->   Operation 1147 'partselect' 'mult_V_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln43_165 = sext i14 %mult_V_480" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1148 'sext' 'sext_ln43_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%shl_ln1171_222 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_344, i2 0"   --->   Operation 1149 'bitconcatenate' 'shl_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln1171_372 = sext i18 %shl_ln1171_222"   --->   Operation 1150 'sext' 'sext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1171_373 = sext i18 %shl_ln1171_222"   --->   Operation 1151 'sext' 'sext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln1171_374 = sext i18 %shl_ln1171_222"   --->   Operation 1152 'sext' 'sext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (1.33ns)   --->   "%sub_ln1171_271 = sub i19 0, i19 %sext_ln1171_374"   --->   Operation 1153 'sub' 'sub_ln1171_271' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%mult_V_481 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_271, i32 6, i32 18"   --->   Operation 1154 'partselect' 'mult_V_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln43_166 = sext i13 %mult_V_481" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1155 'sext' 'sext_ln43_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%shl_ln1171_223 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_344, i1 0"   --->   Operation 1156 'bitconcatenate' 'shl_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1171_376 = sext i17 %shl_ln1171_223"   --->   Operation 1157 'sext' 'sext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1171_377 = sext i17 %shl_ln1171_223"   --->   Operation 1158 'sext' 'sext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (1.34ns)   --->   "%add_ln1171_43 = add i20 %sext_ln1171_379, i20 %sext_ln1171_377"   --->   Operation 1159 'add' 'add_ln1171_43' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%mult_V_482 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_43, i32 6, i32 19"   --->   Operation 1160 'partselect' 'mult_V_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln43_167 = sext i14 %mult_V_482" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1161 'sext' 'sext_ln43_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%shl_ln1171_224 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_344, i5 0"   --->   Operation 1162 'bitconcatenate' 'shl_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1171_378 = sext i21 %shl_ln1171_224"   --->   Operation 1163 'sext' 'sext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (1.37ns)   --->   "%sub_ln1171_272 = sub i22 %sext_ln1171_373, i22 %sext_ln1171_378"   --->   Operation 1164 'sub' 'sub_ln1171_272' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%mult_V_483 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_272, i32 6, i32 21"   --->   Operation 1165 'partselect' 'mult_V_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (3.72ns)   --->   "%mul_ln1171_111 = mul i21 %sext_ln1171_369, i21 2097139"   --->   Operation 1166 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%mult_V_485 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_111, i32 6, i32 20"   --->   Operation 1167 'partselect' 'mult_V_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (3.72ns)   --->   "%mul_ln1171_112 = mul i22 %sext_ln1171_368, i22 4194282"   --->   Operation 1168 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%mult_V_486 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_112, i32 6, i32 21"   --->   Operation 1169 'partselect' 'mult_V_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (3.72ns)   --->   "%mul_ln1171_113 = mul i22 %sext_ln1171_368, i22 4194281"   --->   Operation 1170 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%mult_V_487 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_113, i32 6, i32 21"   --->   Operation 1171 'partselect' 'mult_V_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (1.34ns)   --->   "%sub_ln1171_273 = sub i20 0, i20 %sext_ln1171_379"   --->   Operation 1172 'sub' 'sub_ln1171_273' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%mult_V_488 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_273, i32 6, i32 19"   --->   Operation 1173 'partselect' 'mult_V_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln717_268 = sext i14 %mult_V_488"   --->   Operation 1174 'sext' 'sext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (3.72ns)   --->   "%mul_ln717_45 = mul i22 %sext_ln1171_368, i22 4194269"   --->   Operation 1175 'mul' 'mul_ln717_45' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%mult_V_489 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_45, i32 6, i32 21"   --->   Operation 1176 'partselect' 'mult_V_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (3.72ns)   --->   "%mul_ln1171_114 = mul i22 %sext_ln1171_368, i22 4194278"   --->   Operation 1177 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%mult_V_490 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_114, i32 6, i32 21"   --->   Operation 1178 'partselect' 'mult_V_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (3.72ns)   --->   "%mul_ln1171_115 = mul i21 %sext_ln1171_369, i21 11"   --->   Operation 1179 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%mult_V_491 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_115, i32 6, i32 20"   --->   Operation 1180 'partselect' 'mult_V_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (3.72ns)   --->   "%mul_ln1171_116 = mul i21 %sext_ln1171_369, i21 13"   --->   Operation 1181 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%mult_V_492 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_116, i32 6, i32 20"   --->   Operation 1182 'partselect' 'mult_V_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (3.72ns)   --->   "%mul_ln1171_117 = mul i22 %sext_ln1171_368, i22 4194279"   --->   Operation 1183 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%mult_V_493 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_117, i32 6, i32 21"   --->   Operation 1184 'partselect' 'mult_V_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (3.72ns)   --->   "%mul_ln1171_118 = mul i22 %sext_ln1171_368, i22 23"   --->   Operation 1185 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%mult_V_494 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_118, i32 6, i32 21"   --->   Operation 1186 'partselect' 'mult_V_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_274 = sub i22 0, i22 %sext_ln1171_378"   --->   Operation 1187 'sub' 'sub_ln1171_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1188 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%sub_ln1171_275 = sub i22 %sub_ln1171_274, i22 %sext_ln1171_368"   --->   Operation 1188 'sub' 'sub_ln1171_275' <Predicate = true> <Delay = 2.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%mult_V_496 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_275, i32 6, i32 21"   --->   Operation 1189 'partselect' 'mult_V_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_344, i4 0"   --->   Operation 1190 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln1171_392 = sext i20 %tmp_6"   --->   Operation 1191 'sext' 'sext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (1.36ns)   --->   "%sub_ln1171_316 = sub i21 %sext_ln1171_369, i21 %sext_ln1171_392"   --->   Operation 1192 'sub' 'sub_ln1171_316' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%mult_V_498 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_316, i32 6, i32 20"   --->   Operation 1193 'partselect' 'mult_V_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (3.72ns)   --->   "%mul_ln1171_119 = mul i22 %sext_ln1171_368, i22 22"   --->   Operation 1194 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%mult_V_499 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_119, i32 6, i32 21"   --->   Operation 1195 'partselect' 'mult_V_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (1.36ns)   --->   "%sub_ln1171_276 = sub i21 %sext_ln1171_372, i21 %sext_ln1171_392"   --->   Operation 1196 'sub' 'sub_ln1171_276' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%mult_V_501 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_276, i32 6, i32 20"   --->   Operation 1197 'partselect' 'mult_V_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln717_272 = sext i15 %mult_V_501"   --->   Operation 1198 'sext' 'sext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (1.36ns)   --->   "%sub_ln1171_277 = sub i21 %sext_ln1171_392, i21 %sext_ln1171_372"   --->   Operation 1199 'sub' 'sub_ln1171_277' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%mult_V_504 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_277, i32 6, i32 20"   --->   Operation 1200 'partselect' 'mult_V_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (3.72ns)   --->   "%mul_ln1171_120 = mul i22 %sext_ln1171_368, i22 25"   --->   Operation 1201 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%mult_V_506 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_120, i32 6, i32 21"   --->   Operation 1202 'partselect' 'mult_V_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (1.30ns)   --->   "%sub_ln1171_278 = sub i17 0, i17 %sext_ln1171_370"   --->   Operation 1203 'sub' 'sub_ln1171_278' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%mult_V_507 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_278, i32 6, i32 16"   --->   Operation 1204 'partselect' 'mult_V_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln43_168 = sext i11 %mult_V_507" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1205 'sext' 'sext_ln43_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (3.72ns)   --->   "%mul_ln717_46 = mul i22 %sext_ln1171_368, i22 4194267"   --->   Operation 1206 'mul' 'mul_ln717_46' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%mult_V_508 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_46, i32 6, i32 21"   --->   Operation 1207 'partselect' 'mult_V_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (1.36ns)   --->   "%add_ln1171_44 = add i21 %sext_ln1171_392, i21 %sext_ln1171_376"   --->   Operation 1208 'add' 'add_ln1171_44' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%mult_V_511 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_44, i32 6, i32 20"   --->   Operation 1209 'partselect' 'mult_V_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln717_275 = sext i16 %p_read_343"   --->   Operation 1210 'sext' 'sext_ln717_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln1171_380 = sext i16 %p_read_343"   --->   Operation 1211 'sext' 'sext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1171_381 = sext i16 %p_read_343"   --->   Operation 1212 'sext' 'sext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1171_382 = sext i16 %p_read_343"   --->   Operation 1213 'sext' 'sext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1171_383 = sext i16 %p_read_343"   --->   Operation 1214 'sext' 'sext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln1171_225 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_343, i2 0"   --->   Operation 1215 'bitconcatenate' 'shl_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln1171_384 = sext i18 %shl_ln1171_225"   --->   Operation 1216 'sext' 'sext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1171_385 = sext i18 %shl_ln1171_225"   --->   Operation 1217 'sext' 'sext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (1.33ns)   --->   "%sub_ln1171_279 = sub i19 %sext_ln1171_385, i19 %sext_ln1171_383"   --->   Operation 1218 'sub' 'sub_ln1171_279' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%mult_V_512 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_279, i32 6, i32 18"   --->   Operation 1219 'partselect' 'mult_V_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln43_169 = sext i13 %mult_V_512" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1220 'sext' 'sext_ln43_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%mult_V_513 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_343, i32 4, i32 15"   --->   Operation 1221 'partselect' 'mult_V_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln43_170 = sext i12 %mult_V_513" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1222 'sext' 'sext_ln43_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln43_171 = sext i12 %mult_V_513" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1223 'sext' 'sext_ln43_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%shl_ln1171_226 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_343, i4 0"   --->   Operation 1224 'bitconcatenate' 'shl_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1171_386 = sext i20 %shl_ln1171_226"   --->   Operation 1225 'sext' 'sext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%shl_ln1171_227 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_343, i1 0"   --->   Operation 1226 'bitconcatenate' 'shl_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln1171_387 = sext i17 %shl_ln1171_227"   --->   Operation 1227 'sext' 'sext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln1171_388 = sext i17 %shl_ln1171_227"   --->   Operation 1228 'sext' 'sext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (1.36ns)   --->   "%add_ln1171_45 = add i21 %sext_ln1171_386, i21 %sext_ln1171_388"   --->   Operation 1229 'add' 'add_ln1171_45' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%mult_V_515 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_45, i32 6, i32 20"   --->   Operation 1230 'partselect' 'mult_V_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln717_276 = sext i15 %mult_V_515"   --->   Operation 1231 'sext' 'sext_ln717_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (3.72ns)   --->   "%mul_ln1171_121 = mul i22 %sext_ln717_275, i22 27"   --->   Operation 1232 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_516 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_121, i32 6, i32 21"   --->   Operation 1233 'partselect' 'mult_V_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%shl_ln1171_228 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_343, i5 0"   --->   Operation 1234 'bitconcatenate' 'shl_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1171_389 = sext i21 %shl_ln1171_228"   --->   Operation 1235 'sext' 'sext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%shl_ln1171_229 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_343, i3 0"   --->   Operation 1236 'bitconcatenate' 'shl_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1171_390 = sext i19 %shl_ln1171_229"   --->   Operation 1237 'sext' 'sext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln1171_391 = sext i19 %shl_ln1171_229"   --->   Operation 1238 'sext' 'sext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (1.37ns)   --->   "%sub_ln1171_280 = sub i22 %sext_ln1171_389, i22 %sext_ln1171_391"   --->   Operation 1239 'sub' 'sub_ln1171_280' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%mult_V_518 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_280, i32 6, i32 21"   --->   Operation 1240 'partselect' 'mult_V_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (1.36ns)   --->   "%sub_ln1171_281 = sub i21 %sext_ln1171_386, i21 %sext_ln1171_380"   --->   Operation 1241 'sub' 'sub_ln1171_281' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%mult_V_519 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_281, i32 6, i32 20"   --->   Operation 1242 'partselect' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (1.34ns)   --->   "%add_ln1171_46 = add i20 %sext_ln1171_390, i20 %sext_ln1171_382"   --->   Operation 1243 'add' 'add_ln1171_46' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%mult_V_520 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_46, i32 6, i32 19"   --->   Operation 1244 'partselect' 'mult_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln43_172 = sext i14 %mult_V_520" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1245 'sext' 'sext_ln43_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_282 = sub i20 0, i20 %sext_ln1171_390"   --->   Operation 1246 'sub' 'sub_ln1171_282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1247 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_283 = sub i20 %sub_ln1171_282, i20 %sext_ln1171_387"   --->   Operation 1247 'sub' 'sub_ln1171_283' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%mult_V_521 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_283, i32 6, i32 19"   --->   Operation 1248 'partselect' 'mult_V_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln43_173 = sext i14 %mult_V_521" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1249 'sext' 'sext_ln43_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (1.34ns)   --->   "%sub_ln1171_284 = sub i20 %sext_ln1171_390, i20 %sext_ln1171_382"   --->   Operation 1250 'sub' 'sub_ln1171_284' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%mult_V_522 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_284, i32 6, i32 19"   --->   Operation 1251 'partselect' 'mult_V_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln43_174 = sext i14 %mult_V_522" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1252 'sext' 'sext_ln43_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (3.72ns)   --->   "%mul_ln1171_122 = mul i22 %sext_ln717_275, i22 29"   --->   Operation 1253 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%mult_V_523 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_122, i32 6, i32 21"   --->   Operation 1254 'partselect' 'mult_V_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (1.30ns)   --->   "%sub_ln1171_285 = sub i17 0, i17 %sext_ln1171_381"   --->   Operation 1255 'sub' 'sub_ln1171_285' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%mult_V_524 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_285, i32 6, i32 16"   --->   Operation 1256 'partselect' 'mult_V_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln43_175 = sext i11 %mult_V_524" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1257 'sext' 'sext_ln43_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (3.72ns)   --->   "%mul_ln1171_123 = mul i21 %sext_ln1171_380, i21 13"   --->   Operation 1258 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%mult_V_525 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_123, i32 6, i32 20"   --->   Operation 1259 'partselect' 'mult_V_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (1.33ns)   --->   "%add_ln1171_47 = add i19 %sext_ln1171_385, i19 %sext_ln1171_383"   --->   Operation 1260 'add' 'add_ln1171_47' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%mult_V_526 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_47, i32 6, i32 18"   --->   Operation 1261 'partselect' 'mult_V_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln43_176 = sext i13 %mult_V_526" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1262 'sext' 'sext_ln43_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (1.36ns)   --->   "%add_ln1171_48 = add i21 %sext_ln1171_386, i21 %sext_ln1171_384"   --->   Operation 1263 'add' 'add_ln1171_48' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%mult_V_528 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_48, i32 6, i32 20"   --->   Operation 1264 'partselect' 'mult_V_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (3.72ns)   --->   "%mul_ln1171_124 = mul i22 %sext_ln717_275, i22 26"   --->   Operation 1265 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%mult_V_529 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_124, i32 6, i32 21"   --->   Operation 1266 'partselect' 'mult_V_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (3.72ns)   --->   "%mul_ln717_47 = mul i22 %sext_ln717_275, i22 37"   --->   Operation 1267 'mul' 'mul_ln717_47' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%mult_V_530 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_47, i32 6, i32 21"   --->   Operation 1268 'partselect' 'mult_V_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (1.36ns)   --->   "%sub_ln1171_286 = sub i21 %sext_ln1171_386, i21 %sext_ln1171_388"   --->   Operation 1269 'sub' 'sub_ln1171_286' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%mult_V_531 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_286, i32 6, i32 20"   --->   Operation 1270 'partselect' 'mult_V_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (1.36ns)   --->   "%sub_ln1171_287 = sub i21 %sext_ln1171_386, i21 %sext_ln1171_384"   --->   Operation 1271 'sub' 'sub_ln1171_287' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%mult_V_533 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_287, i32 6, i32 20"   --->   Operation 1272 'partselect' 'mult_V_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%mult_V_534 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_343, i32 2, i32 15"   --->   Operation 1273 'partselect' 'mult_V_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln43_177 = sext i14 %mult_V_534" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1274 'sext' 'sext_ln43_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (1.34ns)   --->   "%add_ln1171_49 = add i20 %sext_ln1171_390, i20 %sext_ln1171_387"   --->   Operation 1275 'add' 'add_ln1171_49' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%mult_V_535 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_49, i32 6, i32 19"   --->   Operation 1276 'partselect' 'mult_V_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln43_178 = sext i14 %mult_V_535" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1277 'sext' 'sext_ln43_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (1.36ns)   --->   "%add_ln1171_50 = add i21 %sext_ln1171_386, i21 %sext_ln1171_380"   --->   Operation 1278 'add' 'add_ln1171_50' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%mult_V_536 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_50, i32 6, i32 20"   --->   Operation 1279 'partselect' 'mult_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_288 = sub i21 0, i21 %sext_ln1171_386"   --->   Operation 1280 'sub' 'sub_ln1171_288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1281 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_289 = sub i21 %sub_ln1171_288, i21 %sext_ln1171_388"   --->   Operation 1281 'sub' 'sub_ln1171_289' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%mult_V_538 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_289, i32 6, i32 20"   --->   Operation 1282 'partselect' 'mult_V_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (3.72ns)   --->   "%mul_ln1171_125 = mul i21 %sext_ln1171_380, i21 2097139"   --->   Operation 1283 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%mult_V_541 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_125, i32 6, i32 20"   --->   Operation 1284 'partselect' 'mult_V_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%mult_V_543 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_343, i32 5, i32 15"   --->   Operation 1285 'partselect' 'mult_V_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln43_179 = sext i11 %mult_V_543" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1286 'sext' 'sext_ln43_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1171_393 = sext i16 %p_read20231"   --->   Operation 1287 'sext' 'sext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1171_394 = sext i16 %p_read20231"   --->   Operation 1288 'sext' 'sext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln1171_395 = sext i16 %p_read20231"   --->   Operation 1289 'sext' 'sext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1171_396 = sext i16 %p_read20231"   --->   Operation 1290 'sext' 'sext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln1171_397 = sext i16 %p_read20231"   --->   Operation 1291 'sext' 'sext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (3.72ns)   --->   "%mul_ln1171_126 = mul i22 %sext_ln1171_397, i22 22"   --->   Operation 1292 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%mult_V_640 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_126, i32 6, i32 21"   --->   Operation 1293 'partselect' 'mult_V_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%shl_ln1171_230 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read20231, i4 0"   --->   Operation 1294 'bitconcatenate' 'shl_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln1171_398 = sext i20 %shl_ln1171_230"   --->   Operation 1295 'sext' 'sext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%shl_ln1171_231 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read20231, i1 0"   --->   Operation 1296 'bitconcatenate' 'shl_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1171_399 = sext i17 %shl_ln1171_231"   --->   Operation 1297 'sext' 'sext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln1171_400 = sext i17 %shl_ln1171_231"   --->   Operation 1298 'sext' 'sext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1171_401 = sext i17 %shl_ln1171_231"   --->   Operation 1299 'sext' 'sext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (1.36ns)   --->   "%sub_ln1171_317 = sub i21 %sext_ln1171_398, i21 %sext_ln1171_401"   --->   Operation 1300 'sub' 'sub_ln1171_317' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%mult_V_641 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_317, i32 6, i32 20"   --->   Operation 1301 'partselect' 'mult_V_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (3.72ns)   --->   "%mul_ln1171_127 = mul i21 %sext_ln1171_394, i21 11"   --->   Operation 1302 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%mult_V_642 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_127, i32 6, i32 20"   --->   Operation 1303 'partselect' 'mult_V_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (1.36ns)   --->   "%sub_ln1171_318 = sub i21 %sext_ln1171_394, i21 %sext_ln1171_398"   --->   Operation 1304 'sub' 'sub_ln1171_318' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%mult_V_643 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_318, i32 6, i32 20"   --->   Operation 1305 'partselect' 'mult_V_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln717_288 = sext i15 %mult_V_643"   --->   Operation 1306 'sext' 'sext_ln717_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%shl_ln1171_232 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read20231, i3 0"   --->   Operation 1307 'bitconcatenate' 'shl_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln1171_402 = sext i19 %shl_ln1171_232"   --->   Operation 1308 'sext' 'sext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (1.34ns)   --->   "%sub_ln1171_319 = sub i20 0, i20 %sext_ln1171_402"   --->   Operation 1309 'sub' 'sub_ln1171_319' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%mult_V_644 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_319, i32 6, i32 19"   --->   Operation 1310 'partselect' 'mult_V_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln43_180 = sext i14 %mult_V_644" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1311 'sext' 'sext_ln43_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (1.30ns)   --->   "%sub_ln1171_320 = sub i17 0, i17 %sext_ln1171_395"   --->   Operation 1312 'sub' 'sub_ln1171_320' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%mult_V_645 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_320, i32 6, i32 16"   --->   Operation 1313 'partselect' 'mult_V_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln43_182 = sext i11 %mult_V_645" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1314 'sext' 'sext_ln43_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (3.72ns)   --->   "%mul_ln1171_128 = mul i22 %sext_ln1171_397, i22 25"   --->   Operation 1315 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%mult_V_646 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_128, i32 6, i32 21"   --->   Operation 1316 'partselect' 'mult_V_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%mult_V_647 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read20231, i32 6, i32 15"   --->   Operation 1317 'partselect' 'mult_V_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln43_183 = sext i10 %mult_V_647" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1318 'sext' 'sext_ln43_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (1.34ns)   --->   "%sub_ln1171_321 = sub i20 %sext_ln1171_396, i20 %sext_ln1171_402"   --->   Operation 1319 'sub' 'sub_ln1171_321' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%mult_V_648 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_321, i32 6, i32 19"   --->   Operation 1320 'partselect' 'mult_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln43_184 = sext i14 %mult_V_648" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1321 'sext' 'sext_ln43_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (1.36ns)   --->   "%add_ln1171_51 = add i21 %sext_ln1171_398, i21 %sext_ln1171_401"   --->   Operation 1322 'add' 'add_ln1171_51' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%mult_V_649 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_51, i32 6, i32 20"   --->   Operation 1323 'partselect' 'mult_V_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (1.36ns)   --->   "%sub_ln1171_322 = sub i21 0, i21 %sext_ln1171_398"   --->   Operation 1324 'sub' 'sub_ln1171_322' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%shl_ln1171_233 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read20231, i2 0"   --->   Operation 1325 'bitconcatenate' 'shl_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln1171_403 = sext i18 %shl_ln1171_233"   --->   Operation 1326 'sext' 'sext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln1171_404 = sext i18 %shl_ln1171_233"   --->   Operation 1327 'sext' 'sext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (1.37ns)   --->   "%sub_ln1171_323 = sub i21 %sub_ln1171_322, i21 %sext_ln1171_404"   --->   Operation 1328 'sub' 'sub_ln1171_323' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%mult_V_650 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_323, i32 6, i32 20"   --->   Operation 1329 'partselect' 'mult_V_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (1.37ns)   --->   "%sub_ln1171_324 = sub i21 %sub_ln1171_322, i21 %sext_ln1171_394"   --->   Operation 1330 'sub' 'sub_ln1171_324' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%mult_V_651 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_324, i32 6, i32 20"   --->   Operation 1331 'partselect' 'mult_V_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (1.34ns)   --->   "%sub_ln1171_325 = sub i20 %sext_ln1171_400, i20 %sext_ln1171_402"   --->   Operation 1332 'sub' 'sub_ln1171_325' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%mult_V_652 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_325, i32 6, i32 19"   --->   Operation 1333 'partselect' 'mult_V_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln43_185 = sext i14 %mult_V_652" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1334 'sext' 'sext_ln43_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_326 = sub i19 0, i19 %sext_ln1171_403"   --->   Operation 1335 'sub' 'sub_ln1171_326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1336 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_327 = sub i19 %sub_ln1171_326, i19 %sext_ln1171_393"   --->   Operation 1336 'sub' 'sub_ln1171_327' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%mult_V_653 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_327, i32 6, i32 18"   --->   Operation 1337 'partselect' 'mult_V_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln43_186 = sext i13 %mult_V_653" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1338 'sext' 'sext_ln43_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (1.33ns)   --->   "%sub_ln1171_328 = sub i19 %sext_ln1171_393, i19 %sext_ln1171_403"   --->   Operation 1339 'sub' 'sub_ln1171_328' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%mult_V_656 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_328, i32 6, i32 18"   --->   Operation 1340 'partselect' 'mult_V_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln43_187 = sext i13 %mult_V_656" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1341 'sext' 'sext_ln43_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (1.32ns)   --->   "%sub_ln1171_329 = sub i18 0, i18 %sext_ln1171_399"   --->   Operation 1342 'sub' 'sub_ln1171_329' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%mult_V_658 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_329, i32 6, i32 17"   --->   Operation 1343 'partselect' 'mult_V_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln43_188 = sext i12 %mult_V_658" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1344 'sext' 'sext_ln43_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%mult_V_659 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_322, i32 6, i32 20"   --->   Operation 1345 'partselect' 'mult_V_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (3.72ns)   --->   "%mul_ln1171_129 = mul i22 %sext_ln1171_397, i22 21"   --->   Operation 1346 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%mult_V_660 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_129, i32 6, i32 21"   --->   Operation 1347 'partselect' 'mult_V_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (3.72ns)   --->   "%mul_ln1171_130 = mul i21 %sext_ln1171_394, i21 2097141"   --->   Operation 1348 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%mult_V_662 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_130, i32 6, i32 20"   --->   Operation 1349 'partselect' 'mult_V_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln717_294 = sext i15 %mult_V_662"   --->   Operation 1350 'sext' 'sext_ln717_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1351 [1/1] (1.33ns)   --->   "%add_ln1171_52 = add i19 %sext_ln1171_403, i19 %sext_ln1171_393"   --->   Operation 1351 'add' 'add_ln1171_52' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%mult_V_664 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_52, i32 6, i32 18"   --->   Operation 1352 'partselect' 'mult_V_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (1.36ns)   --->   "%sub_ln1171_330 = sub i20 %sub_ln1171_319, i20 %sext_ln1171_396"   --->   Operation 1353 'sub' 'sub_ln1171_330' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%mult_V_667 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_330, i32 6, i32 19"   --->   Operation 1354 'partselect' 'mult_V_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%mult_V_668 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read20231, i32 5, i32 15"   --->   Operation 1355 'partselect' 'mult_V_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln43_190 = sext i11 %mult_V_668" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1356 'sext' 'sext_ln43_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (1.36ns)   --->   "%sub_ln1171_331 = sub i20 %sub_ln1171_319, i20 %sext_ln1171_400"   --->   Operation 1357 'sub' 'sub_ln1171_331' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%mult_V_669 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_331, i32 6, i32 19"   --->   Operation 1358 'partselect' 'mult_V_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln43_191 = sext i14 %mult_V_669" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1359 'sext' 'sext_ln43_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln717_296 = sext i16 %p_read_342"   --->   Operation 1360 'sext' 'sext_ln717_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln717_297 = sext i16 %p_read_342"   --->   Operation 1361 'sext' 'sext_ln717_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln717_298 = sext i16 %p_read_342"   --->   Operation 1362 'sext' 'sext_ln717_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln717_299 = sext i16 %p_read_342"   --->   Operation 1363 'sext' 'sext_ln717_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_768 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_342, i32 5, i32 15"   --->   Operation 1364 'partselect' 'mult_V_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln43_192 = sext i11 %mult_V_768" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1365 'sext' 'sext_ln43_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_342, i3 0"   --->   Operation 1366 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%sext_ln1171_405 = sext i19 %tmp_7"   --->   Operation 1367 'sext' 'sext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (1.34ns)   --->   "%sub_ln1171_332 = sub i20 %sext_ln717_299, i20 %sext_ln1171_405"   --->   Operation 1368 'sub' 'sub_ln1171_332' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%mult_V_769 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_332, i32 6, i32 19"   --->   Operation 1369 'partselect' 'mult_V_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%mult_V_770 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_342, i32 6, i32 15"   --->   Operation 1370 'partselect' 'mult_V_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln43_194 = sext i10 %mult_V_770" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1371 'sext' 'sext_ln43_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (1.34ns)   --->   "%sub_ln1171_333 = sub i20 %sext_ln1171_405, i20 %sext_ln717_299"   --->   Operation 1372 'sub' 'sub_ln1171_333' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%mult_V_771 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_333, i32 6, i32 19"   --->   Operation 1373 'partselect' 'mult_V_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln717_300 = sext i14 %mult_V_771"   --->   Operation 1374 'sext' 'sext_ln717_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln43_195 = sext i14 %mult_V_771" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1375 'sext' 'sext_ln43_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (3.72ns)   --->   "%mul_ln1171_131 = mul i22 %sext_ln717_297, i22 27"   --->   Operation 1376 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%mult_V_772 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_131, i32 6, i32 21"   --->   Operation 1377 'partselect' 'mult_V_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%mult_V_773 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_342, i32 4, i32 15"   --->   Operation 1378 'partselect' 'mult_V_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln43_196 = sext i12 %mult_V_773" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1379 'sext' 'sext_ln43_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%shl_ln1171_234 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_342, i1 0"   --->   Operation 1380 'bitconcatenate' 'shl_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln1171_406 = sext i17 %shl_ln1171_234"   --->   Operation 1381 'sext' 'sext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1171_407 = sext i17 %shl_ln1171_234"   --->   Operation 1382 'sext' 'sext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln1171_408 = sext i17 %shl_ln1171_234"   --->   Operation 1383 'sext' 'sext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (1.32ns)   --->   "%sub_ln1171_334 = sub i18 0, i18 %sext_ln1171_408"   --->   Operation 1384 'sub' 'sub_ln1171_334' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%mult_V_774 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_334, i32 6, i32 17"   --->   Operation 1385 'partselect' 'mult_V_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln43_197 = sext i12 %mult_V_774" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1386 'sext' 'sext_ln43_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln43_198 = sext i12 %mult_V_774" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1387 'sext' 'sext_ln43_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%shl_ln1171_235 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_342, i4 0"   --->   Operation 1388 'bitconcatenate' 'shl_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln1171_409 = sext i20 %shl_ln1171_235"   --->   Operation 1389 'sext' 'sext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (1.36ns)   --->   "%sub_ln1171_335 = sub i21 %sext_ln1171_409, i21 %sext_ln1171_407"   --->   Operation 1390 'sub' 'sub_ln1171_335' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%mult_V_775 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_335, i32 6, i32 20"   --->   Operation 1391 'partselect' 'mult_V_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (3.72ns)   --->   "%mul_ln1171_132 = mul i21 %sext_ln717_296, i21 11"   --->   Operation 1392 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%mult_V_776 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_132, i32 6, i32 20"   --->   Operation 1393 'partselect' 'mult_V_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%shl_ln1171_236 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_342, i2 0"   --->   Operation 1394 'bitconcatenate' 'shl_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln1171_410 = sext i18 %shl_ln1171_236"   --->   Operation 1395 'sext' 'sext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln1171_411 = sext i18 %shl_ln1171_236"   --->   Operation 1396 'sext' 'sext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (1.36ns)   --->   "%sub_ln1171_336 = sub i21 %sext_ln1171_409, i21 %sext_ln1171_411"   --->   Operation 1397 'sub' 'sub_ln1171_336' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_777 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_336, i32 6, i32 20"   --->   Operation 1398 'partselect' 'mult_V_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_337 = sub i19 0, i19 %sext_ln1171_410"   --->   Operation 1399 'sub' 'sub_ln1171_337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1400 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_338 = sub i19 %sub_ln1171_337, i19 %sext_ln717_298"   --->   Operation 1400 'sub' 'sub_ln1171_338' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%mult_V_778 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_338, i32 6, i32 18"   --->   Operation 1401 'partselect' 'mult_V_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln43_199 = sext i13 %mult_V_778" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1402 'sext' 'sext_ln43_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (1.33ns)   --->   "%add_ln1171_53 = add i19 %sext_ln1171_410, i19 %sext_ln717_298"   --->   Operation 1403 'add' 'add_ln1171_53' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%mult_V_780 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_53, i32 6, i32 18"   --->   Operation 1404 'partselect' 'mult_V_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln43_200 = sext i13 %mult_V_780" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1405 'sext' 'sext_ln43_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (3.72ns)   --->   "%mul_ln1171_133 = mul i21 %sext_ln717_296, i21 13"   --->   Operation 1406 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%mult_V_783 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_133, i32 6, i32 20"   --->   Operation 1407 'partselect' 'mult_V_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (1.33ns)   --->   "%sub_ln1171_339 = sub i19 %sext_ln1171_410, i19 %sext_ln717_298"   --->   Operation 1408 'sub' 'sub_ln1171_339' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%mult_V_784 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_339, i32 6, i32 18"   --->   Operation 1409 'partselect' 'mult_V_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln43_201 = sext i13 %mult_V_784" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1410 'sext' 'sext_ln43_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%mult_V_787 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_342, i32 3, i32 15"   --->   Operation 1411 'partselect' 'mult_V_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln43_202 = sext i13 %mult_V_787" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1412 'sext' 'sext_ln43_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (1.33ns)   --->   "%sub_ln1171_340 = sub i19 %sext_ln717_298, i19 %sext_ln1171_410"   --->   Operation 1413 'sub' 'sub_ln1171_340' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%mult_V_788 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_340, i32 6, i32 18"   --->   Operation 1414 'partselect' 'mult_V_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln43_203 = sext i13 %mult_V_788" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1415 'sext' 'sext_ln43_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (1.34ns)   --->   "%sub_ln1171_341 = sub i20 %sext_ln1171_405, i20 %sext_ln1171_406"   --->   Operation 1416 'sub' 'sub_ln1171_341' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%mult_V_790 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_341, i32 6, i32 19"   --->   Operation 1417 'partselect' 'mult_V_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln43_204 = sext i14 %mult_V_790" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1418 'sext' 'sext_ln43_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (1.36ns)   --->   "%sub_ln1171_342 = sub i21 %sext_ln1171_411, i21 %sext_ln1171_409"   --->   Operation 1419 'sub' 'sub_ln1171_342' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%mult_V_797 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_342, i32 6, i32 20"   --->   Operation 1420 'partselect' 'mult_V_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (3.72ns)   --->   "%mul_ln1171_134 = mul i21 %sext_ln717_296, i21 2097139"   --->   Operation 1421 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%mult_V_799 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_134, i32 6, i32 20"   --->   Operation 1422 'partselect' 'mult_V_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln1171_412 = sext i16 %p_read_341"   --->   Operation 1423 'sext' 'sext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln1171_413 = sext i16 %p_read_341"   --->   Operation 1424 'sext' 'sext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln1171_414 = sext i16 %p_read_341"   --->   Operation 1425 'sext' 'sext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln1171_415 = sext i16 %p_read_341"   --->   Operation 1426 'sext' 'sext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (3.72ns)   --->   "%mul_ln1171_135 = mul i22 %sext_ln1171_415, i22 23"   --->   Operation 1427 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%mult_V_896 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_135, i32 6, i32 21"   --->   Operation 1428 'partselect' 'mult_V_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%shl_ln1171_237 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_341, i2 0"   --->   Operation 1429 'bitconcatenate' 'shl_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln1171_416 = sext i18 %shl_ln1171_237"   --->   Operation 1430 'sext' 'sext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln1171_417 = sext i18 %shl_ln1171_237"   --->   Operation 1431 'sext' 'sext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (1.33ns)   --->   "%add_ln1171_54 = add i19 %sext_ln1171_417, i19 %sext_ln1171_414"   --->   Operation 1432 'add' 'add_ln1171_54' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%mult_V_897 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_54, i32 6, i32 18"   --->   Operation 1433 'partselect' 'mult_V_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln43_206 = sext i13 %mult_V_897" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1434 'sext' 'sext_ln43_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%shl_ln1171_238 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_341, i4 0"   --->   Operation 1435 'bitconcatenate' 'shl_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln1171_418 = sext i20 %shl_ln1171_238"   --->   Operation 1436 'sext' 'sext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (1.36ns)   --->   "%sub_ln1171_343 = sub i21 %sext_ln1171_418, i21 %sext_ln1171_416"   --->   Operation 1437 'sub' 'sub_ln1171_343' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%mult_V_898 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_343, i32 6, i32 20"   --->   Operation 1438 'partselect' 'mult_V_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%shl_ln1171_239 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_341, i1 0"   --->   Operation 1439 'bitconcatenate' 'shl_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln1171_419 = sext i17 %shl_ln1171_239"   --->   Operation 1440 'sext' 'sext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln1171_420 = sext i17 %shl_ln1171_239"   --->   Operation 1441 'sext' 'sext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln1171_421 = sext i17 %shl_ln1171_239"   --->   Operation 1442 'sext' 'sext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (1.32ns)   --->   "%sub_ln1171_344 = sub i18 0, i18 %sext_ln1171_421"   --->   Operation 1443 'sub' 'sub_ln1171_344' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%mult_V_899 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_344, i32 6, i32 17"   --->   Operation 1444 'partselect' 'mult_V_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln43_207 = sext i12 %mult_V_899" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1445 'sext' 'sext_ln43_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln43_208 = sext i12 %mult_V_899" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1446 'sext' 'sext_ln43_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (1.33ns)   --->   "%sub_ln1171_345 = sub i19 %sext_ln1171_417, i19 %sext_ln1171_414"   --->   Operation 1447 'sub' 'sub_ln1171_345' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%mult_V_900 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_345, i32 6, i32 18"   --->   Operation 1448 'partselect' 'mult_V_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln43_210 = sext i13 %mult_V_900" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1449 'sext' 'sext_ln43_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%mult_V_905 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_341, i32 5, i32 15"   --->   Operation 1450 'partselect' 'mult_V_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln43_211 = sext i11 %mult_V_905" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1451 'sext' 'sext_ln43_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (3.72ns)   --->   "%mul_ln1171_136 = mul i21 %sext_ln1171_412, i21 2097141"   --->   Operation 1452 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%mult_V_906 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_136, i32 6, i32 20"   --->   Operation 1453 'partselect' 'mult_V_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%shl_ln1171_240 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_341, i3 0"   --->   Operation 1454 'bitconcatenate' 'shl_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln1171_422 = sext i19 %shl_ln1171_240"   --->   Operation 1455 'sext' 'sext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1456 [1/1] (1.34ns)   --->   "%sub_ln1171_346 = sub i20 0, i20 %sext_ln1171_422"   --->   Operation 1456 'sub' 'sub_ln1171_346' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1457 [1/1] (1.36ns)   --->   "%sub_ln1171_347 = sub i20 %sub_ln1171_346, i20 %sext_ln1171_413"   --->   Operation 1457 'sub' 'sub_ln1171_347' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%mult_V_907 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_347, i32 6, i32 19"   --->   Operation 1458 'partselect' 'mult_V_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln43_212 = sext i14 %mult_V_907" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1459 'sext' 'sext_ln43_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (1.33ns)   --->   "%sub_ln1171_348 = sub i19 %sext_ln1171_414, i19 %sext_ln1171_417"   --->   Operation 1460 'sub' 'sub_ln1171_348' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%mult_V_908 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_348, i32 6, i32 18"   --->   Operation 1461 'partselect' 'mult_V_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln43_213 = sext i13 %mult_V_908" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1462 'sext' 'sext_ln43_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln43_214 = sext i13 %mult_V_908" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1463 'sext' 'sext_ln43_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (1.34ns)   --->   "%sub_ln1171_349 = sub i20 %sext_ln1171_422, i20 %sext_ln1171_420"   --->   Operation 1464 'sub' 'sub_ln1171_349' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%mult_V_910 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_349, i32 6, i32 19"   --->   Operation 1465 'partselect' 'mult_V_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln717_310 = sext i14 %mult_V_910"   --->   Operation 1466 'sext' 'sext_ln717_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (1.36ns)   --->   "%sub_ln1171_350 = sub i21 %sext_ln1171_418, i21 %sext_ln1171_419"   --->   Operation 1467 'sub' 'sub_ln1171_350' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%mult_V_911 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_350, i32 6, i32 20"   --->   Operation 1468 'partselect' 'mult_V_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (1.36ns)   --->   "%sub_ln1171_351 = sub i20 %sub_ln1171_346, i20 %sext_ln1171_420"   --->   Operation 1469 'sub' 'sub_ln1171_351' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%mult_V_913 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_351, i32 6, i32 19"   --->   Operation 1470 'partselect' 'mult_V_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln43_215 = sext i14 %mult_V_913" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1471 'sext' 'sext_ln43_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (1.33ns)   --->   "%sub_ln1171_352 = sub i19 0, i19 %sext_ln1171_417"   --->   Operation 1472 'sub' 'sub_ln1171_352' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%mult_V_917 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_352, i32 6, i32 18"   --->   Operation 1473 'partselect' 'mult_V_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln43_216 = sext i13 %mult_V_917" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1474 'sext' 'sext_ln43_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (3.72ns)   --->   "%mul_ln1171_137 = mul i21 %sext_ln1171_412, i21 2097139"   --->   Operation 1475 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%mult_V_918 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_137, i32 6, i32 20"   --->   Operation 1476 'partselect' 'mult_V_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%mult_V_920 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_341, i32 6, i32 15"   --->   Operation 1477 'partselect' 'mult_V_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln43_217 = sext i10 %mult_V_920" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1478 'sext' 'sext_ln43_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (3.72ns)   --->   "%mul_ln1171_138 = mul i22 %sext_ln1171_415, i22 4194282"   --->   Operation 1479 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%mult_V_926 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_138, i32 6, i32 21"   --->   Operation 1480 'partselect' 'mult_V_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (3.72ns)   --->   "%mul_ln1171_139 = mul i21 %sext_ln1171_412, i21 13"   --->   Operation 1481 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_927 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_139, i32 6, i32 20"   --->   Operation 1482 'partselect' 'mult_V_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln1171_423 = sext i16 %p_read_340"   --->   Operation 1483 'sext' 'sext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln1171_424 = sext i16 %p_read_340"   --->   Operation 1484 'sext' 'sext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln1171_425 = sext i16 %p_read_340"   --->   Operation 1485 'sext' 'sext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1171_426 = sext i16 %p_read_340"   --->   Operation 1486 'sext' 'sext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%shl_ln1171_241 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_340, i4 0"   --->   Operation 1487 'bitconcatenate' 'shl_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln1171_427 = sext i20 %shl_ln1171_241"   --->   Operation 1488 'sext' 'sext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (1.36ns)   --->   "%sub_ln1171_353 = sub i21 0, i21 %sext_ln1171_427"   --->   Operation 1489 'sub' 'sub_ln1171_353' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%mult_V_1024 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_353, i32 6, i32 20"   --->   Operation 1490 'partselect' 'mult_V_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln717_314 = sext i15 %mult_V_1024"   --->   Operation 1491 'sext' 'sext_ln717_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%shl_ln1171_242 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_340, i3 0"   --->   Operation 1492 'bitconcatenate' 'shl_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln1171_428 = sext i19 %shl_ln1171_242"   --->   Operation 1493 'sext' 'sext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_354 = sub i20 0, i20 %sext_ln1171_428"   --->   Operation 1494 'sub' 'sub_ln1171_354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1495 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_355 = sub i20 %sub_ln1171_354, i20 %sext_ln1171_426"   --->   Operation 1495 'sub' 'sub_ln1171_355' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%mult_V_1025 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_355, i32 6, i32 19"   --->   Operation 1496 'partselect' 'mult_V_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln43_218 = sext i14 %mult_V_1025" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1497 'sext' 'sext_ln43_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%shl_ln1171_243 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_340, i2 0"   --->   Operation 1498 'bitconcatenate' 'shl_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1171_429 = sext i18 %shl_ln1171_243"   --->   Operation 1499 'sext' 'sext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln1171_430 = sext i18 %shl_ln1171_243"   --->   Operation 1500 'sext' 'sext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (1.36ns)   --->   "%sub_ln1171_356 = sub i21 %sext_ln1171_430, i21 %sext_ln1171_427"   --->   Operation 1501 'sub' 'sub_ln1171_356' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%mult_V_1026 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_356, i32 6, i32 20"   --->   Operation 1502 'partselect' 'mult_V_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_357 = sub i19 0, i19 %sext_ln1171_429"   --->   Operation 1503 'sub' 'sub_ln1171_357' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1504 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_358 = sub i19 %sub_ln1171_357, i19 %sext_ln1171_425"   --->   Operation 1504 'sub' 'sub_ln1171_358' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_358, i32 6, i32 18"   --->   Operation 1505 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln43_219 = sext i13 %mult_V_1027" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1506 'sext' 'sext_ln43_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (1.36ns)   --->   "%add_ln1171_55 = add i21 %sext_ln1171_427, i21 %sext_ln1171_430"   --->   Operation 1507 'add' 'add_ln1171_55' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%mult_V_1028 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_55, i32 6, i32 20"   --->   Operation 1508 'partselect' 'mult_V_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln717_316 = sext i15 %mult_V_1028"   --->   Operation 1509 'sext' 'sext_ln717_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (1.34ns)   --->   "%sub_ln1171_359 = sub i20 %sext_ln1171_426, i20 %sext_ln1171_428"   --->   Operation 1510 'sub' 'sub_ln1171_359' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%mult_V_1030 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_359, i32 6, i32 19"   --->   Operation 1511 'partselect' 'mult_V_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%shl_ln1171_244 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_340, i1 0"   --->   Operation 1512 'bitconcatenate' 'shl_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln1171_431 = sext i17 %shl_ln1171_244"   --->   Operation 1513 'sext' 'sext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln1171_432 = sext i17 %shl_ln1171_244"   --->   Operation 1514 'sext' 'sext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (1.36ns)   --->   "%sub_ln1171_360 = sub i21 %sext_ln1171_427, i21 %sext_ln1171_432"   --->   Operation 1515 'sub' 'sub_ln1171_360' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_360, i32 6, i32 20"   --->   Operation 1516 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln717_317 = sext i15 %mult_V_1031"   --->   Operation 1517 'sext' 'sext_ln717_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (1.36ns)   --->   "%sub_ln1171_361 = sub i21 %sext_ln1171_427, i21 %sext_ln1171_430"   --->   Operation 1518 'sub' 'sub_ln1171_361' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%mult_V_1032 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_361, i32 6, i32 20"   --->   Operation 1519 'partselect' 'mult_V_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln717_318 = sext i15 %mult_V_1032"   --->   Operation 1520 'sext' 'sext_ln717_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (3.72ns)   --->   "%mul_ln1171_140 = mul i21 %sext_ln1171_424, i21 2097139"   --->   Operation 1521 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%mult_V_1033 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_140, i32 6, i32 20"   --->   Operation 1522 'partselect' 'mult_V_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (1.34ns)   --->   "%sub_ln1171_362 = sub i20 %sext_ln1171_428, i20 %sext_ln1171_426"   --->   Operation 1523 'sub' 'sub_ln1171_362' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%mult_V_1034 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_362, i32 6, i32 19"   --->   Operation 1524 'partselect' 'mult_V_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln43_221 = sext i14 %mult_V_1034" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1525 'sext' 'sext_ln43_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (3.72ns)   --->   "%mul_ln1171_141 = mul i22 %sext_ln1171_423, i22 21"   --->   Operation 1526 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%mult_V_1035 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_141, i32 6, i32 21"   --->   Operation 1527 'partselect' 'mult_V_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%mult_V_1036 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_340, i32 6, i32 15"   --->   Operation 1528 'partselect' 'mult_V_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln43_222 = sext i10 %mult_V_1036" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1529 'sext' 'sext_ln43_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln43_223 = sext i10 %mult_V_1036" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1530 'sext' 'sext_ln43_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (3.72ns)   --->   "%mul_ln1171_142 = mul i22 %sext_ln1171_423, i22 27"   --->   Operation 1531 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%mult_V_1037 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_142, i32 6, i32 21"   --->   Operation 1532 'partselect' 'mult_V_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (1.36ns)   --->   "%add_ln1171_56 = add i21 %sext_ln1171_427, i21 %sext_ln1171_424"   --->   Operation 1533 'add' 'add_ln1171_56' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%mult_V_1038 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_56, i32 6, i32 20"   --->   Operation 1534 'partselect' 'mult_V_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%shl_ln1171_245 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_340, i5 0"   --->   Operation 1535 'bitconcatenate' 'shl_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln1171_433 = sext i21 %shl_ln1171_245"   --->   Operation 1536 'sext' 'sext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (1.37ns)   --->   "%sub_ln1171_363 = sub i22 %sext_ln1171_433, i22 %sext_ln1171_423"   --->   Operation 1537 'sub' 'sub_ln1171_363' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%mult_V_1041 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_363, i32 6, i32 21"   --->   Operation 1538 'partselect' 'mult_V_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (1.33ns)   --->   "%sub_ln1171_364 = sub i19 %sext_ln1171_425, i19 %sext_ln1171_429"   --->   Operation 1539 'sub' 'sub_ln1171_364' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%mult_V_1042 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_364, i32 6, i32 18"   --->   Operation 1540 'partselect' 'mult_V_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln43_224 = sext i13 %mult_V_1042" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1541 'sext' 'sext_ln43_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (1.33ns)   --->   "%add_ln1171_57 = add i19 %sext_ln1171_429, i19 %sext_ln1171_425"   --->   Operation 1542 'add' 'add_ln1171_57' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%mult_V_1043 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_57, i32 6, i32 18"   --->   Operation 1543 'partselect' 'mult_V_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%mult_V_1044 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_340, i32 4, i32 15"   --->   Operation 1544 'partselect' 'mult_V_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln43_226 = sext i12 %mult_V_1044" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1545 'sext' 'sext_ln43_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (1.34ns)   --->   "%sub_ln1171_365 = sub i20 %sext_ln1171_428, i20 %sext_ln1171_431"   --->   Operation 1546 'sub' 'sub_ln1171_365' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%mult_V_1045 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_365, i32 6, i32 19"   --->   Operation 1547 'partselect' 'mult_V_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (3.72ns)   --->   "%mul_ln1171_143 = mul i21 %sext_ln1171_424, i21 11"   --->   Operation 1548 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%mult_V_1046 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_143, i32 6, i32 20"   --->   Operation 1549 'partselect' 'mult_V_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%mult_V_1047 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_340, i32 5, i32 15"   --->   Operation 1550 'partselect' 'mult_V_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln43_228 = sext i11 %mult_V_1047" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1551 'sext' 'sext_ln43_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (3.72ns)   --->   "%mul_ln1171_144 = mul i22 %sext_ln1171_423, i22 22"   --->   Operation 1552 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%mult_V_1051 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_144, i32 6, i32 21"   --->   Operation 1553 'partselect' 'mult_V_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (1.34ns)   --->   "%add_ln1171_58 = add i20 %sext_ln1171_428, i20 %sext_ln1171_431"   --->   Operation 1554 'add' 'add_ln1171_58' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%mult_V_1055 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_58, i32 6, i32 19"   --->   Operation 1555 'partselect' 'mult_V_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln1171_434 = sext i16 %p_read_339"   --->   Operation 1556 'sext' 'sext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln1171_435 = sext i16 %p_read_339"   --->   Operation 1557 'sext' 'sext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln1171_436 = sext i16 %p_read_339"   --->   Operation 1558 'sext' 'sext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln1171_437 = sext i16 %p_read_339"   --->   Operation 1559 'sext' 'sext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%shl_ln1171_246 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_339, i1 0"   --->   Operation 1560 'bitconcatenate' 'shl_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln1171_438 = sext i17 %shl_ln1171_246"   --->   Operation 1561 'sext' 'sext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln1171_439 = sext i17 %shl_ln1171_246"   --->   Operation 1562 'sext' 'sext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (1.32ns)   --->   "%sub_ln1171_366 = sub i18 0, i18 %sext_ln1171_439"   --->   Operation 1563 'sub' 'sub_ln1171_366' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%mult_V_1152 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_366, i32 6, i32 17"   --->   Operation 1564 'partselect' 'mult_V_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_339, i2 0"   --->   Operation 1565 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1171_440 = sext i18 %tmp_8"   --->   Operation 1566 'sext' 'sext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (1.33ns)   --->   "%sub_ln1171_367 = sub i19 %sext_ln1171_437, i19 %sext_ln1171_440"   --->   Operation 1567 'sub' 'sub_ln1171_367' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%mult_V_1153 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_367, i32 6, i32 18"   --->   Operation 1568 'partselect' 'mult_V_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln43_231 = sext i13 %mult_V_1153" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1569 'sext' 'sext_ln43_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln43_232 = sext i13 %mult_V_1153" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1570 'sext' 'sext_ln43_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%shl_ln1171_247 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_339, i3 0"   --->   Operation 1571 'bitconcatenate' 'shl_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1171_441 = sext i19 %shl_ln1171_247"   --->   Operation 1572 'sext' 'sext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (1.34ns)   --->   "%sub_ln1171_368 = sub i20 0, i20 %sext_ln1171_441"   --->   Operation 1573 'sub' 'sub_ln1171_368' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%mult_V_1154 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_368, i32 6, i32 19"   --->   Operation 1574 'partselect' 'mult_V_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (3.72ns)   --->   "%mul_ln1171_145 = mul i21 %sext_ln1171_436, i21 13"   --->   Operation 1575 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%mult_V_1156 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_145, i32 6, i32 20"   --->   Operation 1576 'partselect' 'mult_V_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%mult_V_1157 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_339, i32 6, i32 15"   --->   Operation 1577 'partselect' 'mult_V_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln43_234 = sext i10 %mult_V_1157" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1578 'sext' 'sext_ln43_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%shl_ln1171_248 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_339, i4 0"   --->   Operation 1579 'bitconcatenate' 'shl_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln1171_442 = sext i20 %shl_ln1171_248"   --->   Operation 1580 'sext' 'sext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (1.36ns)   --->   "%sub_ln1171_369 = sub i21 %sext_ln1171_442, i21 %sext_ln1171_436"   --->   Operation 1581 'sub' 'sub_ln1171_369' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%mult_V_1159 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_369, i32 6, i32 20"   --->   Operation 1582 'partselect' 'mult_V_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln717_325 = sext i15 %mult_V_1159"   --->   Operation 1583 'sext' 'sext_ln717_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (1.34ns)   --->   "%add_ln1171_59 = add i20 %sext_ln1171_441, i20 %sext_ln1171_438"   --->   Operation 1584 'add' 'add_ln1171_59' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%mult_V_1160 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_59, i32 6, i32 19"   --->   Operation 1585 'partselect' 'mult_V_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln43_235 = sext i14 %mult_V_1160" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1586 'sext' 'sext_ln43_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (1.34ns)   --->   "%sub_ln1171_370 = sub i20 %sext_ln1171_435, i20 %sext_ln1171_441"   --->   Operation 1587 'sub' 'sub_ln1171_370' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%mult_V_1161 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_370, i32 6, i32 19"   --->   Operation 1588 'partselect' 'mult_V_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln1171_443 = sext i18 %tmp_8"   --->   Operation 1589 'sext' 'sext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (1.36ns)   --->   "%sub_ln1171_371 = sub i21 %sext_ln1171_442, i21 %sext_ln1171_443"   --->   Operation 1590 'sub' 'sub_ln1171_371' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%mult_V_1162 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_371, i32 6, i32 20"   --->   Operation 1591 'partselect' 'mult_V_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (1.33ns)   --->   "%sub_ln1171_372 = sub i19 %sext_ln1171_440, i19 %sext_ln1171_437"   --->   Operation 1592 'sub' 'sub_ln1171_372' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%mult_V_1163 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_372, i32 6, i32 18"   --->   Operation 1593 'partselect' 'mult_V_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln43_237 = sext i13 %mult_V_1163" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1594 'sext' 'sext_ln43_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%sext_ln43_238 = sext i13 %mult_V_1163" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1595 'sext' 'sext_ln43_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (3.72ns)   --->   "%mul_ln1171_146 = mul i22 %sext_ln1171_434, i22 4194281"   --->   Operation 1596 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%mult_V_1164 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_146, i32 6, i32 21"   --->   Operation 1597 'partselect' 'mult_V_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%mult_V_1165 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_339, i32 5, i32 15"   --->   Operation 1598 'partselect' 'mult_V_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln43_239 = sext i11 %mult_V_1165" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1599 'sext' 'sext_ln43_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (1.36ns)   --->   "%sub_ln1171_373 = sub i21 0, i21 %sext_ln1171_442"   --->   Operation 1600 'sub' 'sub_ln1171_373' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%mult_V_1166 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_373, i32 6, i32 20"   --->   Operation 1601 'partselect' 'mult_V_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%mult_V_1167 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_339, i32 4, i32 15"   --->   Operation 1602 'partselect' 'mult_V_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln43_240 = sext i12 %mult_V_1167" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1603 'sext' 'sext_ln43_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (1.34ns)   --->   "%sub_ln1171_374 = sub i20 %sext_ln1171_441, i20 %sext_ln1171_438"   --->   Operation 1604 'sub' 'sub_ln1171_374' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%mult_V_1168 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_374, i32 6, i32 19"   --->   Operation 1605 'partselect' 'mult_V_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln43_241 = sext i14 %mult_V_1168" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1606 'sext' 'sext_ln43_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_V_1169 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_339, i32 3, i32 15"   --->   Operation 1607 'partselect' 'mult_V_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln43_242 = sext i13 %mult_V_1169" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1608 'sext' 'sext_ln43_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (1.36ns)   --->   "%sub_ln1171_375 = sub i20 %sub_ln1171_368, i20 %sext_ln1171_438"   --->   Operation 1609 'sub' 'sub_ln1171_375' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%mult_V_1171 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_375, i32 6, i32 19"   --->   Operation 1610 'partselect' 'mult_V_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln43_243 = sext i14 %mult_V_1171" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1611 'sext' 'sext_ln43_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (1.33ns)   --->   "%sub_ln1171_376 = sub i19 0, i19 %sext_ln1171_440"   --->   Operation 1612 'sub' 'sub_ln1171_376' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%mult_V_1174 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_376, i32 6, i32 18"   --->   Operation 1613 'partselect' 'mult_V_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln43_244 = sext i13 %mult_V_1174" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1614 'sext' 'sext_ln43_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (1.34ns)   --->   "%sub_ln1171_377 = sub i19 %sub_ln1171_376, i19 %sext_ln1171_437"   --->   Operation 1615 'sub' 'sub_ln1171_377' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%mult_V_1178 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_377, i32 6, i32 18"   --->   Operation 1616 'partselect' 'mult_V_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln43_245 = sext i13 %mult_V_1178" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1617 'sext' 'sext_ln43_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (3.72ns)   --->   "%mul_ln1171_147 = mul i21 %sext_ln1171_436, i21 2097141"   --->   Operation 1618 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%mult_V_1181 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_147, i32 6, i32 20"   --->   Operation 1619 'partselect' 'mult_V_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln1171_444 = sext i16 %p_read40236"   --->   Operation 1620 'sext' 'sext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln1171_445 = sext i16 %p_read40236"   --->   Operation 1621 'sext' 'sext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln1171_446 = sext i16 %p_read40236"   --->   Operation 1622 'sext' 'sext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%shl_ln1171_249 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read40236, i3 0"   --->   Operation 1623 'bitconcatenate' 'shl_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln1171_447 = sext i19 %shl_ln1171_249"   --->   Operation 1624 'sext' 'sext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (1.34ns)   --->   "%sub_ln1171_378 = sub i20 0, i20 %sext_ln1171_447"   --->   Operation 1625 'sub' 'sub_ln1171_378' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%mult_V_1280 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_378, i32 6, i32 19"   --->   Operation 1626 'partselect' 'mult_V_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln43_246 = sext i14 %mult_V_1280" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1627 'sext' 'sext_ln43_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (3.72ns)   --->   "%mul_ln1171_148 = mul i21 %sext_ln1171_445, i21 2097141"   --->   Operation 1628 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%mult_V_1281 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_148, i32 6, i32 20"   --->   Operation 1629 'partselect' 'mult_V_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read40236, i2 0"   --->   Operation 1630 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1171_448 = sext i18 %tmp_9"   --->   Operation 1631 'sext' 'sext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (1.33ns)   --->   "%sub_ln1171_379 = sub i19 %sext_ln1171_446, i19 %sext_ln1171_448"   --->   Operation 1632 'sub' 'sub_ln1171_379' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%mult_V_1282 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_379, i32 6, i32 18"   --->   Operation 1633 'partselect' 'mult_V_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln43_247 = sext i13 %mult_V_1282" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1634 'sext' 'sext_ln43_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln43_248 = sext i13 %mult_V_1282" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1635 'sext' 'sext_ln43_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%shl_ln1171_250 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read40236, i1 0"   --->   Operation 1636 'bitconcatenate' 'shl_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln1171_449 = sext i17 %shl_ln1171_250"   --->   Operation 1637 'sext' 'sext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln1171_450 = sext i17 %shl_ln1171_250"   --->   Operation 1638 'sext' 'sext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (1.32ns)   --->   "%sub_ln1171_380 = sub i18 0, i18 %sext_ln1171_450"   --->   Operation 1639 'sub' 'sub_ln1171_380' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%mult_V_1283 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_380, i32 6, i32 17"   --->   Operation 1640 'partselect' 'mult_V_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln43_249 = sext i12 %mult_V_1283" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1641 'sext' 'sext_ln43_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln43_250 = sext i12 %mult_V_1283" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1642 'sext' 'sext_ln43_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (1.34ns)   --->   "%sub_ln1171_381 = sub i20 %sext_ln1171_447, i20 %sext_ln1171_449"   --->   Operation 1643 'sub' 'sub_ln1171_381' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%mult_V_1284 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_381, i32 6, i32 19"   --->   Operation 1644 'partselect' 'mult_V_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln43_251 = sext i14 %mult_V_1284" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1645 'sext' 'sext_ln43_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln1171_451 = sext i18 %tmp_9"   --->   Operation 1646 'sext' 'sext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (1.33ns)   --->   "%sub_ln1171_382 = sub i19 %sext_ln1171_448, i19 %sext_ln1171_446"   --->   Operation 1647 'sub' 'sub_ln1171_382' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%mult_V_1285 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_382, i32 6, i32 18"   --->   Operation 1648 'partselect' 'mult_V_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln43_252 = sext i13 %mult_V_1285" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1649 'sext' 'sext_ln43_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%mult_V_1286 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read40236, i32 3, i32 15"   --->   Operation 1650 'partselect' 'mult_V_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln43_253 = sext i13 %mult_V_1286" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1651 'sext' 'sext_ln43_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (1.33ns)   --->   "%sub_ln1171_383 = sub i19 0, i19 %sext_ln1171_448"   --->   Operation 1652 'sub' 'sub_ln1171_383' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%mult_V_1288 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_383, i32 6, i32 18"   --->   Operation 1653 'partselect' 'mult_V_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln43_254 = sext i13 %mult_V_1288" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1654 'sext' 'sext_ln43_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (1.34ns)   --->   "%add_ln1171_60 = add i20 %sext_ln1171_447, i20 %sext_ln1171_444"   --->   Operation 1655 'add' 'add_ln1171_60' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%mult_V_1293 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_60, i32 6, i32 19"   --->   Operation 1656 'partselect' 'mult_V_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln717_331 = sext i14 %mult_V_1293"   --->   Operation 1657 'sext' 'sext_ln717_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (1.36ns)   --->   "%sub_ln1171_384 = sub i20 %sub_ln1171_378, i20 %sext_ln1171_444"   --->   Operation 1658 'sub' 'sub_ln1171_384' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_1295 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_384, i32 6, i32 19"   --->   Operation 1659 'partselect' 'mult_V_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln717_332 = sext i14 %mult_V_1295"   --->   Operation 1660 'sext' 'sext_ln717_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (1.34ns)   --->   "%sub_ln1171_385 = sub i20 %sext_ln1171_447, i20 %sext_ln1171_444"   --->   Operation 1661 'sub' 'sub_ln1171_385' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%mult_V_1296 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_385, i32 6, i32 19"   --->   Operation 1662 'partselect' 'mult_V_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln43_255 = sext i14 %mult_V_1296" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1663 'sext' 'sext_ln43_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%shl_ln1171_251 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read40236, i4 0"   --->   Operation 1664 'bitconcatenate' 'shl_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln1171_452 = sext i20 %shl_ln1171_251"   --->   Operation 1665 'sext' 'sext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (1.36ns)   --->   "%sub_ln1171_386 = sub i21 %sext_ln1171_452, i21 %sext_ln1171_451"   --->   Operation 1666 'sub' 'sub_ln1171_386' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%mult_V_1297 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_386, i32 6, i32 20"   --->   Operation 1667 'partselect' 'mult_V_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln717_334 = sext i15 %mult_V_1297"   --->   Operation 1668 'sext' 'sext_ln717_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (1.33ns)   --->   "%add_ln1171_61 = add i19 %sext_ln1171_448, i19 %sext_ln1171_446"   --->   Operation 1669 'add' 'add_ln1171_61' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%mult_V_1302 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_61, i32 6, i32 18"   --->   Operation 1670 'partselect' 'mult_V_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln43_256 = sext i13 %mult_V_1302" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1671 'sext' 'sext_ln43_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln43_257 = sext i13 %mult_V_1302" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1672 'sext' 'sext_ln43_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%mult_V_1307 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read40236, i32 4, i32 15"   --->   Operation 1673 'partselect' 'mult_V_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln43_258 = sext i12 %mult_V_1307" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1674 'sext' 'sext_ln43_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (1.34ns)   --->   "%sub_ln1171_387 = sub i20 %sext_ln1171_444, i20 %sext_ln1171_447"   --->   Operation 1675 'sub' 'sub_ln1171_387' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%mult_V_1308 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_387, i32 6, i32 19"   --->   Operation 1676 'partselect' 'mult_V_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln717_335 = sext i14 %mult_V_1308"   --->   Operation 1677 'sext' 'sext_ln717_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln717_336 = sext i16 %p_read_338"   --->   Operation 1678 'sext' 'sext_ln717_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln717_337 = sext i16 %p_read_338"   --->   Operation 1679 'sext' 'sext_ln717_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln717_338 = sext i16 %p_read_338"   --->   Operation 1680 'sext' 'sext_ln717_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%sext_ln717_339 = sext i16 %p_read_338"   --->   Operation 1681 'sext' 'sext_ln717_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln717_340 = sext i16 %p_read_338"   --->   Operation 1682 'sext' 'sext_ln717_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%mult_V_1408 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_338, i32 5, i32 15"   --->   Operation 1683 'partselect' 'mult_V_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln43_259 = sext i11 %mult_V_1408" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1684 'sext' 'sext_ln43_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%shl_ln1171_252 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_338, i3 0"   --->   Operation 1685 'bitconcatenate' 'shl_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln1171_453 = sext i19 %shl_ln1171_252"   --->   Operation 1686 'sext' 'sext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%shl_ln1171_253 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_338, i1 0"   --->   Operation 1687 'bitconcatenate' 'shl_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln1171_454 = sext i17 %shl_ln1171_253"   --->   Operation 1688 'sext' 'sext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln1171_455 = sext i17 %shl_ln1171_253"   --->   Operation 1689 'sext' 'sext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1171_456 = sext i17 %shl_ln1171_253"   --->   Operation 1690 'sext' 'sext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (1.34ns)   --->   "%add_ln1171_62 = add i20 %sext_ln1171_453, i20 %sext_ln1171_456"   --->   Operation 1691 'add' 'add_ln1171_62' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%mult_V_1409 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_62, i32 6, i32 19"   --->   Operation 1692 'partselect' 'mult_V_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln43_260 = sext i14 %mult_V_1409" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1693 'sext' 'sext_ln43_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%shl_ln1171_254 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_338, i2 0"   --->   Operation 1694 'bitconcatenate' 'shl_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1171_457 = sext i18 %shl_ln1171_254"   --->   Operation 1695 'sext' 'sext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_388 = sub i19 0, i19 %sext_ln1171_457"   --->   Operation 1696 'sub' 'sub_ln1171_388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1697 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_389 = sub i19 %sub_ln1171_388, i19 %sext_ln717_340"   --->   Operation 1697 'sub' 'sub_ln1171_389' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%mult_V_1410 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_389, i32 6, i32 18"   --->   Operation 1698 'partselect' 'mult_V_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln43_261 = sext i13 %mult_V_1410" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1699 'sext' 'sext_ln43_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln43_262 = sext i13 %mult_V_1410" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1700 'sext' 'sext_ln43_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%mult_V_1411 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_338, i32 3, i32 15"   --->   Operation 1701 'partselect' 'mult_V_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln43_264 = sext i13 %mult_V_1411" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1702 'sext' 'sext_ln43_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%shl_ln1171_255 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_338, i4 0"   --->   Operation 1703 'bitconcatenate' 'shl_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln1171_458 = sext i20 %shl_ln1171_255"   --->   Operation 1704 'sext' 'sext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (1.36ns)   --->   "%sub_ln1171_390 = sub i21 %sext_ln1171_458, i21 %sext_ln1171_455"   --->   Operation 1705 'sub' 'sub_ln1171_390' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%mult_V_1412 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_390, i32 6, i32 20"   --->   Operation 1706 'partselect' 'mult_V_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (1.33ns)   --->   "%sub_ln1171_391 = sub i19 %sext_ln1171_457, i19 %sext_ln717_340"   --->   Operation 1707 'sub' 'sub_ln1171_391' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%mult_V_1414 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_391, i32 6, i32 18"   --->   Operation 1708 'partselect' 'mult_V_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln43_265 = sext i13 %mult_V_1414" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1709 'sext' 'sext_ln43_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (1.33ns)   --->   "%sub_ln1171_392 = sub i19 %sext_ln717_340, i19 %sext_ln1171_457"   --->   Operation 1710 'sub' 'sub_ln1171_392' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%mult_V_1417 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_392, i32 6, i32 18"   --->   Operation 1711 'partselect' 'mult_V_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln43_266 = sext i13 %mult_V_1417" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1712 'sext' 'sext_ln43_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (3.72ns)   --->   "%mul_ln1171_149 = mul i22 %sext_ln717_337, i22 21"   --->   Operation 1713 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%mult_V_1421 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_149, i32 6, i32 21"   --->   Operation 1714 'partselect' 'mult_V_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (1.30ns)   --->   "%sub_ln1171_393 = sub i17 0, i17 %sext_ln717_339"   --->   Operation 1715 'sub' 'sub_ln1171_393' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%mult_V_1422 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_393, i32 6, i32 16"   --->   Operation 1716 'partselect' 'mult_V_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln43_267 = sext i11 %mult_V_1422" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1717 'sext' 'sext_ln43_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln43_268 = sext i11 %mult_V_1422" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1718 'sext' 'sext_ln43_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (1.34ns)   --->   "%sub_ln1171_394 = sub i20 %sext_ln1171_453, i20 %sext_ln717_338"   --->   Operation 1719 'sub' 'sub_ln1171_394' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%mult_V_1424 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_394, i32 6, i32 19"   --->   Operation 1720 'partselect' 'mult_V_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln717_342 = sext i14 %mult_V_1424"   --->   Operation 1721 'sext' 'sext_ln717_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (3.72ns)   --->   "%mul_ln1171_150 = mul i21 %sext_ln717_336, i21 11"   --->   Operation 1722 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%mult_V_1425 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_150, i32 6, i32 20"   --->   Operation 1723 'partselect' 'mult_V_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%mult_V_1426 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_338, i32 4, i32 15"   --->   Operation 1724 'partselect' 'mult_V_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln43_269 = sext i12 %mult_V_1426" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1725 'sext' 'sext_ln43_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (1.32ns)   --->   "%sub_ln1171_395 = sub i18 0, i18 %sext_ln1171_454"   --->   Operation 1726 'sub' 'sub_ln1171_395' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%mult_V_1427 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_395, i32 6, i32 17"   --->   Operation 1727 'partselect' 'mult_V_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln43_270 = sext i12 %mult_V_1427" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1728 'sext' 'sext_ln43_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln43_271 = sext i12 %mult_V_1427" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1729 'sext' 'sext_ln43_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (1.33ns)   --->   "%add_ln1171_63 = add i19 %sext_ln1171_457, i19 %sext_ln717_340"   --->   Operation 1730 'add' 'add_ln1171_63' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_1429 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_63, i32 6, i32 18"   --->   Operation 1731 'partselect' 'mult_V_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln43_272 = sext i13 %mult_V_1429" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1732 'sext' 'sext_ln43_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (1.34ns)   --->   "%sub_ln1171_396 = sub i20 %sext_ln1171_453, i20 %sext_ln1171_456"   --->   Operation 1733 'sub' 'sub_ln1171_396' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%mult_V_1431 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_396, i32 6, i32 19"   --->   Operation 1734 'partselect' 'mult_V_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln717_344 = sext i14 %mult_V_1431"   --->   Operation 1735 'sext' 'sext_ln717_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (1.34ns)   --->   "%add_ln1171_64 = add i20 %sext_ln1171_453, i20 %sext_ln717_338"   --->   Operation 1736 'add' 'add_ln1171_64' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%mult_V_1432 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_64, i32 6, i32 19"   --->   Operation 1737 'partselect' 'mult_V_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_397 = sub i20 0, i20 %sext_ln1171_453"   --->   Operation 1738 'sub' 'sub_ln1171_397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1739 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_398 = sub i20 %sub_ln1171_397, i20 %sext_ln1171_456"   --->   Operation 1739 'sub' 'sub_ln1171_398' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%mult_V_1434 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_398, i32 6, i32 19"   --->   Operation 1740 'partselect' 'mult_V_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln717_345 = sext i14 %mult_V_1434"   --->   Operation 1741 'sext' 'sext_ln717_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (1.36ns)   --->   "%add_ln1171_65 = add i21 %sext_ln1171_458, i21 %sext_ln1171_455"   --->   Operation 1742 'add' 'add_ln1171_65' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%mult_V_1435 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_65, i32 6, i32 20"   --->   Operation 1743 'partselect' 'mult_V_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln717_346 = sext i15 %mult_V_1435"   --->   Operation 1744 'sext' 'sext_ln717_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%mult_V_1436 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_338, i32 6, i32 15"   --->   Operation 1745 'partselect' 'mult_V_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln43_274 = sext i10 %mult_V_1436" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1746 'sext' 'sext_ln43_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln1171_459 = sext i16 %p_read_337"   --->   Operation 1747 'sext' 'sext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln1171_460 = sext i16 %p_read_337"   --->   Operation 1748 'sext' 'sext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln1171_461 = sext i16 %p_read_337"   --->   Operation 1749 'sext' 'sext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1171_462 = sext i16 %p_read_337"   --->   Operation 1750 'sext' 'sext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (3.72ns)   --->   "%mul_ln1171_151 = mul i22 %sext_ln1171_462, i22 4194285"   --->   Operation 1751 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%mult_V_1536 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_151, i32 6, i32 21"   --->   Operation 1752 'partselect' 'mult_V_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%shl_ln1171_256 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_337, i4 0"   --->   Operation 1753 'bitconcatenate' 'shl_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln1171_463 = sext i20 %shl_ln1171_256"   --->   Operation 1754 'sext' 'sext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (1.36ns)   --->   "%sub_ln1171_399 = sub i21 %sext_ln1171_463, i21 %sext_ln1171_460"   --->   Operation 1755 'sub' 'sub_ln1171_399' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_399, i32 6, i32 20"   --->   Operation 1756 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%mult_V_1538 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_337, i32 4, i32 15"   --->   Operation 1757 'partselect' 'mult_V_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln43_275 = sext i12 %mult_V_1538" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1758 'sext' 'sext_ln43_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%shl_ln1171_257 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_337, i3 0"   --->   Operation 1759 'bitconcatenate' 'shl_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln1171_464 = sext i19 %shl_ln1171_257"   --->   Operation 1760 'sext' 'sext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln1171_465 = sext i19 %shl_ln1171_257"   --->   Operation 1761 'sext' 'sext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%shl_ln1171_258 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_337, i1 0"   --->   Operation 1762 'bitconcatenate' 'shl_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1171_466 = sext i17 %shl_ln1171_258"   --->   Operation 1763 'sext' 'sext_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln1171_467 = sext i17 %shl_ln1171_258"   --->   Operation 1764 'sext' 'sext_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln1171_468 = sext i17 %shl_ln1171_258"   --->   Operation 1765 'sext' 'sext_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (1.34ns)   --->   "%sub_ln1171_400 = sub i20 %sext_ln1171_465, i20 %sext_ln1171_468"   --->   Operation 1766 'sub' 'sub_ln1171_400' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%mult_V_1539 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_400, i32 6, i32 19"   --->   Operation 1767 'partselect' 'mult_V_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln43_276 = sext i14 %mult_V_1539" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1768 'sext' 'sext_ln43_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%mult_V_1540 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_337, i32 2, i32 15"   --->   Operation 1769 'partselect' 'mult_V_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln43_277 = sext i14 %mult_V_1540" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1770 'sext' 'sext_ln43_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_401 = sub i21 0, i21 %sext_ln1171_463"   --->   Operation 1771 'sub' 'sub_ln1171_401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1772 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_402 = sub i21 %sub_ln1171_401, i21 %sext_ln1171_467"   --->   Operation 1772 'sub' 'sub_ln1171_402' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%mult_V_1541 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_402, i32 6, i32 20"   --->   Operation 1773 'partselect' 'mult_V_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln717_349 = sext i15 %mult_V_1541"   --->   Operation 1774 'sext' 'sext_ln717_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%shl_ln1171_259 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_337, i5 0"   --->   Operation 1775 'bitconcatenate' 'shl_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln1171_469 = sext i21 %shl_ln1171_259"   --->   Operation 1776 'sext' 'sext_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (1.37ns)   --->   "%sub_ln1171_403 = sub i22 %sext_ln1171_464, i22 %sext_ln1171_469"   --->   Operation 1777 'sub' 'sub_ln1171_403' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%mult_V_1542 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_403, i32 6, i32 21"   --->   Operation 1778 'partselect' 'mult_V_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (1.34ns)   --->   "%add_ln1171_66 = add i20 %sext_ln1171_465, i20 %sext_ln1171_468"   --->   Operation 1779 'add' 'add_ln1171_66' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%mult_V_1544 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_66, i32 6, i32 19"   --->   Operation 1780 'partselect' 'mult_V_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (3.72ns)   --->   "%mul_ln1171_152 = mul i21 %sext_ln1171_460, i21 2097139"   --->   Operation 1781 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%mult_V_1545 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_152, i32 6, i32 20"   --->   Operation 1782 'partselect' 'mult_V_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (3.72ns)   --->   "%mul_ln1171_153 = mul i21 %sext_ln1171_460, i21 13"   --->   Operation 1783 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%mult_V_1546 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_153, i32 6, i32 20"   --->   Operation 1784 'partselect' 'mult_V_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (3.72ns)   --->   "%mul_ln1171_154 = mul i22 %sext_ln1171_462, i22 25"   --->   Operation 1785 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%mult_V_1547 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_154, i32 6, i32 21"   --->   Operation 1786 'partselect' 'mult_V_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (1.37ns)   --->   "%sub_ln1171_404 = sub i22 %sext_ln1171_469, i22 %sext_ln1171_464"   --->   Operation 1787 'sub' 'sub_ln1171_404' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%mult_V_1548 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_404, i32 6, i32 21"   --->   Operation 1788 'partselect' 'mult_V_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%shl_ln1171_260 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_337, i2 0"   --->   Operation 1789 'bitconcatenate' 'shl_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln1171_470 = sext i18 %shl_ln1171_260"   --->   Operation 1790 'sext' 'sext_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln1171_471 = sext i18 %shl_ln1171_260"   --->   Operation 1791 'sext' 'sext_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (1.33ns)   --->   "%add_ln1171_67 = add i19 %sext_ln1171_471, i19 %sext_ln1171_459"   --->   Operation 1792 'add' 'add_ln1171_67' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%mult_V_1550 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_67, i32 6, i32 18"   --->   Operation 1793 'partselect' 'mult_V_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln43_279 = sext i13 %mult_V_1550" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1794 'sext' 'sext_ln43_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (1.33ns)   --->   "%sub_ln1171_405 = sub i19 0, i19 %sext_ln1171_471"   --->   Operation 1795 'sub' 'sub_ln1171_405' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%mult_V_1551 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_405, i32 6, i32 18"   --->   Operation 1796 'partselect' 'mult_V_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (1.33ns)   --->   "%sub_ln1171_406 = sub i19 %sext_ln1171_471, i19 %sext_ln1171_459"   --->   Operation 1797 'sub' 'sub_ln1171_406' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%mult_V_1553 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_406, i32 6, i32 18"   --->   Operation 1798 'partselect' 'mult_V_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln43_281 = sext i13 %mult_V_1553" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1799 'sext' 'sext_ln43_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln43_282 = sext i13 %mult_V_1553" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1800 'sext' 'sext_ln43_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (1.34ns)   --->   "%add_ln1171_68 = add i20 %sext_ln1171_465, i20 %sext_ln1171_461"   --->   Operation 1801 'add' 'add_ln1171_68' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%mult_V_1554 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_68, i32 6, i32 19"   --->   Operation 1802 'partselect' 'mult_V_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln43_283 = sext i14 %mult_V_1554" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1803 'sext' 'sext_ln43_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (1.36ns)   --->   "%add_ln1171_69 = add i21 %sext_ln1171_463, i21 %sext_ln1171_470"   --->   Operation 1804 'add' 'add_ln1171_69' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%mult_V_1555 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_69, i32 6, i32 20"   --->   Operation 1805 'partselect' 'mult_V_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (1.34ns)   --->   "%sub_ln1171_407 = sub i20 %sext_ln1171_461, i20 %sext_ln1171_465"   --->   Operation 1806 'sub' 'sub_ln1171_407' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%mult_V_1556 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_407, i32 6, i32 19"   --->   Operation 1807 'partselect' 'mult_V_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln43_284 = sext i14 %mult_V_1556" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1808 'sext' 'sext_ln43_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (1.34ns)   --->   "%sub_ln1171_408 = sub i20 %sext_ln1171_468, i20 %sext_ln1171_465"   --->   Operation 1809 'sub' 'sub_ln1171_408' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%mult_V_1557 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_408, i32 6, i32 19"   --->   Operation 1810 'partselect' 'mult_V_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln43_285 = sext i14 %mult_V_1557" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1811 'sext' 'sext_ln43_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (1.34ns)   --->   "%sub_ln1171_409 = sub i19 %sub_ln1171_405, i19 %sext_ln1171_459"   --->   Operation 1812 'sub' 'sub_ln1171_409' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%mult_V_1559 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_409, i32 6, i32 18"   --->   Operation 1813 'partselect' 'mult_V_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln43_286 = sext i13 %mult_V_1559" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1814 'sext' 'sext_ln43_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%mult_V_1560 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_337, i32 3, i32 15"   --->   Operation 1815 'partselect' 'mult_V_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln43_287 = sext i13 %mult_V_1560" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1816 'sext' 'sext_ln43_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln43_288 = sext i13 %mult_V_1560" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1817 'sext' 'sext_ln43_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%mult_V_1561 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_337, i32 6, i32 15"   --->   Operation 1818 'partselect' 'mult_V_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln43_289 = sext i10 %mult_V_1561" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1819 'sext' 'sext_ln43_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (1.32ns)   --->   "%sub_ln1171_410 = sub i18 0, i18 %sext_ln1171_466"   --->   Operation 1820 'sub' 'sub_ln1171_410' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%mult_V_1563 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_410, i32 6, i32 17"   --->   Operation 1821 'partselect' 'mult_V_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln43_290 = sext i12 %mult_V_1563" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1822 'sext' 'sext_ln43_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (1.34ns)   --->   "%sub_ln1171_411 = sub i20 %sext_ln1171_465, i20 %sext_ln1171_461"   --->   Operation 1823 'sub' 'sub_ln1171_411' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%mult_V_1567 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_411, i32 6, i32 19"   --->   Operation 1824 'partselect' 'mult_V_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln43_291 = sext i14 %mult_V_1567" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1825 'sext' 'sext_ln43_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln1171_472 = sext i16 %p_read_336"   --->   Operation 1826 'sext' 'sext_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln1171_473 = sext i16 %p_read_336"   --->   Operation 1827 'sext' 'sext_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln1171_474 = sext i16 %p_read_336"   --->   Operation 1828 'sext' 'sext_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln1171_475 = sext i16 %p_read_336"   --->   Operation 1829 'sext' 'sext_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (3.72ns)   --->   "%mul_ln1171_155 = mul i22 %sext_ln1171_475, i22 4194281"   --->   Operation 1830 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%mult_V_1664 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_155, i32 6, i32 21"   --->   Operation 1831 'partselect' 'mult_V_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_336, i4 0"   --->   Operation 1832 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln1171_476 = sext i20 %tmp_10"   --->   Operation 1833 'sext' 'sext_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (1.36ns)   --->   "%sub_ln1171_412 = sub i21 %sext_ln1171_474, i21 %sext_ln1171_476"   --->   Operation 1834 'sub' 'sub_ln1171_412' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%mult_V_1665 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_412, i32 6, i32 20"   --->   Operation 1835 'partselect' 'mult_V_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_336, i3 0"   --->   Operation 1836 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln1171_477 = sext i19 %tmp_11"   --->   Operation 1837 'sext' 'sext_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (1.34ns)   --->   "%sub_ln1171_413 = sub i20 %sext_ln1171_473, i20 %sext_ln1171_477"   --->   Operation 1838 'sub' 'sub_ln1171_413' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%mult_V_1666 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_413, i32 6, i32 19"   --->   Operation 1839 'partselect' 'mult_V_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%shl_ln1171_261 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_336, i1 0"   --->   Operation 1840 'bitconcatenate' 'shl_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln1171_478 = sext i17 %shl_ln1171_261"   --->   Operation 1841 'sext' 'sext_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln1171_479 = sext i17 %shl_ln1171_261"   --->   Operation 1842 'sext' 'sext_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln1171_480 = sext i17 %shl_ln1171_261"   --->   Operation 1843 'sext' 'sext_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (1.36ns)   --->   "%add_ln1171_70 = add i21 %sext_ln1171_476, i21 %sext_ln1171_480"   --->   Operation 1844 'add' 'add_ln1171_70' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_70, i32 6, i32 20"   --->   Operation 1845 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%mult_V_1668 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_336, i32 4, i32 15"   --->   Operation 1846 'partselect' 'mult_V_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln43_292 = sext i12 %mult_V_1668" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1847 'sext' 'sext_ln43_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%shl_ln1171_262 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_336, i2 0"   --->   Operation 1848 'bitconcatenate' 'shl_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln1171_481 = sext i18 %shl_ln1171_262"   --->   Operation 1849 'sext' 'sext_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (1.33ns)   --->   "%sub_ln1171_414 = sub i19 %sext_ln1171_481, i19 %sext_ln1171_472"   --->   Operation 1850 'sub' 'sub_ln1171_414' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%mult_V_1669 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_414, i32 6, i32 18"   --->   Operation 1851 'partselect' 'mult_V_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln43_293 = sext i13 %mult_V_1669" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1852 'sext' 'sext_ln43_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (1.33ns)   --->   "%sub_ln1171_415 = sub i19 0, i19 %sext_ln1171_481"   --->   Operation 1853 'sub' 'sub_ln1171_415' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%mult_V_1671 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_415, i32 6, i32 18"   --->   Operation 1854 'partselect' 'mult_V_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln43_294 = sext i13 %mult_V_1671" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1855 'sext' 'sext_ln43_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln43_295 = sext i13 %mult_V_1671" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1856 'sext' 'sext_ln43_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (1.33ns)   --->   "%sub_ln1171_416 = sub i19 %sext_ln1171_472, i19 %sext_ln1171_481"   --->   Operation 1857 'sub' 'sub_ln1171_416' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_416, i32 6, i32 18"   --->   Operation 1858 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln43_296 = sext i13 %mult_V_1672" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1859 'sext' 'sext_ln43_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (1.34ns)   --->   "%sub_ln1171_417 = sub i20 %sext_ln1171_477, i20 %sext_ln1171_479"   --->   Operation 1860 'sub' 'sub_ln1171_417' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%mult_V_1673 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_417, i32 6, i32 19"   --->   Operation 1861 'partselect' 'mult_V_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%mult_V_1675 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_336, i32 5, i32 15"   --->   Operation 1862 'partselect' 'mult_V_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln43_297 = sext i11 %mult_V_1675" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1863 'sext' 'sext_ln43_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (1.34ns)   --->   "%sub_ln1171_418 = sub i20 %sext_ln1171_479, i20 %sext_ln1171_477"   --->   Operation 1864 'sub' 'sub_ln1171_418' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%mult_V_1678 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_418, i32 6, i32 19"   --->   Operation 1865 'partselect' 'mult_V_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (1.34ns)   --->   "%sub_ln1171_419 = sub i20 0, i20 %sext_ln1171_477"   --->   Operation 1866 'sub' 'sub_ln1171_419' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%mult_V_1679 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_419, i32 6, i32 19"   --->   Operation 1867 'partselect' 'mult_V_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln43_298 = sext i14 %mult_V_1679" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1868 'sext' 'sext_ln43_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%mult_V_1680 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_336, i32 6, i32 15"   --->   Operation 1869 'partselect' 'mult_V_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln43_299 = sext i10 %mult_V_1680" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1870 'sext' 'sext_ln43_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (1.36ns)   --->   "%sub_ln1171_420 = sub i20 %sub_ln1171_419, i20 %sext_ln1171_473"   --->   Operation 1871 'sub' 'sub_ln1171_420' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%mult_V_1681 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_420, i32 6, i32 19"   --->   Operation 1872 'partselect' 'mult_V_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln717_358 = sext i14 %mult_V_1681"   --->   Operation 1873 'sext' 'sext_ln717_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (3.72ns)   --->   "%mul_ln1171_156 = mul i21 %sext_ln1171_474, i21 2097139"   --->   Operation 1874 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_1684 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_156, i32 6, i32 20"   --->   Operation 1875 'partselect' 'mult_V_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (1.34ns)   --->   "%sub_ln1171_421 = sub i19 %sub_ln1171_415, i19 %sext_ln1171_472"   --->   Operation 1876 'sub' 'sub_ln1171_421' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%mult_V_1686 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_421, i32 6, i32 18"   --->   Operation 1877 'partselect' 'mult_V_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln43_300 = sext i13 %mult_V_1686" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1878 'sext' 'sext_ln43_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (1.34ns)   --->   "%sub_ln1171_422 = sub i20 %sext_ln1171_477, i20 %sext_ln1171_473"   --->   Operation 1879 'sub' 'sub_ln1171_422' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%mult_V_1687 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_422, i32 6, i32 19"   --->   Operation 1880 'partselect' 'mult_V_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln43_301 = sext i14 %mult_V_1687" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1881 'sext' 'sext_ln43_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (3.72ns)   --->   "%mul_ln1171_157 = mul i21 %sext_ln1171_474, i21 13"   --->   Operation 1882 'mul' 'mul_ln1171_157' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%mult_V_1688 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_157, i32 6, i32 20"   --->   Operation 1883 'partselect' 'mult_V_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (1.36ns)   --->   "%add_ln1171_71 = add i21 %sext_ln1171_476, i21 %sext_ln1171_474"   --->   Operation 1884 'add' 'add_ln1171_71' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%mult_V_1691 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_71, i32 6, i32 20"   --->   Operation 1885 'partselect' 'mult_V_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln717_361 = sext i15 %mult_V_1691"   --->   Operation 1886 'sext' 'sext_ln717_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (1.32ns)   --->   "%sub_ln1171_423 = sub i18 0, i18 %sext_ln1171_478"   --->   Operation 1887 'sub' 'sub_ln1171_423' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%mult_V_1694 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_423, i32 6, i32 17"   --->   Operation 1888 'partselect' 'mult_V_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln43_302 = sext i12 %mult_V_1694" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1889 'sext' 'sext_ln43_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln1171_482 = sext i16 %p_read_335"   --->   Operation 1890 'sext' 'sext_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln1171_483 = sext i16 %p_read_335"   --->   Operation 1891 'sext' 'sext_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln1171_484 = sext i16 %p_read_335"   --->   Operation 1892 'sext' 'sext_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln1171_485 = sext i16 %p_read_335"   --->   Operation 1893 'sext' 'sext_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (3.72ns)   --->   "%mul_ln1171_158 = mul i22 %sext_ln1171_485, i22 4194275"   --->   Operation 1894 'mul' 'mul_ln1171_158' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%mult_V_1792 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_158, i32 6, i32 21"   --->   Operation 1895 'partselect' 'mult_V_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%shl_ln1171_263 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_335, i3 0"   --->   Operation 1896 'bitconcatenate' 'shl_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln1171_486 = sext i19 %shl_ln1171_263"   --->   Operation 1897 'sext' 'sext_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln1171_487 = sext i19 %shl_ln1171_263"   --->   Operation 1898 'sext' 'sext_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (1.34ns)   --->   "%sub_ln1171_424 = sub i20 %sext_ln1171_487, i20 %sext_ln1171_483"   --->   Operation 1899 'sub' 'sub_ln1171_424' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%mult_V_1793 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_424, i32 6, i32 19"   --->   Operation 1900 'partselect' 'mult_V_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln43_303 = sext i14 %mult_V_1793" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1901 'sext' 'sext_ln43_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%mult_V_1794 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_335, i32 6, i32 15"   --->   Operation 1902 'partselect' 'mult_V_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln43_304 = sext i10 %mult_V_1794" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1903 'sext' 'sext_ln43_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln43_305 = sext i10 %mult_V_1794" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1904 'sext' 'sext_ln43_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (1.34ns)   --->   "%add_ln1171_72 = add i20 %sext_ln1171_487, i20 %sext_ln1171_483"   --->   Operation 1905 'add' 'add_ln1171_72' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_72, i32 6, i32 19"   --->   Operation 1906 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln43_306 = sext i14 %mult_V_1795" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1907 'sext' 'sext_ln43_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%shl_ln1171_264 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_335, i1 0"   --->   Operation 1908 'bitconcatenate' 'shl_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln1171_488 = sext i17 %shl_ln1171_264"   --->   Operation 1909 'sext' 'sext_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln1171_489 = sext i17 %shl_ln1171_264"   --->   Operation 1910 'sext' 'sext_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (1.34ns)   --->   "%add_ln1171_73 = add i20 %sext_ln1171_487, i20 %sext_ln1171_489"   --->   Operation 1911 'add' 'add_ln1171_73' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%mult_V_1796 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_73, i32 6, i32 19"   --->   Operation 1912 'partselect' 'mult_V_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%shl_ln1171_265 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_335, i5 0"   --->   Operation 1913 'bitconcatenate' 'shl_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln1171_490 = sext i21 %shl_ln1171_265"   --->   Operation 1914 'sext' 'sext_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (1.37ns)   --->   "%sub_ln1171_425 = sub i22 %sext_ln1171_486, i22 %sext_ln1171_490"   --->   Operation 1915 'sub' 'sub_ln1171_425' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%mult_V_1797 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_425, i32 6, i32 21"   --->   Operation 1916 'partselect' 'mult_V_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%shl_ln1171_266 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_335, i2 0"   --->   Operation 1917 'bitconcatenate' 'shl_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln1171_491 = sext i18 %shl_ln1171_266"   --->   Operation 1918 'sext' 'sext_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (1.33ns)   --->   "%sub_ln1171_426 = sub i19 0, i19 %sext_ln1171_491"   --->   Operation 1919 'sub' 'sub_ln1171_426' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%mult_V_1798 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_426, i32 6, i32 18"   --->   Operation 1920 'partselect' 'mult_V_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln43_308 = sext i13 %mult_V_1798" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1921 'sext' 'sext_ln43_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (1.33ns)   --->   "%sub_ln1171_427 = sub i19 %sext_ln1171_491, i19 %sext_ln1171_484"   --->   Operation 1922 'sub' 'sub_ln1171_427' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_1799 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_427, i32 6, i32 18"   --->   Operation 1923 'partselect' 'mult_V_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln43_309 = sext i13 %mult_V_1799" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1924 'sext' 'sext_ln43_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (1.30ns)   --->   "%sub_ln1171_428 = sub i17 0, i17 %sext_ln1171_482"   --->   Operation 1925 'sub' 'sub_ln1171_428' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%mult_V_1800 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_428, i32 6, i32 16"   --->   Operation 1926 'partselect' 'mult_V_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln43_310 = sext i11 %mult_V_1800" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1927 'sext' 'sext_ln43_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln43_311 = sext i11 %mult_V_1800" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1928 'sext' 'sext_ln43_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (1.34ns)   --->   "%sub_ln1171_429 = sub i20 0, i20 %sext_ln1171_487"   --->   Operation 1929 'sub' 'sub_ln1171_429' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%mult_V_1801 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_429, i32 6, i32 19"   --->   Operation 1930 'partselect' 'mult_V_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%mult_V_1803 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_335, i32 3, i32 15"   --->   Operation 1931 'partselect' 'mult_V_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln43_312 = sext i13 %mult_V_1803" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1932 'sext' 'sext_ln43_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (1.33ns)   --->   "%sub_ln1171_430 = sub i19 %sext_ln1171_484, i19 %sext_ln1171_491"   --->   Operation 1933 'sub' 'sub_ln1171_430' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%mult_V_1804 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_430, i32 6, i32 18"   --->   Operation 1934 'partselect' 'mult_V_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln43_314 = sext i13 %mult_V_1804" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1935 'sext' 'sext_ln43_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (1.33ns)   --->   "%add_ln1171_74 = add i19 %sext_ln1171_491, i19 %sext_ln1171_484"   --->   Operation 1936 'add' 'add_ln1171_74' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%mult_V_1805 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_74, i32 6, i32 18"   --->   Operation 1937 'partselect' 'mult_V_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln43_315 = sext i13 %mult_V_1805" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1938 'sext' 'sext_ln43_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln43_316 = sext i13 %mult_V_1805" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1939 'sext' 'sext_ln43_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (1.32ns)   --->   "%sub_ln1171_431 = sub i18 0, i18 %sext_ln1171_488"   --->   Operation 1940 'sub' 'sub_ln1171_431' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%mult_V_1815 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_431, i32 6, i32 17"   --->   Operation 1941 'partselect' 'mult_V_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln43_317 = sext i12 %mult_V_1815" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1942 'sext' 'sext_ln43_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (1.34ns)   --->   "%sub_ln1171_432 = sub i20 %sext_ln1171_483, i20 %sext_ln1171_487"   --->   Operation 1943 'sub' 'sub_ln1171_432' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_1819 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_432, i32 6, i32 19"   --->   Operation 1944 'partselect' 'mult_V_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln717_363 = sext i14 %mult_V_1819"   --->   Operation 1945 'sext' 'sext_ln717_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (1.34ns)   --->   "%sub_ln1171_433 = sub i20 %sext_ln1171_489, i20 %sext_ln1171_487"   --->   Operation 1946 'sub' 'sub_ln1171_433' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%mult_V_1821 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_433, i32 6, i32 19"   --->   Operation 1947 'partselect' 'mult_V_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln43_318 = sext i14 %mult_V_1821" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1948 'sext' 'sext_ln43_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.00ns)   --->   "%sext_ln1171_492 = sext i16 %p_read60241"   --->   Operation 1949 'sext' 'sext_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln1171_493 = sext i16 %p_read60241"   --->   Operation 1950 'sext' 'sext_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln1171_494 = sext i16 %p_read60241"   --->   Operation 1951 'sext' 'sext_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln1171_495 = sext i16 %p_read60241"   --->   Operation 1952 'sext' 'sext_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (3.72ns)   --->   "%mul_ln1171_159 = mul i22 %sext_ln1171_495, i22 4194285"   --->   Operation 1953 'mul' 'mul_ln1171_159' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%mult_V_1920 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_159, i32 6, i32 21"   --->   Operation 1954 'partselect' 'mult_V_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%mult_V_1921 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read60241, i32 3, i32 15"   --->   Operation 1955 'partselect' 'mult_V_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln43_319 = sext i13 %mult_V_1921" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1956 'sext' 'sext_ln43_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%shl_ln1171_267 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read60241, i3 0"   --->   Operation 1957 'bitconcatenate' 'shl_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln1171_496 = sext i19 %shl_ln1171_267"   --->   Operation 1958 'sext' 'sext_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (1.34ns)   --->   "%sub_ln1171_434 = sub i20 0, i20 %sext_ln1171_496"   --->   Operation 1959 'sub' 'sub_ln1171_434' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%shl_ln1171_268 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read60241, i1 0"   --->   Operation 1960 'bitconcatenate' 'shl_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln1171_497 = sext i17 %shl_ln1171_268"   --->   Operation 1961 'sext' 'sext_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln1171_498 = sext i17 %shl_ln1171_268"   --->   Operation 1962 'sext' 'sext_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (1.36ns)   --->   "%sub_ln1171_435 = sub i20 %sub_ln1171_434, i20 %sext_ln1171_498"   --->   Operation 1963 'sub' 'sub_ln1171_435' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%mult_V_1922 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_435, i32 6, i32 19"   --->   Operation 1964 'partselect' 'mult_V_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln717_364 = sext i14 %mult_V_1922"   --->   Operation 1965 'sext' 'sext_ln717_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln43_320 = sext i14 %mult_V_1922" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1966 'sext' 'sext_ln43_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%mult_V_1923 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read60241, i32 4, i32 15"   --->   Operation 1967 'partselect' 'mult_V_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln43_321 = sext i12 %mult_V_1923" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1968 'sext' 'sext_ln43_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read60241, i2 0"   --->   Operation 1969 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln1171_499 = sext i18 %tmp_12"   --->   Operation 1970 'sext' 'sext_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (1.33ns)   --->   "%sub_ln1171_436 = sub i19 %sext_ln1171_494, i19 %sext_ln1171_499"   --->   Operation 1971 'sub' 'sub_ln1171_436' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_1924 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_436, i32 6, i32 18"   --->   Operation 1972 'partselect' 'mult_V_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln43_322 = sext i13 %mult_V_1924" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1973 'sext' 'sext_ln43_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%shl_ln1171_269 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read60241, i4 0"   --->   Operation 1974 'bitconcatenate' 'shl_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln1171_500 = sext i20 %shl_ln1171_269"   --->   Operation 1975 'sext' 'sext_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (1.36ns)   --->   "%sub_ln1171_437 = sub i21 0, i21 %sext_ln1171_500"   --->   Operation 1976 'sub' 'sub_ln1171_437' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%mult_V_1925 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_437, i32 6, i32 20"   --->   Operation 1977 'partselect' 'mult_V_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln717_365 = sext i15 %mult_V_1925"   --->   Operation 1978 'sext' 'sext_ln717_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%mult_V_1926 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read60241, i32 5, i32 15"   --->   Operation 1979 'partselect' 'mult_V_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln43_323 = sext i11 %mult_V_1926" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1980 'sext' 'sext_ln43_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%mult_V_1928 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read60241, i32 6, i32 15"   --->   Operation 1981 'partselect' 'mult_V_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln43_324 = sext i10 %mult_V_1928" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1982 'sext' 'sext_ln43_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (1.34ns)   --->   "%sub_ln1171_438 = sub i20 %sext_ln1171_496, i20 %sext_ln1171_498"   --->   Operation 1983 'sub' 'sub_ln1171_438' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%mult_V_1930 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_438, i32 6, i32 19"   --->   Operation 1984 'partselect' 'mult_V_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%sext_ln717_366 = sext i14 %mult_V_1930"   --->   Operation 1985 'sext' 'sext_ln717_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln43_325 = sext i14 %mult_V_1930" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1986 'sext' 'sext_ln43_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln1171_501 = sext i18 %tmp_12"   --->   Operation 1987 'sext' 'sext_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (1.33ns)   --->   "%sub_ln1171_439 = sub i19 0, i19 %sext_ln1171_499"   --->   Operation 1988 'sub' 'sub_ln1171_439' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1989 [1/1] (1.34ns)   --->   "%sub_ln1171_440 = sub i19 %sub_ln1171_439, i19 %sext_ln1171_494"   --->   Operation 1989 'sub' 'sub_ln1171_440' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%mult_V_1931 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_440, i32 6, i32 18"   --->   Operation 1990 'partselect' 'mult_V_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln43_326 = sext i13 %mult_V_1931" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1991 'sext' 'sext_ln43_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (1.34ns)   --->   "%sub_ln1171_441 = sub i20 %sext_ln1171_492, i20 %sext_ln1171_496"   --->   Operation 1992 'sub' 'sub_ln1171_441' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%mult_V_1932 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_441, i32 6, i32 19"   --->   Operation 1993 'partselect' 'mult_V_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln717_367 = sext i14 %mult_V_1932"   --->   Operation 1994 'sext' 'sext_ln717_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (1.36ns)   --->   "%sub_ln1171_442 = sub i21 %sext_ln1171_501, i21 %sext_ln1171_500"   --->   Operation 1995 'sub' 'sub_ln1171_442' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%mult_V_1934 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_442, i32 6, i32 20"   --->   Operation 1996 'partselect' 'mult_V_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (1.32ns)   --->   "%sub_ln1171_443 = sub i18 0, i18 %sext_ln1171_497"   --->   Operation 1997 'sub' 'sub_ln1171_443' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%mult_V_1935 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_443, i32 6, i32 17"   --->   Operation 1998 'partselect' 'mult_V_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln43_327 = sext i12 %mult_V_1935" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 1999 'sext' 'sext_ln43_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln43_328 = sext i12 %mult_V_1935" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2000 'sext' 'sext_ln43_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (1.30ns)   --->   "%sub_ln1171_444 = sub i17 0, i17 %sext_ln1171_493"   --->   Operation 2001 'sub' 'sub_ln1171_444' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%mult_V_1936 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_444, i32 6, i32 16"   --->   Operation 2002 'partselect' 'mult_V_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln43_329 = sext i11 %mult_V_1936" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2003 'sext' 'sext_ln43_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%mult_V_1937 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read60241, i32 2, i32 15"   --->   Operation 2004 'partselect' 'mult_V_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln717_369 = sext i14 %mult_V_1937"   --->   Operation 2005 'sext' 'sext_ln717_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%mult_V_1940 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_439, i32 6, i32 18"   --->   Operation 2006 'partselect' 'mult_V_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln43_330 = sext i13 %mult_V_1940" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2007 'sext' 'sext_ln43_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (1.34ns)   --->   "%add_ln1171_75 = add i20 %sext_ln1171_496, i20 %sext_ln1171_498"   --->   Operation 2008 'add' 'add_ln1171_75' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%mult_V_1941 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_75, i32 6, i32 19"   --->   Operation 2009 'partselect' 'mult_V_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln43_331 = sext i14 %mult_V_1941" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2010 'sext' 'sext_ln43_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (1.33ns)   --->   "%add_ln1171_76 = add i19 %sext_ln1171_499, i19 %sext_ln1171_494"   --->   Operation 2011 'add' 'add_ln1171_76' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%mult_V_1942 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_76, i32 6, i32 18"   --->   Operation 2012 'partselect' 'mult_V_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln43_332 = sext i13 %mult_V_1942" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2013 'sext' 'sext_ln43_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%mult_V_1950 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_434, i32 6, i32 19"   --->   Operation 2014 'partselect' 'mult_V_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln1171_502 = sext i16 %p_read_334"   --->   Operation 2015 'sext' 'sext_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln1171_503 = sext i16 %p_read_334"   --->   Operation 2016 'sext' 'sext_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln1171_504 = sext i16 %p_read_334"   --->   Operation 2017 'sext' 'sext_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln1171_505 = sext i16 %p_read_334"   --->   Operation 2018 'sext' 'sext_ln1171_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln1171_506 = sext i16 %p_read_334"   --->   Operation 2019 'sext' 'sext_ln1171_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%shl_ln1171_270 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_334, i3 0"   --->   Operation 2020 'bitconcatenate' 'shl_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln1171_507 = sext i19 %shl_ln1171_270"   --->   Operation 2021 'sext' 'sext_ln1171_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%shl_ln1171_271 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_334, i1 0"   --->   Operation 2022 'bitconcatenate' 'shl_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%sext_ln1171_508 = sext i17 %shl_ln1171_271"   --->   Operation 2023 'sext' 'sext_ln1171_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (1.34ns)   --->   "%sub_ln1171_445 = sub i20 %sext_ln1171_508, i20 %sext_ln1171_507"   --->   Operation 2024 'sub' 'sub_ln1171_445' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%mult_V_2048 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_445, i32 6, i32 19"   --->   Operation 2025 'partselect' 'mult_V_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln43_333 = sext i14 %mult_V_2048" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2026 'sext' 'sext_ln43_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (1.34ns)   --->   "%add_ln1171_77 = add i20 %sext_ln1171_507, i20 %sext_ln1171_508"   --->   Operation 2027 'add' 'add_ln1171_77' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%mult_V_2050 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_77, i32 6, i32 19"   --->   Operation 2028 'partselect' 'mult_V_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln43_334 = sext i14 %mult_V_2050" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2029 'sext' 'sext_ln43_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (1.30ns)   --->   "%sub_ln1171_446 = sub i17 0, i17 %sext_ln1171_505"   --->   Operation 2030 'sub' 'sub_ln1171_446' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_2051 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_446, i32 6, i32 16"   --->   Operation 2031 'partselect' 'mult_V_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln43_335 = sext i11 %mult_V_2051" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2032 'sext' 'sext_ln43_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (3.72ns)   --->   "%mul_ln1171_160 = mul i22 %sext_ln1171_504, i22 22"   --->   Operation 2033 'mul' 'mul_ln1171_160' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%mult_V_2052 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_160, i32 6, i32 21"   --->   Operation 2034 'partselect' 'mult_V_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (3.72ns)   --->   "%mul_ln1171_161 = mul i22 %sext_ln1171_504, i22 4194275"   --->   Operation 2035 'mul' 'mul_ln1171_161' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%mult_V_2053 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_161, i32 6, i32 21"   --->   Operation 2036 'partselect' 'mult_V_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (3.72ns)   --->   "%mul_ln1171_162 = mul i22 %sext_ln1171_504, i22 4194282"   --->   Operation 2037 'mul' 'mul_ln1171_162' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%mult_V_2054 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_162, i32 6, i32 21"   --->   Operation 2038 'partselect' 'mult_V_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (0.00ns)   --->   "%mult_V_2055 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_334, i32 2, i32 15"   --->   Operation 2039 'partselect' 'mult_V_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%sext_ln43_336 = sext i14 %mult_V_2055" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2040 'sext' 'sext_ln43_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%mult_V_2056 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_334, i32 3, i32 15"   --->   Operation 2041 'partselect' 'mult_V_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (1.34ns)   --->   "%sub_ln1171_447 = sub i20 0, i20 %sext_ln1171_507"   --->   Operation 2042 'sub' 'sub_ln1171_447' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%mult_V_2058 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_447, i32 6, i32 19"   --->   Operation 2043 'partselect' 'mult_V_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln43_338 = sext i14 %mult_V_2058" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2044 'sext' 'sext_ln43_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%shl_ln1171_272 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_334, i4 0"   --->   Operation 2045 'bitconcatenate' 'shl_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln1171_509 = sext i20 %shl_ln1171_272"   --->   Operation 2046 'sext' 'sext_ln1171_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%shl_ln1171_273 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_334, i2 0"   --->   Operation 2047 'bitconcatenate' 'shl_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln1171_510 = sext i18 %shl_ln1171_273"   --->   Operation 2048 'sext' 'sext_ln1171_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln1171_511 = sext i18 %shl_ln1171_273"   --->   Operation 2049 'sext' 'sext_ln1171_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (1.36ns)   --->   "%add_ln1171_78 = add i21 %sext_ln1171_509, i21 %sext_ln1171_511"   --->   Operation 2050 'add' 'add_ln1171_78' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%mult_V_2059 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_78, i32 6, i32 20"   --->   Operation 2051 'partselect' 'mult_V_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (1.36ns)   --->   "%add_ln1171_79 = add i21 %sext_ln1171_509, i21 %sext_ln1171_502"   --->   Operation 2052 'add' 'add_ln1171_79' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%mult_V_2060 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_79, i32 6, i32 20"   --->   Operation 2053 'partselect' 'mult_V_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (3.72ns)   --->   "%mul_ln1171_163 = mul i22 %sext_ln1171_504, i22 26"   --->   Operation 2054 'mul' 'mul_ln1171_163' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%mult_V_2061 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_163, i32 6, i32 21"   --->   Operation 2055 'partselect' 'mult_V_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (3.72ns)   --->   "%mul_ln1171_164 = mul i21 %sext_ln1171_502, i21 11"   --->   Operation 2056 'mul' 'mul_ln1171_164' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%mult_V_2062 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_164, i32 6, i32 20"   --->   Operation 2057 'partselect' 'mult_V_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%mult_V_2064 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_334, i32 4, i32 15"   --->   Operation 2058 'partselect' 'mult_V_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln43_339 = sext i12 %mult_V_2064" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2059 'sext' 'sext_ln43_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2060 [1/1] (1.33ns)   --->   "%sub_ln1171_448 = sub i19 %sext_ln1171_510, i19 %sext_ln1171_506"   --->   Operation 2060 'sub' 'sub_ln1171_448' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%mult_V_2065 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_448, i32 6, i32 18"   --->   Operation 2061 'partselect' 'mult_V_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln43_340 = sext i13 %mult_V_2065" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2062 'sext' 'sext_ln43_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (1.36ns)   --->   "%sub_ln1171_449 = sub i21 %sext_ln1171_509, i21 %sext_ln1171_502"   --->   Operation 2063 'sub' 'sub_ln1171_449' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%mult_V_2066 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_449, i32 6, i32 20"   --->   Operation 2064 'partselect' 'mult_V_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln717_375 = sext i15 %mult_V_2066"   --->   Operation 2065 'sext' 'sext_ln717_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (1.33ns)   --->   "%add_ln1171_80 = add i19 %sext_ln1171_510, i19 %sext_ln1171_506"   --->   Operation 2066 'add' 'add_ln1171_80' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%mult_V_2067 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_80, i32 6, i32 18"   --->   Operation 2067 'partselect' 'mult_V_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln43_341 = sext i13 %mult_V_2067" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2068 'sext' 'sext_ln43_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_450 = sub i21 0, i21 %sext_ln1171_509"   --->   Operation 2069 'sub' 'sub_ln1171_450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2070 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_451 = sub i21 %sub_ln1171_450, i21 %sext_ln1171_502"   --->   Operation 2070 'sub' 'sub_ln1171_451' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%mult_V_2069 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_451, i32 6, i32 20"   --->   Operation 2071 'partselect' 'mult_V_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (1.34ns)   --->   "%sub_ln1171_452 = sub i20 %sext_ln1171_507, i20 %sext_ln1171_508"   --->   Operation 2072 'sub' 'sub_ln1171_452' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%mult_V_2073 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_452, i32 6, i32 19"   --->   Operation 2073 'partselect' 'mult_V_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (3.72ns)   --->   "%mul_ln1171_165 = mul i21 %sext_ln1171_502, i21 13"   --->   Operation 2074 'mul' 'mul_ln1171_165' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%mult_V_2074 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_165, i32 6, i32 20"   --->   Operation 2075 'partselect' 'mult_V_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (1.36ns)   --->   "%sub_ln1171_453 = sub i21 %sext_ln1171_509, i21 %sext_ln1171_511"   --->   Operation 2076 'sub' 'sub_ln1171_453' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%mult_V_2078 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_453, i32 6, i32 20"   --->   Operation 2077 'partselect' 'mult_V_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (1.34ns)   --->   "%sub_ln1171_454 = sub i20 %sext_ln1171_507, i20 %sext_ln1171_503"   --->   Operation 2078 'sub' 'sub_ln1171_454' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%mult_V_2079 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_454, i32 6, i32 19"   --->   Operation 2079 'partselect' 'mult_V_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln43_343 = sext i14 %mult_V_2079" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2080 'sext' 'sext_ln43_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln1171_512 = sext i16 %p_read_333"   --->   Operation 2081 'sext' 'sext_ln1171_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln1171_513 = sext i16 %p_read_333"   --->   Operation 2082 'sext' 'sext_ln1171_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln1171_514 = sext i16 %p_read_333"   --->   Operation 2083 'sext' 'sext_ln1171_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln1171_515 = sext i16 %p_read_333"   --->   Operation 2084 'sext' 'sext_ln1171_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%shl_ln1171_274 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_333, i3 0"   --->   Operation 2085 'bitconcatenate' 'shl_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1171_516 = sext i19 %shl_ln1171_274"   --->   Operation 2086 'sext' 'sext_ln1171_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (1.34ns)   --->   "%sub_ln1171_455 = sub i20 0, i20 %sext_ln1171_516"   --->   Operation 2087 'sub' 'sub_ln1171_455' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2088 [1/1] (1.36ns)   --->   "%sub_ln1171_456 = sub i20 %sub_ln1171_455, i20 %sext_ln1171_514"   --->   Operation 2088 'sub' 'sub_ln1171_456' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%mult_V_2176 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_456, i32 6, i32 19"   --->   Operation 2089 'partselect' 'mult_V_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln43_344 = sext i14 %mult_V_2176" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2090 'sext' 'sext_ln43_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (1.34ns)   --->   "%sub_ln1171_457 = sub i20 %sext_ln1171_514, i20 %sext_ln1171_516"   --->   Operation 2091 'sub' 'sub_ln1171_457' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%mult_V_2177 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_457, i32 6, i32 19"   --->   Operation 2092 'partselect' 'mult_V_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln717_379 = sext i14 %mult_V_2177"   --->   Operation 2093 'sext' 'sext_ln717_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln43_345 = sext i14 %mult_V_2177" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2094 'sext' 'sext_ln43_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (3.72ns)   --->   "%mul_ln1171_166 = mul i21 %sext_ln1171_513, i21 2097141"   --->   Operation 2095 'mul' 'mul_ln1171_166' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%mult_V_2178 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_166, i32 6, i32 20"   --->   Operation 2096 'partselect' 'mult_V_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%shl_ln1171_275 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_333, i2 0"   --->   Operation 2097 'bitconcatenate' 'shl_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln1171_517 = sext i18 %shl_ln1171_275"   --->   Operation 2098 'sext' 'sext_ln1171_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln1171_518 = sext i18 %shl_ln1171_275"   --->   Operation 2099 'sext' 'sext_ln1171_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (1.33ns)   --->   "%add_ln1171_81 = add i19 %sext_ln1171_518, i19 %sext_ln1171_515"   --->   Operation 2100 'add' 'add_ln1171_81' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%mult_V_2180 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_81, i32 6, i32 18"   --->   Operation 2101 'partselect' 'mult_V_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln43_346 = sext i13 %mult_V_2180" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2102 'sext' 'sext_ln43_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln43_347 = sext i13 %mult_V_2180" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2103 'sext' 'sext_ln43_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (3.72ns)   --->   "%mul_ln1171_167 = mul i22 %sext_ln1171_512, i22 22"   --->   Operation 2104 'mul' 'mul_ln1171_167' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%mult_V_2181 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_167, i32 6, i32 21"   --->   Operation 2105 'partselect' 'mult_V_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%mult_V_2182 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_333, i32 4, i32 15"   --->   Operation 2106 'partselect' 'mult_V_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln43_348 = sext i12 %mult_V_2182" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2107 'sext' 'sext_ln43_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (1.34ns)   --->   "%add_ln1171_82 = add i20 %sext_ln1171_516, i20 %sext_ln1171_514"   --->   Operation 2108 'add' 'add_ln1171_82' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%mult_V_2183 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_82, i32 6, i32 19"   --->   Operation 2109 'partselect' 'mult_V_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln43_349 = sext i14 %mult_V_2183" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2110 'sext' 'sext_ln43_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_458 = sub i19 0, i19 %sext_ln1171_518"   --->   Operation 2111 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2112 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_459 = sub i19 %sub_ln1171_458, i19 %sext_ln1171_515"   --->   Operation 2112 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%mult_V_2184 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_459, i32 6, i32 18"   --->   Operation 2113 'partselect' 'mult_V_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln43_350 = sext i13 %mult_V_2184" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2114 'sext' 'sext_ln43_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (0.00ns)   --->   "%shl_ln1171_276 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_333, i1 0"   --->   Operation 2115 'bitconcatenate' 'shl_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln1171_519 = sext i17 %shl_ln1171_276"   --->   Operation 2116 'sext' 'sext_ln1171_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln1171_520 = sext i17 %shl_ln1171_276"   --->   Operation 2117 'sext' 'sext_ln1171_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (1.34ns)   --->   "%add_ln1171_83 = add i20 %sext_ln1171_516, i20 %sext_ln1171_520"   --->   Operation 2118 'add' 'add_ln1171_83' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%mult_V_2185 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_83, i32 6, i32 19"   --->   Operation 2119 'partselect' 'mult_V_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (3.72ns)   --->   "%mul_ln1171_168 = mul i21 %sext_ln1171_513, i21 13"   --->   Operation 2120 'mul' 'mul_ln1171_168' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%mult_V_2186 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_168, i32 6, i32 20"   --->   Operation 2121 'partselect' 'mult_V_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%mult_V_2188 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_455, i32 6, i32 19"   --->   Operation 2122 'partselect' 'mult_V_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln43_352 = sext i14 %mult_V_2188" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2123 'sext' 'sext_ln43_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%mult_V_2189 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_333, i32 2, i32 15"   --->   Operation 2124 'partselect' 'mult_V_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln43_353 = sext i14 %mult_V_2189" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2125 'sext' 'sext_ln43_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (1.36ns)   --->   "%sub_ln1171_460 = sub i20 %sub_ln1171_455, i20 %sext_ln1171_520"   --->   Operation 2126 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%mult_V_2190 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_460, i32 6, i32 19"   --->   Operation 2127 'partselect' 'mult_V_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln43_354 = sext i14 %mult_V_2190" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2128 'sext' 'sext_ln43_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (1.32ns)   --->   "%sub_ln1171_461 = sub i18 0, i18 %sext_ln1171_519"   --->   Operation 2129 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_2191 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_461, i32 6, i32 17"   --->   Operation 2130 'partselect' 'mult_V_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln43_355 = sext i12 %mult_V_2191" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2131 'sext' 'sext_ln43_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln43_356 = sext i12 %mult_V_2191" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2132 'sext' 'sext_ln43_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%mult_V_2192 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_333, i32 6, i32 15"   --->   Operation 2133 'partselect' 'mult_V_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln43_357 = sext i10 %mult_V_2192" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2134 'sext' 'sext_ln43_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%shl_ln1171_277 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_333, i4 0"   --->   Operation 2135 'bitconcatenate' 'shl_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1171_521 = sext i20 %shl_ln1171_277"   --->   Operation 2136 'sext' 'sext_ln1171_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (1.36ns)   --->   "%sub_ln1171_462 = sub i21 0, i21 %sext_ln1171_521"   --->   Operation 2137 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2138 [1/1] (1.37ns)   --->   "%sub_ln1171_463 = sub i21 %sub_ln1171_462, i21 %sext_ln1171_517"   --->   Operation 2138 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%mult_V_2193 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_463, i32 6, i32 20"   --->   Operation 2139 'partselect' 'mult_V_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%mult_V_2194 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_462, i32 6, i32 20"   --->   Operation 2140 'partselect' 'mult_V_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln717_384 = sext i15 %mult_V_2194"   --->   Operation 2141 'sext' 'sext_ln717_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (1.36ns)   --->   "%sub_ln1171_464 = sub i21 %sext_ln1171_517, i21 %sext_ln1171_521"   --->   Operation 2142 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%mult_V_2195 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_464, i32 6, i32 20"   --->   Operation 2143 'partselect' 'mult_V_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (1.33ns)   --->   "%sub_ln1171_465 = sub i19 %sext_ln1171_515, i19 %sext_ln1171_518"   --->   Operation 2144 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%mult_V_2198 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_465, i32 6, i32 18"   --->   Operation 2145 'partselect' 'mult_V_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln43_358 = sext i13 %mult_V_2198" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2146 'sext' 'sext_ln43_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln43_359 = sext i13 %mult_V_2198" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2147 'sext' 'sext_ln43_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (3.72ns)   --->   "%mul_ln1171_169 = mul i21 %sext_ln1171_513, i21 11"   --->   Operation 2148 'mul' 'mul_ln1171_169' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%mult_V_2204 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_169, i32 6, i32 20"   --->   Operation 2149 'partselect' 'mult_V_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln1171_522 = sext i16 %p_read_332"   --->   Operation 2150 'sext' 'sext_ln1171_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln1171_523 = sext i16 %p_read_332"   --->   Operation 2151 'sext' 'sext_ln1171_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln1171_524 = sext i16 %p_read_332"   --->   Operation 2152 'sext' 'sext_ln1171_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1171_525 = sext i16 %p_read_332"   --->   Operation 2153 'sext' 'sext_ln1171_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%shl_ln1171_278 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_332, i3 0"   --->   Operation 2154 'bitconcatenate' 'shl_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1171_526 = sext i19 %shl_ln1171_278"   --->   Operation 2155 'sext' 'sext_ln1171_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (1.34ns)   --->   "%sub_ln1171_466 = sub i20 0, i20 %sext_ln1171_526"   --->   Operation 2156 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%mult_V_2304 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_466, i32 6, i32 19"   --->   Operation 2157 'partselect' 'mult_V_2304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln43_360 = sext i14 %mult_V_2304" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2158 'sext' 'sext_ln43_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (1.30ns)   --->   "%sub_ln1171_467 = sub i17 0, i17 %sext_ln1171_524"   --->   Operation 2159 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%mult_V_2305 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_467, i32 6, i32 16"   --->   Operation 2160 'partselect' 'mult_V_2305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln43_361 = sext i11 %mult_V_2305" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2161 'sext' 'sext_ln43_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%mult_V_2306 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_332, i32 5, i32 15"   --->   Operation 2162 'partselect' 'mult_V_2306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln43_362 = sext i11 %mult_V_2306" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2163 'sext' 'sext_ln43_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%shl_ln1171_279 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_332, i2 0"   --->   Operation 2164 'bitconcatenate' 'shl_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln1171_527 = sext i18 %shl_ln1171_279"   --->   Operation 2165 'sext' 'sext_ln1171_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1171_528 = sext i18 %shl_ln1171_279"   --->   Operation 2166 'sext' 'sext_ln1171_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (1.33ns)   --->   "%sub_ln1171_468 = sub i19 0, i19 %sext_ln1171_528"   --->   Operation 2167 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2168 [1/1] (1.34ns)   --->   "%sub_ln1171_469 = sub i19 %sub_ln1171_468, i19 %sext_ln1171_525"   --->   Operation 2168 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%mult_V_2307 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_469, i32 6, i32 18"   --->   Operation 2169 'partselect' 'mult_V_2307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln43_363 = sext i13 %mult_V_2307" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2170 'sext' 'sext_ln43_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (1.34ns)   --->   "%sub_ln1171_470 = sub i20 %sext_ln1171_526, i20 %sext_ln1171_523"   --->   Operation 2171 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%mult_V_2310 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_470, i32 6, i32 19"   --->   Operation 2172 'partselect' 'mult_V_2310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln43_364 = sext i14 %mult_V_2310" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2173 'sext' 'sext_ln43_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%shl_ln1171_280 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_332, i4 0"   --->   Operation 2174 'bitconcatenate' 'shl_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln1171_529 = sext i20 %shl_ln1171_280"   --->   Operation 2175 'sext' 'sext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (1.36ns)   --->   "%sub_ln1171_471 = sub i21 %sext_ln1171_529, i21 %sext_ln1171_527"   --->   Operation 2176 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%mult_V_2311 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_471, i32 6, i32 20"   --->   Operation 2177 'partselect' 'mult_V_2311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (1.36ns)   --->   "%sub_ln1171_472 = sub i20 %sub_ln1171_466, i20 %sext_ln1171_523"   --->   Operation 2178 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%mult_V_2312 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_472, i32 6, i32 19"   --->   Operation 2179 'partselect' 'mult_V_2312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln43_365 = sext i14 %mult_V_2312" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2180 'sext' 'sext_ln43_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%mult_V_2313 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_468, i32 6, i32 18"   --->   Operation 2181 'partselect' 'mult_V_2313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln43_366 = sext i13 %mult_V_2313" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2182 'sext' 'sext_ln43_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (1.33ns)   --->   "%sub_ln1171_473 = sub i19 %sext_ln1171_525, i19 %sext_ln1171_528"   --->   Operation 2183 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%mult_V_2314 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_473, i32 6, i32 18"   --->   Operation 2184 'partselect' 'mult_V_2314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln43_367 = sext i13 %mult_V_2314" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2185 'sext' 'sext_ln43_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%mult_V_2315 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_332, i32 6, i32 15"   --->   Operation 2186 'partselect' 'mult_V_2315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln43_368 = sext i10 %mult_V_2315" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2187 'sext' 'sext_ln43_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln43_369 = sext i10 %mult_V_2315" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2188 'sext' 'sext_ln43_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%mult_V_2316 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_332, i32 3, i32 15"   --->   Operation 2189 'partselect' 'mult_V_2316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%shl_ln1171_281 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_332, i1 0"   --->   Operation 2190 'bitconcatenate' 'shl_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln1171_530 = sext i17 %shl_ln1171_281"   --->   Operation 2191 'sext' 'sext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (1.34ns)   --->   "%sub_ln1171_474 = sub i20 %sext_ln1171_530, i20 %sext_ln1171_526"   --->   Operation 2192 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%mult_V_2319 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_474, i32 6, i32 19"   --->   Operation 2193 'partselect' 'mult_V_2319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln43_371 = sext i14 %mult_V_2319" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2194 'sext' 'sext_ln43_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (1.36ns)   --->   "%sub_ln1171_475 = sub i20 %sub_ln1171_466, i20 %sext_ln1171_530"   --->   Operation 2195 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%mult_V_2320 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_475, i32 6, i32 19"   --->   Operation 2196 'partselect' 'mult_V_2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (3.72ns)   --->   "%mul_ln1171_170 = mul i21 %sext_ln1171_522, i21 2097139"   --->   Operation 2197 'mul' 'mul_ln1171_170' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%mult_V_2324 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_170, i32 6, i32 20"   --->   Operation 2198 'partselect' 'mult_V_2324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (1.33ns)   --->   "%add_ln1171_84 = add i19 %sext_ln1171_528, i19 %sext_ln1171_525"   --->   Operation 2199 'add' 'add_ln1171_84' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%mult_V_2325 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_84, i32 6, i32 18"   --->   Operation 2200 'partselect' 'mult_V_2325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln43_373 = sext i13 %mult_V_2325" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2201 'sext' 'sext_ln43_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (3.72ns)   --->   "%mul_ln1171_171 = mul i21 %sext_ln1171_522, i21 11"   --->   Operation 2202 'mul' 'mul_ln1171_171' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%mult_V_2332 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_171, i32 6, i32 20"   --->   Operation 2203 'partselect' 'mult_V_2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (1.34ns)   --->   "%add_ln1171_85 = add i20 %sext_ln1171_526, i20 %sext_ln1171_523"   --->   Operation 2204 'add' 'add_ln1171_85' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%mult_V_2335 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_85, i32 6, i32 19"   --->   Operation 2205 'partselect' 'mult_V_2335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1171_531 = sext i16 %p_read_331"   --->   Operation 2206 'sext' 'sext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln1171_532 = sext i16 %p_read_331"   --->   Operation 2207 'sext' 'sext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln1171_533 = sext i16 %p_read_331"   --->   Operation 2208 'sext' 'sext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln1171_534 = sext i16 %p_read_331"   --->   Operation 2209 'sext' 'sext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%shl_ln1171_282 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_331, i3 0"   --->   Operation 2210 'bitconcatenate' 'shl_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln1171_535 = sext i19 %shl_ln1171_282"   --->   Operation 2211 'sext' 'sext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_476 = sub i20 0, i20 %sext_ln1171_535"   --->   Operation 2212 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%shl_ln1171_283 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_331, i1 0"   --->   Operation 2213 'bitconcatenate' 'shl_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln1171_536 = sext i17 %shl_ln1171_283"   --->   Operation 2214 'sext' 'sext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln1171_537 = sext i17 %shl_ln1171_283"   --->   Operation 2215 'sext' 'sext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln1171_538 = sext i17 %shl_ln1171_283"   --->   Operation 2216 'sext' 'sext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_477 = sub i20 %sub_ln1171_476, i20 %sext_ln1171_538"   --->   Operation 2217 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%mult_V_2432 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_477, i32 6, i32 19"   --->   Operation 2218 'partselect' 'mult_V_2432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln43_374 = sext i14 %mult_V_2432" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2219 'sext' 'sext_ln43_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (3.72ns)   --->   "%mul_ln1171_172 = mul i21 %sext_ln1171_532, i21 13"   --->   Operation 2220 'mul' 'mul_ln1171_172' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%mult_V_2433 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_172, i32 6, i32 20"   --->   Operation 2221 'partselect' 'mult_V_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%shl_ln1171_284 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_331, i2 0"   --->   Operation 2222 'bitconcatenate' 'shl_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln1171_539 = sext i18 %shl_ln1171_284"   --->   Operation 2223 'sext' 'sext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (1.33ns)   --->   "%sub_ln1171_478 = sub i19 0, i19 %sext_ln1171_539"   --->   Operation 2224 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%mult_V_2434 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_478, i32 6, i32 18"   --->   Operation 2225 'partselect' 'mult_V_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln43_375 = sext i13 %mult_V_2434" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2226 'sext' 'sext_ln43_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (1.33ns)   --->   "%sub_ln1171_479 = sub i19 %sext_ln1171_539, i19 %sext_ln1171_534"   --->   Operation 2227 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%mult_V_2436 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_479, i32 6, i32 18"   --->   Operation 2228 'partselect' 'mult_V_2436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln43_376 = sext i13 %mult_V_2436" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2229 'sext' 'sext_ln43_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (1.34ns)   --->   "%add_ln1171_86 = add i20 %sext_ln1171_535, i20 %sext_ln1171_531"   --->   Operation 2230 'add' 'add_ln1171_86' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%mult_V_2437 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_86, i32 6, i32 19"   --->   Operation 2231 'partselect' 'mult_V_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (1.33ns)   --->   "%add_ln1171_87 = add i19 %sext_ln1171_539, i19 %sext_ln1171_534"   --->   Operation 2232 'add' 'add_ln1171_87' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%mult_V_2438 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_87, i32 6, i32 18"   --->   Operation 2233 'partselect' 'mult_V_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln43_377 = sext i13 %mult_V_2438" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2234 'sext' 'sext_ln43_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (1.33ns)   --->   "%sub_ln1171_480 = sub i19 %sext_ln1171_534, i19 %sext_ln1171_539"   --->   Operation 2235 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%mult_V_2439 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_480, i32 6, i32 18"   --->   Operation 2236 'partselect' 'mult_V_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln43_378 = sext i13 %mult_V_2439" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2237 'sext' 'sext_ln43_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (1.30ns)   --->   "%sub_ln1171_481 = sub i17 0, i17 %sext_ln1171_533"   --->   Operation 2238 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%mult_V_2440 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_481, i32 6, i32 16"   --->   Operation 2239 'partselect' 'mult_V_2440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln43_379 = sext i11 %mult_V_2440" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2240 'sext' 'sext_ln43_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%mult_V_2441 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_331, i32 3, i32 15"   --->   Operation 2241 'partselect' 'mult_V_2441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln43_380 = sext i13 %mult_V_2441" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2242 'sext' 'sext_ln43_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (1.32ns)   --->   "%sub_ln1171_482 = sub i18 0, i18 %sext_ln1171_537"   --->   Operation 2243 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%mult_V_2444 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_482, i32 6, i32 17"   --->   Operation 2244 'partselect' 'mult_V_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln43_381 = sext i12 %mult_V_2444" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2245 'sext' 'sext_ln43_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln43_382 = sext i12 %mult_V_2444" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2246 'sext' 'sext_ln43_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (1.34ns)   --->   "%sub_ln1171_483 = sub i20 %sext_ln1171_535, i20 %sext_ln1171_538"   --->   Operation 2247 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%mult_V_2445 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_483, i32 6, i32 19"   --->   Operation 2248 'partselect' 'mult_V_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln43_383 = sext i14 %mult_V_2445" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2249 'sext' 'sext_ln43_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%mult_V_2446 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %p_read_331, i32 2, i32 15"   --->   Operation 2250 'partselect' 'mult_V_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln43_384 = sext i14 %mult_V_2446" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2251 'sext' 'sext_ln43_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (1.34ns)   --->   "%sub_ln1171_484 = sub i20 %sext_ln1171_535, i20 %sext_ln1171_531"   --->   Operation 2252 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%mult_V_2450 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_484, i32 6, i32 19"   --->   Operation 2253 'partselect' 'mult_V_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln43_385 = sext i14 %mult_V_2450" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2254 'sext' 'sext_ln43_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%mult_V_2451 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_331, i32 5, i32 15"   --->   Operation 2255 'partselect' 'mult_V_2451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln43_386 = sext i11 %mult_V_2451" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2256 'sext' 'sext_ln43_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (1.34ns)   --->   "%add_ln1171_88 = add i20 %sext_ln1171_535, i20 %sext_ln1171_538"   --->   Operation 2257 'add' 'add_ln1171_88' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%mult_V_2453 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_88, i32 6, i32 19"   --->   Operation 2258 'partselect' 'mult_V_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (3.72ns)   --->   "%mul_ln1171_173 = mul i21 %sext_ln1171_532, i21 11"   --->   Operation 2259 'mul' 'mul_ln1171_173' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%mult_V_2455 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_173, i32 6, i32 20"   --->   Operation 2260 'partselect' 'mult_V_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (3.72ns)   --->   "%mul_ln1171_174 = mul i21 %sext_ln1171_532, i21 2097141"   --->   Operation 2261 'mul' 'mul_ln1171_174' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%mult_V_2457 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_174, i32 6, i32 20"   --->   Operation 2262 'partselect' 'mult_V_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (1.34ns)   --->   "%sub_ln1171_485 = sub i19 %sub_ln1171_478, i19 %sext_ln1171_534"   --->   Operation 2263 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%mult_V_2459 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_485, i32 6, i32 18"   --->   Operation 2264 'partselect' 'mult_V_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln43_387 = sext i13 %mult_V_2459" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2265 'sext' 'sext_ln43_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%mult_V_2460 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_331, i32 6, i32 15"   --->   Operation 2266 'partselect' 'mult_V_2460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln43_388 = sext i10 %mult_V_2460" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2267 'sext' 'sext_ln43_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (1.34ns)   --->   "%sub_ln1171_486 = sub i20 %sext_ln1171_538, i20 %sext_ln1171_535"   --->   Operation 2268 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%mult_V_2461 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_486, i32 6, i32 19"   --->   Operation 2269 'partselect' 'mult_V_2461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%shl_ln1171_285 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_331, i4 0"   --->   Operation 2270 'bitconcatenate' 'shl_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln1171_540 = sext i20 %shl_ln1171_285"   --->   Operation 2271 'sext' 'sext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (1.36ns)   --->   "%sub_ln1171_487 = sub i21 %sext_ln1171_540, i21 %sext_ln1171_536"   --->   Operation 2272 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_2463 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_487, i32 6, i32 20"   --->   Operation 2273 'partselect' 'mult_V_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln717_397 = sext i16 %p_read80246"   --->   Operation 2274 'sext' 'sext_ln717_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln1171_541 = sext i16 %p_read80246"   --->   Operation 2275 'sext' 'sext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln1171_542 = sext i16 %p_read80246"   --->   Operation 2276 'sext' 'sext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1171_543 = sext i16 %p_read80246"   --->   Operation 2277 'sext' 'sext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln1171_544 = sext i16 %p_read80246"   --->   Operation 2278 'sext' 'sext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2279 [1/1] (1.30ns)   --->   "%sub_ln1171_488 = sub i17 0, i17 %sext_ln1171_544"   --->   Operation 2279 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%mult_V_2560 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_488, i32 6, i32 16"   --->   Operation 2280 'partselect' 'mult_V_2560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln43_390 = sext i11 %mult_V_2560" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2281 'sext' 'sext_ln43_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%shl_ln1171_286 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read80246, i3 0"   --->   Operation 2282 'bitconcatenate' 'shl_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln1171_545 = sext i19 %shl_ln1171_286"   --->   Operation 2283 'sext' 'sext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln1171_287 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read80246, i1 0"   --->   Operation 2284 'bitconcatenate' 'shl_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln1171_546 = sext i17 %shl_ln1171_287"   --->   Operation 2285 'sext' 'sext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln1171_547 = sext i17 %shl_ln1171_287"   --->   Operation 2286 'sext' 'sext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln1171_548 = sext i17 %shl_ln1171_287"   --->   Operation 2287 'sext' 'sext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (1.34ns)   --->   "%sub_ln1171_489 = sub i20 %sext_ln1171_545, i20 %sext_ln1171_548"   --->   Operation 2288 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%mult_V_2561 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_489, i32 6, i32 19"   --->   Operation 2289 'partselect' 'mult_V_2561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln43_391 = sext i14 %mult_V_2561" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2290 'sext' 'sext_ln43_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (1.34ns)   --->   "%add_ln1171_89 = add i20 %sext_ln1171_545, i20 %sext_ln1171_542"   --->   Operation 2291 'add' 'add_ln1171_89' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%mult_V_2562 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_89, i32 6, i32 19"   --->   Operation 2292 'partselect' 'mult_V_2562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (3.72ns)   --->   "%mul_ln1171_175 = mul i22 %sext_ln717_397, i22 4194278"   --->   Operation 2293 'mul' 'mul_ln1171_175' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%mult_V_2563 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_175, i32 6, i32 21"   --->   Operation 2294 'partselect' 'mult_V_2563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (1.34ns)   --->   "%sub_ln1171_490 = sub i20 %sext_ln1171_542, i20 %sext_ln1171_545"   --->   Operation 2295 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%mult_V_2564 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_490, i32 6, i32 19"   --->   Operation 2296 'partselect' 'mult_V_2564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (3.72ns)   --->   "%mul_ln1171_176 = mul i22 %sext_ln717_397, i22 4194279"   --->   Operation 2297 'mul' 'mul_ln1171_176' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%mult_V_2565 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_176, i32 6, i32 21"   --->   Operation 2298 'partselect' 'mult_V_2565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (3.72ns)   --->   "%mul_ln1171_177 = mul i22 %sext_ln717_397, i22 4194281"   --->   Operation 2299 'mul' 'mul_ln1171_177' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%mult_V_2566 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_177, i32 6, i32 21"   --->   Operation 2300 'partselect' 'mult_V_2566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (3.72ns)   --->   "%mul_ln1171_178 = mul i21 %sext_ln1171_541, i21 2097141"   --->   Operation 2301 'mul' 'mul_ln1171_178' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%mult_V_2567 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_178, i32 6, i32 20"   --->   Operation 2302 'partselect' 'mult_V_2567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (1.34ns)   --->   "%sub_ln1171_491 = sub i20 0, i20 %sext_ln1171_545"   --->   Operation 2303 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2304 [1/1] (1.36ns)   --->   "%sub_ln1171_492 = sub i20 %sub_ln1171_491, i20 %sext_ln1171_542"   --->   Operation 2304 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%mult_V_2568 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_492, i32 6, i32 19"   --->   Operation 2305 'partselect' 'mult_V_2568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln43_392 = sext i14 %mult_V_2568" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2306 'sext' 'sext_ln43_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%shl_ln1171_288 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read80246, i4 0"   --->   Operation 2307 'bitconcatenate' 'shl_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln1171_549 = sext i20 %shl_ln1171_288"   --->   Operation 2308 'sext' 'sext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_493 = sub i21 0, i21 %sext_ln1171_549"   --->   Operation 2309 'sub' 'sub_ln1171_493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2310 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_494 = sub i21 %sub_ln1171_493, i21 %sext_ln1171_541"   --->   Operation 2310 'sub' 'sub_ln1171_494' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%mult_V_2569 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_494, i32 6, i32 20"   --->   Operation 2311 'partselect' 'mult_V_2569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (1.36ns)   --->   "%sub_ln1171_495 = sub i21 %sext_ln1171_541, i21 %sext_ln1171_549"   --->   Operation 2312 'sub' 'sub_ln1171_495' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%mult_V_2570 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_495, i32 6, i32 20"   --->   Operation 2313 'partselect' 'mult_V_2570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%mult_V_2571 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read80246, i32 3, i32 15"   --->   Operation 2314 'partselect' 'mult_V_2571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln43_393 = sext i13 %mult_V_2571" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2315 'sext' 'sext_ln43_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln43_394 = sext i13 %mult_V_2571" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2316 'sext' 'sext_ln43_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (1.36ns)   --->   "%add_ln1171_90 = add i21 %sext_ln1171_549, i21 %sext_ln1171_541"   --->   Operation 2317 'add' 'add_ln1171_90' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%mult_V_2572 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_90, i32 6, i32 20"   --->   Operation 2318 'partselect' 'mult_V_2572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (3.72ns)   --->   "%mul_ln1171_179 = mul i22 %sext_ln717_397, i22 19"   --->   Operation 2319 'mul' 'mul_ln1171_179' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%mult_V_2573 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_179, i32 6, i32 21"   --->   Operation 2320 'partselect' 'mult_V_2573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (3.72ns)   --->   "%mul_ln717_48 = mul i22 %sext_ln717_397, i22 39"   --->   Operation 2321 'mul' 'mul_ln717_48' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%mult_V_2575 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_48, i32 6, i32 21"   --->   Operation 2322 'partselect' 'mult_V_2575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (1.32ns)   --->   "%sub_ln1171_496 = sub i18 0, i18 %sext_ln1171_547"   --->   Operation 2323 'sub' 'sub_ln1171_496' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%mult_V_2576 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_496, i32 6, i32 17"   --->   Operation 2324 'partselect' 'mult_V_2576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln43_395 = sext i12 %mult_V_2576" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2325 'sext' 'sext_ln43_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%mult_V_2577 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_491, i32 6, i32 19"   --->   Operation 2326 'partselect' 'mult_V_2577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln43_396 = sext i14 %mult_V_2577" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2327 'sext' 'sext_ln43_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%mult_V_2578 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read80246, i32 5, i32 15"   --->   Operation 2328 'partselect' 'mult_V_2578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln43_397 = sext i11 %mult_V_2578" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2329 'sext' 'sext_ln43_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (1.36ns)   --->   "%sub_ln1171_497 = sub i21 %sext_ln1171_546, i21 %sext_ln1171_549"   --->   Operation 2330 'sub' 'sub_ln1171_497' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%mult_V_2580 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_497, i32 6, i32 20"   --->   Operation 2331 'partselect' 'mult_V_2580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (3.72ns)   --->   "%mul_ln1171_180 = mul i22 %sext_ln717_397, i22 4194282"   --->   Operation 2332 'mul' 'mul_ln1171_180' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%mult_V_2581 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_180, i32 6, i32 21"   --->   Operation 2333 'partselect' 'mult_V_2581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (1.36ns)   --->   "%sub_ln1171_498 = sub i20 %sub_ln1171_491, i20 %sext_ln1171_548"   --->   Operation 2334 'sub' 'sub_ln1171_498' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%mult_V_2583 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_498, i32 6, i32 19"   --->   Operation 2335 'partselect' 'mult_V_2583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln717_406 = sext i14 %mult_V_2583"   --->   Operation 2336 'sext' 'sext_ln717_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln43_398 = sext i14 %mult_V_2583" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2337 'sext' 'sext_ln43_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (3.72ns)   --->   "%mul_ln1171_181 = mul i21 %sext_ln1171_541, i21 11"   --->   Operation 2338 'mul' 'mul_ln1171_181' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_2585 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_181, i32 6, i32 20"   --->   Operation 2339 'partselect' 'mult_V_2585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%shl_ln1171_289 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read80246, i2 0"   --->   Operation 2340 'bitconcatenate' 'shl_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln1171_550 = sext i18 %shl_ln1171_289"   --->   Operation 2341 'sext' 'sext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_499 = sub i19 0, i19 %sext_ln1171_550"   --->   Operation 2342 'sub' 'sub_ln1171_499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2343 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_500 = sub i19 %sub_ln1171_499, i19 %sext_ln1171_543"   --->   Operation 2343 'sub' 'sub_ln1171_500' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_2587 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_500, i32 6, i32 18"   --->   Operation 2344 'partselect' 'mult_V_2587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln43_399 = sext i13 %mult_V_2587" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2345 'sext' 'sext_ln43_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln1171_551 = sext i16 %p_read_330"   --->   Operation 2346 'sext' 'sext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln1171_552 = sext i16 %p_read_330"   --->   Operation 2347 'sext' 'sext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln1171_553 = sext i16 %p_read_330"   --->   Operation 2348 'sext' 'sext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln1171_554 = sext i16 %p_read_330"   --->   Operation 2349 'sext' 'sext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln1171_555 = sext i16 %p_read_330"   --->   Operation 2350 'sext' 'sext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_330, i4 0"   --->   Operation 2351 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln1171_556 = sext i20 %tmp_13"   --->   Operation 2352 'sext' 'sext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (1.36ns)   --->   "%sub_ln1171_501 = sub i21 %sext_ln1171_555, i21 %sext_ln1171_556"   --->   Operation 2353 'sub' 'sub_ln1171_501' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%mult_V_2688 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_501, i32 6, i32 20"   --->   Operation 2354 'partselect' 'mult_V_2688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln717_408 = sext i15 %mult_V_2688"   --->   Operation 2355 'sext' 'sext_ln717_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%shl_ln1171_290 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_330, i3 0"   --->   Operation 2356 'bitconcatenate' 'shl_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln1171_557 = sext i19 %shl_ln1171_290"   --->   Operation 2357 'sext' 'sext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln1171_558 = sext i19 %shl_ln1171_290"   --->   Operation 2358 'sext' 'sext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%shl_ln1171_291 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_330, i1 0"   --->   Operation 2359 'bitconcatenate' 'shl_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%sext_ln1171_559 = sext i17 %shl_ln1171_291"   --->   Operation 2360 'sext' 'sext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln1171_560 = sext i17 %shl_ln1171_291"   --->   Operation 2361 'sext' 'sext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (1.34ns)   --->   "%add_ln1171_91 = add i20 %sext_ln1171_558, i20 %sext_ln1171_560"   --->   Operation 2362 'add' 'add_ln1171_91' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%mult_V_2689 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_91, i32 6, i32 19"   --->   Operation 2363 'partselect' 'mult_V_2689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln717_409 = sext i14 %mult_V_2689"   --->   Operation 2364 'sext' 'sext_ln717_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%shl_ln1171_292 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_330, i2 0"   --->   Operation 2365 'bitconcatenate' 'shl_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1171_561 = sext i18 %shl_ln1171_292"   --->   Operation 2366 'sext' 'sext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln1171_562 = sext i18 %shl_ln1171_292"   --->   Operation 2367 'sext' 'sext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (1.33ns)   --->   "%add_ln1171_92 = add i19 %sext_ln1171_562, i19 %sext_ln1171_554"   --->   Operation 2368 'add' 'add_ln1171_92' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%mult_V_2690 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_92, i32 6, i32 18"   --->   Operation 2369 'partselect' 'mult_V_2690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln43_400 = sext i13 %mult_V_2690" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2370 'sext' 'sext_ln43_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln43_401 = sext i13 %mult_V_2690" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2371 'sext' 'sext_ln43_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_502 = sub i21 0, i21 %sext_ln1171_556"   --->   Operation 2372 'sub' 'sub_ln1171_502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2373 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_503 = sub i21 %sub_ln1171_502, i21 %sext_ln1171_561"   --->   Operation 2373 'sub' 'sub_ln1171_503' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%mult_V_2691 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_503, i32 6, i32 20"   --->   Operation 2374 'partselect' 'mult_V_2691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (1.33ns)   --->   "%sub_ln1171_504 = sub i19 0, i19 %sext_ln1171_562"   --->   Operation 2375 'sub' 'sub_ln1171_504' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%mult_V_2692 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_504, i32 6, i32 18"   --->   Operation 2376 'partselect' 'mult_V_2692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln43_402 = sext i13 %mult_V_2692" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2377 'sext' 'sext_ln43_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln43_403 = sext i13 %mult_V_2692" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2378 'sext' 'sext_ln43_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (3.72ns)   --->   "%mul_ln1171_182 = mul i21 %sext_ln1171_555, i21 2097141"   --->   Operation 2379 'mul' 'mul_ln1171_182' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%mult_V_2693 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_182, i32 6, i32 20"   --->   Operation 2380 'partselect' 'mult_V_2693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (3.72ns)   --->   "%mul_ln1171_183 = mul i22 %sext_ln1171_551, i22 4194279"   --->   Operation 2381 'mul' 'mul_ln1171_183' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%mult_V_2694 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_183, i32 6, i32 21"   --->   Operation 2382 'partselect' 'mult_V_2694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (1.34ns)   --->   "%sub_ln1171_505 = sub i19 %sub_ln1171_504, i19 %sext_ln1171_554"   --->   Operation 2383 'sub' 'sub_ln1171_505' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%mult_V_2695 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_505, i32 6, i32 18"   --->   Operation 2384 'partselect' 'mult_V_2695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln43_405 = sext i13 %mult_V_2695" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2385 'sext' 'sext_ln43_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (1.36ns)   --->   "%sub_ln1171_506 = sub i21 %sext_ln1171_559, i21 %sext_ln1171_556"   --->   Operation 2386 'sub' 'sub_ln1171_506' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%mult_V_2697 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_506, i32 6, i32 20"   --->   Operation 2387 'partselect' 'mult_V_2697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (3.72ns)   --->   "%mul_ln1171_184 = mul i22 %sext_ln1171_551, i22 4194278"   --->   Operation 2388 'mul' 'mul_ln1171_184' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%mult_V_2698 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_184, i32 6, i32 21"   --->   Operation 2389 'partselect' 'mult_V_2698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (1.30ns)   --->   "%sub_ln1171_507 = sub i17 0, i17 %sext_ln1171_553"   --->   Operation 2390 'sub' 'sub_ln1171_507' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%mult_V_2699 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_507, i32 6, i32 16"   --->   Operation 2391 'partselect' 'mult_V_2699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln43_406 = sext i11 %mult_V_2699" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2392 'sext' 'sext_ln43_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_2701 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_330, i32 6, i32 15"   --->   Operation 2393 'partselect' 'mult_V_2701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln43_407 = sext i10 %mult_V_2701" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2394 'sext' 'sext_ln43_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%mult_V_2702 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_330, i32 4, i32 15"   --->   Operation 2395 'partselect' 'mult_V_2702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln43_408 = sext i12 %mult_V_2702" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2396 'sext' 'sext_ln43_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%shl_ln1171_293 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_330, i5 0"   --->   Operation 2397 'bitconcatenate' 'shl_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1171_563 = sext i21 %shl_ln1171_293"   --->   Operation 2398 'sext' 'sext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_508 = sub i22 0, i22 %sext_ln1171_563"   --->   Operation 2399 'sub' 'sub_ln1171_508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2400 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%sub_ln1171_509 = sub i22 %sub_ln1171_508, i22 %sext_ln1171_557"   --->   Operation 2400 'sub' 'sub_ln1171_509' <Predicate = true> <Delay = 2.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%mult_V_2706 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_509, i32 6, i32 21"   --->   Operation 2401 'partselect' 'mult_V_2706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (1.34ns)   --->   "%sub_ln1171_510 = sub i20 0, i20 %sext_ln1171_558"   --->   Operation 2402 'sub' 'sub_ln1171_510' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2403 [1/1] (1.36ns)   --->   "%sub_ln1171_511 = sub i20 %sub_ln1171_510, i20 %sext_ln1171_560"   --->   Operation 2403 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%mult_V_2708 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_511, i32 6, i32 19"   --->   Operation 2404 'partselect' 'mult_V_2708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln43_409 = sext i14 %mult_V_2708" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2405 'sext' 'sext_ln43_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (1.36ns)   --->   "%sub_ln1171_512 = sub i21 %sext_ln1171_561, i21 %sext_ln1171_556"   --->   Operation 2406 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%mult_V_2711 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_512, i32 6, i32 20"   --->   Operation 2407 'partselect' 'mult_V_2711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%mult_V_2713 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_510, i32 6, i32 19"   --->   Operation 2408 'partselect' 'mult_V_2713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (1.34ns)   --->   "%add_ln1171_93 = add i20 %sext_ln1171_558, i20 %sext_ln1171_552"   --->   Operation 2409 'add' 'add_ln1171_93' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%mult_V_2714 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_93, i32 6, i32 19"   --->   Operation 2410 'partselect' 'mult_V_2714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln43_411 = sext i14 %mult_V_2714" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2411 'sext' 'sext_ln43_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (1.34ns)   --->   "%sub_ln1171_513 = sub i20 %sext_ln1171_552, i20 %sext_ln1171_558"   --->   Operation 2412 'sub' 'sub_ln1171_513' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%mult_V_2718 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_513, i32 6, i32 19"   --->   Operation 2413 'partselect' 'mult_V_2718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln1171_564 = sext i16 %p_read_329"   --->   Operation 2414 'sext' 'sext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln1171_565 = sext i16 %p_read_329"   --->   Operation 2415 'sext' 'sext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln1171_566 = sext i16 %p_read_329"   --->   Operation 2416 'sext' 'sext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%shl_ln1171_294 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_329, i2 0"   --->   Operation 2417 'bitconcatenate' 'shl_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln1171_567 = sext i18 %shl_ln1171_294"   --->   Operation 2418 'sext' 'sext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (1.33ns)   --->   "%add_ln1171_94 = add i19 %sext_ln1171_567, i19 %sext_ln1171_566"   --->   Operation 2419 'add' 'add_ln1171_94' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%mult_V_2817 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171_94, i32 6, i32 18"   --->   Operation 2420 'partselect' 'mult_V_2817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (1.33ns)   --->   "%sub_ln1171_514 = sub i19 0, i19 %sext_ln1171_567"   --->   Operation 2421 'sub' 'sub_ln1171_514' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%mult_V_2818 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_514, i32 6, i32 18"   --->   Operation 2422 'partselect' 'mult_V_2818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln43_414 = sext i13 %mult_V_2818" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2423 'sext' 'sext_ln43_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%shl_ln1171_295 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_329, i4 0"   --->   Operation 2424 'bitconcatenate' 'shl_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln1171_568 = sext i20 %shl_ln1171_295"   --->   Operation 2425 'sext' 'sext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%shl_ln1171_296 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_329, i1 0"   --->   Operation 2426 'bitconcatenate' 'shl_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln1171_569 = sext i17 %shl_ln1171_296"   --->   Operation 2427 'sext' 'sext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln1171_570 = sext i17 %shl_ln1171_296"   --->   Operation 2428 'sext' 'sext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln1171_571 = sext i17 %shl_ln1171_296"   --->   Operation 2429 'sext' 'sext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (1.36ns)   --->   "%sub_ln1171_515 = sub i21 %sext_ln1171_571, i21 %sext_ln1171_568"   --->   Operation 2430 'sub' 'sub_ln1171_515' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%mult_V_2819 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_515, i32 6, i32 20"   --->   Operation 2431 'partselect' 'mult_V_2819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%mult_V_2820 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read_329, i32 6, i32 15"   --->   Operation 2432 'partselect' 'mult_V_2820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%sext_ln43_415 = sext i10 %mult_V_2820" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2433 'sext' 'sext_ln43_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_329, i3 0"   --->   Operation 2434 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln1171_572 = sext i19 %tmp_14"   --->   Operation 2435 'sext' 'sext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (1.34ns)   --->   "%sub_ln1171_516 = sub i20 %sext_ln1171_565, i20 %sext_ln1171_572"   --->   Operation 2436 'sub' 'sub_ln1171_516' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%mult_V_2822 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_516, i32 6, i32 19"   --->   Operation 2437 'partselect' 'mult_V_2822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln43_416 = sext i14 %mult_V_2822" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2438 'sext' 'sext_ln43_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns)   --->   "%mult_V_2824 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_329, i32 4, i32 15"   --->   Operation 2439 'partselect' 'mult_V_2824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln43_417 = sext i12 %mult_V_2824" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2440 'sext' 'sext_ln43_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_517 = sub i21 0, i21 %sext_ln1171_568"   --->   Operation 2441 'sub' 'sub_ln1171_517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2442 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_518 = sub i21 %sub_ln1171_517, i21 %sext_ln1171_564"   --->   Operation 2442 'sub' 'sub_ln1171_518' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%mult_V_2825 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_518, i32 6, i32 20"   --->   Operation 2443 'partselect' 'mult_V_2825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (1.34ns)   --->   "%sub_ln1171_519 = sub i20 %sext_ln1171_572, i20 %sext_ln1171_565"   --->   Operation 2444 'sub' 'sub_ln1171_519' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%mult_V_2828 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_519, i32 6, i32 19"   --->   Operation 2445 'partselect' 'mult_V_2828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (3.72ns)   --->   "%mul_ln1171_185 = mul i21 %sext_ln1171_564, i21 2097139"   --->   Operation 2446 'mul' 'mul_ln1171_185' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%mult_V_2829 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_185, i32 6, i32 20"   --->   Operation 2447 'partselect' 'mult_V_2829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%mult_V_2831 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_329, i32 5, i32 15"   --->   Operation 2448 'partselect' 'mult_V_2831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln43_418 = sext i11 %mult_V_2831" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2449 'sext' 'sext_ln43_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (1.34ns)   --->   "%add_ln1171_95 = add i20 %sext_ln1171_572, i20 %sext_ln1171_565"   --->   Operation 2450 'add' 'add_ln1171_95' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%mult_V_2833 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_95, i32 6, i32 19"   --->   Operation 2451 'partselect' 'mult_V_2833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln43_419 = sext i14 %mult_V_2833" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2452 'sext' 'sext_ln43_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (1.32ns)   --->   "%sub_ln1171_520 = sub i18 0, i18 %sext_ln1171_570"   --->   Operation 2453 'sub' 'sub_ln1171_520' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%mult_V_2835 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_520, i32 6, i32 17"   --->   Operation 2454 'partselect' 'mult_V_2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%sext_ln43_420 = sext i12 %mult_V_2835" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2455 'sext' 'sext_ln43_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (1.33ns)   --->   "%sub_ln1171_521 = sub i19 %sext_ln1171_566, i19 %sext_ln1171_567"   --->   Operation 2456 'sub' 'sub_ln1171_521' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%mult_V_2837 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_521, i32 6, i32 18"   --->   Operation 2457 'partselect' 'mult_V_2837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln43_421 = sext i13 %mult_V_2837" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2458 'sext' 'sext_ln43_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_522 = sub i20 0, i20 %sext_ln1171_572"   --->   Operation 2459 'sub' 'sub_ln1171_522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2460 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_523 = sub i20 %sub_ln1171_522, i20 %sext_ln1171_569"   --->   Operation 2460 'sub' 'sub_ln1171_523' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%mult_V_2840 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_523, i32 6, i32 19"   --->   Operation 2461 'partselect' 'mult_V_2840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln43_423 = sext i14 %mult_V_2840" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2462 'sext' 'sext_ln43_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln1171_573 = sext i16 %p_read_328"   --->   Operation 2463 'sext' 'sext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln1171_574 = sext i16 %p_read_328"   --->   Operation 2464 'sext' 'sext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln1171_575 = sext i16 %p_read_328"   --->   Operation 2465 'sext' 'sext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln1171_576 = sext i16 %p_read_328"   --->   Operation 2466 'sext' 'sext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln1171_577 = sext i16 %p_read_328"   --->   Operation 2467 'sext' 'sext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%shl_ln1171_297 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_328, i4 0"   --->   Operation 2468 'bitconcatenate' 'shl_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln1171_578 = sext i20 %shl_ln1171_297"   --->   Operation 2469 'sext' 'sext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%shl_ln1171_298 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_328, i1 0"   --->   Operation 2470 'bitconcatenate' 'shl_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln1171_579 = sext i17 %shl_ln1171_298"   --->   Operation 2471 'sext' 'sext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln1171_580 = sext i17 %shl_ln1171_298"   --->   Operation 2472 'sext' 'sext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln1171_581 = sext i17 %shl_ln1171_298"   --->   Operation 2473 'sext' 'sext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (1.36ns)   --->   "%sub_ln1171_524 = sub i21 %sext_ln1171_581, i21 %sext_ln1171_578"   --->   Operation 2474 'sub' 'sub_ln1171_524' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%mult_V_2944 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_524, i32 6, i32 20"   --->   Operation 2475 'partselect' 'mult_V_2944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%shl_ln1171_299 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_328, i3 0"   --->   Operation 2476 'bitconcatenate' 'shl_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%sext_ln1171_582 = sext i19 %shl_ln1171_299"   --->   Operation 2477 'sext' 'sext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (1.34ns)   --->   "%add_ln1171_96 = add i20 %sext_ln1171_582, i20 %sext_ln1171_577"   --->   Operation 2478 'add' 'add_ln1171_96' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%mult_V_2945 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_96, i32 6, i32 19"   --->   Operation 2479 'partselect' 'mult_V_2945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln43_424 = sext i14 %mult_V_2945" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2480 'sext' 'sext_ln43_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (1.34ns)   --->   "%sub_ln1171_525 = sub i20 %sext_ln1171_582, i20 %sext_ln1171_577"   --->   Operation 2481 'sub' 'sub_ln1171_525' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%mult_V_2946 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_525, i32 6, i32 19"   --->   Operation 2482 'partselect' 'mult_V_2946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln43_425 = sext i14 %mult_V_2946" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2483 'sext' 'sext_ln43_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_328, i5 0"   --->   Operation 2484 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln1171_583 = sext i21 %tmp_15"   --->   Operation 2485 'sext' 'sext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (1.37ns)   --->   "%sub_ln1171_526 = sub i22 %sext_ln1171_574, i22 %sext_ln1171_583"   --->   Operation 2486 'sub' 'sub_ln1171_526' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%mult_V_2947 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_526, i32 6, i32 21"   --->   Operation 2487 'partselect' 'mult_V_2947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (3.72ns)   --->   "%mul_ln1171_186 = mul i21 %sext_ln1171_573, i21 2097139"   --->   Operation 2488 'mul' 'mul_ln1171_186' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%mult_V_2948 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_186, i32 6, i32 20"   --->   Operation 2489 'partselect' 'mult_V_2948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (3.72ns)   --->   "%mul_ln1171_187 = mul i21 %sext_ln1171_573, i21 2097141"   --->   Operation 2490 'mul' 'mul_ln1171_187' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%mult_V_2949 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_187, i32 6, i32 20"   --->   Operation 2491 'partselect' 'mult_V_2949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (1.36ns)   --->   "%sub_ln1171_527 = sub i21 %sext_ln1171_573, i21 %sext_ln1171_578"   --->   Operation 2492 'sub' 'sub_ln1171_527' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%mult_V_2950 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_527, i32 6, i32 20"   --->   Operation 2493 'partselect' 'mult_V_2950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%shl_ln1171_300 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_328, i2 0"   --->   Operation 2494 'bitconcatenate' 'shl_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln1171_584 = sext i18 %shl_ln1171_300"   --->   Operation 2495 'sext' 'sext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln1171_585 = sext i18 %shl_ln1171_300"   --->   Operation 2496 'sext' 'sext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (1.33ns)   --->   "%sub_ln1171_528 = sub i19 %sext_ln1171_585, i19 %sext_ln1171_575"   --->   Operation 2497 'sub' 'sub_ln1171_528' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%mult_V_2951 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_528, i32 6, i32 18"   --->   Operation 2498 'partselect' 'mult_V_2951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln43_426 = sext i13 %mult_V_2951" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2499 'sext' 'sext_ln43_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (1.33ns)   --->   "%sub_ln1171_529 = sub i19 0, i19 %sext_ln1171_585"   --->   Operation 2500 'sub' 'sub_ln1171_529' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%mult_V_2952 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_529, i32 6, i32 18"   --->   Operation 2501 'partselect' 'mult_V_2952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%sext_ln43_427 = sext i13 %mult_V_2952" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2502 'sext' 'sext_ln43_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (1.32ns)   --->   "%sub_ln1171_530 = sub i18 0, i18 %sext_ln1171_580"   --->   Operation 2503 'sub' 'sub_ln1171_530' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%mult_V_2953 = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %sub_ln1171_530, i32 6, i32 17"   --->   Operation 2504 'partselect' 'mult_V_2953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln43_428 = sext i12 %mult_V_2953" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2505 'sext' 'sext_ln43_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (1.36ns)   --->   "%sub_ln1171_531 = sub i21 0, i21 %sext_ln1171_578"   --->   Operation 2506 'sub' 'sub_ln1171_531' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2507 [1/1] (1.37ns)   --->   "%sub_ln1171_532 = sub i21 %sub_ln1171_531, i21 %sext_ln1171_584"   --->   Operation 2507 'sub' 'sub_ln1171_532' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%mult_V_2954 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_532, i32 6, i32 20"   --->   Operation 2508 'partselect' 'mult_V_2954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (1.34ns)   --->   "%sub_ln1171_533 = sub i20 %sext_ln1171_579, i20 %sext_ln1171_582"   --->   Operation 2509 'sub' 'sub_ln1171_533' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%mult_V_2955 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_533, i32 6, i32 19"   --->   Operation 2510 'partselect' 'mult_V_2955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln717_426 = sext i14 %mult_V_2955"   --->   Operation 2511 'sext' 'sext_ln717_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (1.34ns)   --->   "%sub_ln1171_534 = sub i20 0, i20 %sext_ln1171_582"   --->   Operation 2512 'sub' 'sub_ln1171_534' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2513 [1/1] (1.36ns)   --->   "%sub_ln1171_535 = sub i20 %sub_ln1171_534, i20 %sext_ln1171_577"   --->   Operation 2513 'sub' 'sub_ln1171_535' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%mult_V_2956 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_535, i32 6, i32 19"   --->   Operation 2514 'partselect' 'mult_V_2956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln43_429 = sext i14 %mult_V_2956" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2515 'sext' 'sext_ln43_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%mult_V_2957 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %p_read_328, i32 4, i32 15"   --->   Operation 2516 'partselect' 'mult_V_2957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln43_430 = sext i12 %mult_V_2957" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2517 'sext' 'sext_ln43_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (3.72ns)   --->   "%mul_ln1171_188 = mul i21 %sext_ln1171_573, i21 11"   --->   Operation 2518 'mul' 'mul_ln1171_188' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%mult_V_2958 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_188, i32 6, i32 20"   --->   Operation 2519 'partselect' 'mult_V_2958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%mult_V_2960 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_534, i32 6, i32 19"   --->   Operation 2520 'partselect' 'mult_V_2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln717_428 = sext i14 %mult_V_2960"   --->   Operation 2521 'sext' 'sext_ln717_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%mult_V_2961 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_328, i32 5, i32 15"   --->   Operation 2522 'partselect' 'mult_V_2961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln43_431 = sext i11 %mult_V_2961" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2523 'sext' 'sext_ln43_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (3.72ns)   --->   "%mul_ln1171_189 = mul i22 %sext_ln1171_574, i22 4194285"   --->   Operation 2524 'mul' 'mul_ln1171_189' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%mult_V_2964 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_189, i32 6, i32 21"   --->   Operation 2525 'partselect' 'mult_V_2964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (1.30ns)   --->   "%sub_ln1171_536 = sub i17 0, i17 %sext_ln1171_576"   --->   Operation 2526 'sub' 'sub_ln1171_536' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%mult_V_2965 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_536, i32 6, i32 16"   --->   Operation 2527 'partselect' 'mult_V_2965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln43_432 = sext i11 %mult_V_2965" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2528 'sext' 'sext_ln43_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (1.37ns)   --->   "%sub_ln1171_537 = sub i21 %sub_ln1171_531, i21 %sext_ln1171_581"   --->   Operation 2529 'sub' 'sub_ln1171_537' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%mult_V_2967 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_537, i32 6, i32 20"   --->   Operation 2530 'partselect' 'mult_V_2967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (1.36ns)   --->   "%sub_ln1171_538 = sub i21 %sext_ln1171_578, i21 %sext_ln1171_584"   --->   Operation 2531 'sub' 'sub_ln1171_538' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%mult_V_2970 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_538, i32 6, i32 20"   --->   Operation 2532 'partselect' 'mult_V_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%mult_V_2971 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_328, i32 3, i32 15"   --->   Operation 2533 'partselect' 'mult_V_2971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln43_433 = sext i13 %mult_V_2971" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 2534 'sext' 'sext_ln43_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (1.36ns)   --->   "%sub_ln1171_539 = sub i21 %sext_ln1171_578, i21 %sext_ln1171_573"   --->   Operation 2535 'sub' 'sub_ln1171_539' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%mult_V_2973 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_539, i32 6, i32 20"   --->   Operation 2536 'partselect' 'mult_V_2973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%mult_V_2974 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_531, i32 6, i32 20"   --->   Operation 2537 'partselect' 'mult_V_2974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (1.33ns)   --->   "%add_ln712 = add i12 %sext_ln43, i12 96"   --->   Operation 2538 'add' 'add_ln712' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %add_ln712"   --->   Operation 2539 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (1.32ns)   --->   "%add_ln712_208 = add i15 %sext_ln43_1, i15 32576"   --->   Operation 2540 'add' 'add_ln712_208' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2541 [1/1] (1.32ns)   --->   "%add_ln712_209 = add i14 %sext_ln43_2, i14 464"   --->   Operation 2541 'add' 'add_ln712_209' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i14 %add_ln712_209"   --->   Operation 2542 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (1.33ns)   --->   "%add_ln712_210 = add i13 %sext_ln43_3, i13 320"   --->   Operation 2543 'add' 'add_ln712_210' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i13 %add_ln712_210"   --->   Operation 2544 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (1.32ns)   --->   "%add_ln712_211 = add i14 %sext_ln43_2, i14 448"   --->   Operation 2545 'add' 'add_ln712_211' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i14 %add_ln712_211"   --->   Operation 2546 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (1.33ns)   --->   "%add_ln712_213 = add i12 %sext_ln43, i12 4048"   --->   Operation 2547 'add' 'add_ln712_213' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i12 %add_ln712_213"   --->   Operation 2548 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (1.31ns)   --->   "%add_ln712_228 = add i16 %sext_ln717_408, i16 %sext_ln717_314"   --->   Operation 2549 'add' 'add_ln712_228' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2550 [1/1] (1.32ns)   --->   "%add_ln712_232 = add i15 %sext_ln43_29, i15 %sext_ln43_38"   --->   Operation 2550 'add' 'add_ln712_232' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2551 [1/1] (1.32ns)   --->   "%add_ln712_235 = add i15 %sext_ln43_86, i15 %sext_ln43_165"   --->   Operation 2551 'add' 'add_ln712_235' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2552 [1/1] (1.32ns)   --->   "%add_ln712_242 = add i15 %sext_ln43_344, i15 %sext_ln43_360"   --->   Operation 2552 'add' 'add_ln712_242' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2553 [1/1] (1.32ns)   --->   "%add_ln712_245 = add i15 %sext_ln43_374, i15 32645"   --->   Operation 2553 'add' 'add_ln712_245' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2554 [1/1] (1.32ns)   --->   "%add_ln712_246 = add i14 %sext_ln43_103, i14 %sext_ln43_169"   --->   Operation 2554 'add' 'add_ln712_246' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i14 %add_ln712_246"   --->   Operation 2555 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (1.32ns)   --->   "%add_ln712_247 = add i15 %sext_ln712_33, i15 55"   --->   Operation 2556 'add' 'add_ln712_247' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2557 [1/1] (1.33ns)   --->   "%add_ln712_251 = add i12 %sext_ln43_115, i12 %sext_ln43_192"   --->   Operation 2557 'add' 'add_ln712_251' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2558 [1/1] (1.33ns)   --->   "%add_ln712_254 = add i12 %sext_ln43_259, i12 24"   --->   Operation 2558 'add' 'add_ln712_254' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i12 %add_ln712_254"   --->   Operation 2559 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (1.33ns)   --->   "%add_ln712_255 = add i12 %sext_ln43_390, i12 4081"   --->   Operation 2560 'add' 'add_ln712_255' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i12 %add_ln712_255"   --->   Operation 2561 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (1.33ns)   --->   "%add_ln712_256 = add i13 %sext_ln712_39, i13 %sext_ln712_38"   --->   Operation 2562 'add' 'add_ln712_256' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2563 [1/1] (1.32ns)   --->   "%add_ln712_276 = add i15 %sext_ln43_260, i15 %sext_ln43_303"   --->   Operation 2563 'add' 'add_ln712_276' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2564 [1/1] (1.32ns)   --->   "%add_ln712_281 = add i15 %sext_ln43_391, i15 32682"   --->   Operation 2564 'add' 'add_ln712_281' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i15 %add_ln712_281"   --->   Operation 2565 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (1.31ns)   --->   "%add_ln712_282 = add i16 %sext_ln712_46, i16 %sext_ln717_379"   --->   Operation 2566 'add' 'add_ln712_282' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2567 [1/1] (1.32ns)   --->   "%add_ln712_283 = add i15 %sext_ln43_424, i15 85"   --->   Operation 2567 'add' 'add_ln712_283' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i15 %add_ln712_283"   --->   Operation 2568 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (1.31ns)   --->   "%add_ln712_284 = add i16 %sext_ln712_47, i16 %sext_ln717_409"   --->   Operation 2569 'add' 'add_ln712_284' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2570 [1/1] (1.32ns)   --->   "%add_ln712_286 = add i14 %sext_ln43_9, i14 %sext_ln43_61"   --->   Operation 2570 'add' 'add_ln712_286' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (1.32ns)   --->   "%add_ln712_288 = add i14 %sext_ln43_128, i14 %sext_ln43_137"   --->   Operation 2571 'add' 'add_ln712_288' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i14 %add_ln712_288"   --->   Operation 2572 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (1.32ns)   --->   "%add_ln712_289 = add i15 %sext_ln712_50, i15 %sext_ln43_88"   --->   Operation 2573 'add' 'add_ln712_289' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2574 [1/1] (1.32ns)   --->   "%add_ln712_294 = add i14 %sext_ln43_148, i14 %sext_ln43_166"   --->   Operation 2574 'add' 'add_ln712_294' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (1.32ns)   --->   "%add_ln712_295 = add i14 %sext_ln43_206, i14 61"   --->   Operation 2575 'add' 'add_ln712_295' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2576 [1/1] (1.32ns)   --->   "%add_ln712_298 = add i14 %sext_ln43_232, i14 16326"   --->   Operation 2576 'add' 'add_ln712_298' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2577 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i14 %add_ln712_298"   --->   Operation 2577 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2578 [1/1] (1.32ns)   --->   "%add_ln712_299 = add i15 %sext_ln712_55, i15 16"   --->   Operation 2578 'add' 'add_ln712_299' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2579 [1/1] (1.33ns)   --->   "%add_ln712_304 = add i13 %sext_ln43_171, i13 6"   --->   Operation 2579 'add' 'add_ln712_304' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (1.33ns)   --->   "%add_ln712_309 = add i12 %sext_ln43_30, i12 %sext_ln43_39"   --->   Operation 2580 'add' 'add_ln712_309' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i12 %add_ln712_309"   --->   Operation 2581 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (1.33ns)   --->   "%add_ln712_310 = add i13 %sext_ln712_61, i13 24"   --->   Operation 2582 'add' 'add_ln712_310' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_313 = add i12 %sext_ln43_361, i12 4043"   --->   Operation 2583 'add' 'add_ln712_313' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2584 [1/1] (1.34ns)   --->   "%add_ln712_314 = add i11 %sext_ln43_104, i11 49"   --->   Operation 2584 'add' 'add_ln712_314' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln712_65 = sext i11 %add_ln712_314"   --->   Operation 2585 'sext' 'sext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_315 = add i12 %sext_ln712_65, i12 %add_ln712_313"   --->   Operation 2586 'add' 'add_ln712_315' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2587 [1/1] (1.31ns)   --->   "%add_ln712_326 = add i16 %sext_ln717_243, i16 %sext_ln717_256"   --->   Operation 2587 'add' 'add_ln712_326' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2588 [1/1] (1.32ns)   --->   "%add_ln712_334 = add i15 %sext_ln43_40, i15 %sext_ln43_89"   --->   Operation 2588 'add' 'add_ln712_334' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2589 [1/1] (1.32ns)   --->   "%add_ln712_335 = add i15 %sext_ln43_129, i15 %sext_ln43_167"   --->   Operation 2589 'add' 'add_ln712_335' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2590 [1/1] (1.32ns)   --->   "%add_ln712_344 = add i15 %sext_ln43_334, i15 32718"   --->   Operation 2590 'add' 'add_ln712_344' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln712_71 = sext i15 %add_ln712_344"   --->   Operation 2591 'sext' 'sext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (1.31ns)   --->   "%add_ln712_345 = add i16 %sext_ln712_71, i16 %sext_ln717_364"   --->   Operation 2592 'add' 'add_ln712_345' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2593 [1/1] (1.32ns)   --->   "%add_ln712_349 = add i15 %sext_ln43_425, i15 32674"   --->   Operation 2593 'add' 'add_ln712_349' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2594 [1/1] (1.32ns)   --->   "%add_ln712_351 = add i14 %sext_ln43_248, i14 16352"   --->   Operation 2594 'add' 'add_ln712_351' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln712_73 = sext i14 %add_ln712_351"   --->   Operation 2595 'sext' 'sext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (1.32ns)   --->   "%add_ln712_352 = add i15 %sext_ln712_73, i15 32731"   --->   Operation 2596 'add' 'add_ln712_352' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2597 [1/1] (1.32ns)   --->   "%add_ln712_356 = add i15 %sext_ln43_262, i15 139"   --->   Operation 2597 'add' 'add_ln712_356' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (1.32ns)   --->   "%add_ln712_357 = add i14 %sext_ln43_375, i14 16322"   --->   Operation 2598 'add' 'add_ln712_357' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln712_76 = sext i14 %add_ln712_357"   --->   Operation 2599 'sext' 'sext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (1.32ns)   --->   "%add_ln712_358 = add i15 %sext_ln712_76, i15 49"   --->   Operation 2600 'add' 'add_ln712_358' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2601 [1/1] (1.32ns)   --->   "%add_ln712_360 = add i14 %sext_ln43_414, i14 16368"   --->   Operation 2601 'add' 'add_ln712_360' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln712_78 = sext i14 %add_ln712_360"   --->   Operation 2602 'sext' 'sext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (1.32ns)   --->   "%add_ln712_361 = add i15 %sext_ln712_78, i15 %sext_ln43_401"   --->   Operation 2603 'add' 'add_ln712_361' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2604 [1/1] (1.33ns)   --->   "%add_ln712_362 = add i13 %sext_ln712, i13 %sext_ln43_31"   --->   Operation 2604 'add' 'add_ln712_362' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln712_80 = sext i13 %add_ln712_362"   --->   Operation 2605 'sext' 'sext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (1.32ns)   --->   "%add_ln712_363 = add i14 %sext_ln712_80, i14 49"   --->   Operation 2606 'add' 'add_ln712_363' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2607 [1/1] (1.33ns)   --->   "%add_ln712_366 = add i13 %sext_ln43_275, i13 24"   --->   Operation 2607 'add' 'add_ln712_366' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln712_82 = sext i13 %add_ln712_366"   --->   Operation 2608 'sext' 'sext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (1.32ns)   --->   "%add_ln712_367 = add i14 %sext_ln712_82, i14 24"   --->   Operation 2609 'add' 'add_ln712_367' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2610 [1/1] (1.33ns)   --->   "%add_ln712_369 = add i12 %sext_ln43_362, i12 4076"   --->   Operation 2610 'add' 'add_ln712_369' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln712_84 = sext i12 %add_ln712_369"   --->   Operation 2611 'sext' 'sext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (1.34ns)   --->   "%add_ln712_370 = add i11 %sext_ln43_305, i11 2044"   --->   Operation 2612 'add' 'add_ln712_370' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln712_85 = sext i11 %add_ln712_370"   --->   Operation 2613 'sext' 'sext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (1.33ns)   --->   "%add_ln712_371 = add i12 %sext_ln712_85, i12 %sext_ln43_194"   --->   Operation 2614 'add' 'add_ln712_371' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln712_86 = sext i12 %add_ln712_371"   --->   Operation 2615 'sext' 'sext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (1.33ns)   --->   "%add_ln712_372 = add i13 %sext_ln712_86, i13 %sext_ln712_84"   --->   Operation 2616 'add' 'add_ln712_372' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_386 = add i16 %sext_ln717_144, i16 65430"   --->   Operation 2617 'add' 'add_ln712_386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2618 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_387 = add i16 %add_ln712_386, i16 %mult_V_2947"   --->   Operation 2618 'add' 'add_ln712_387' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2619 [1/1] (1.31ns)   --->   "%add_ln712_389 = add i16 %sext_ln717_180, i16 %sext_ln717_252"   --->   Operation 2619 'add' 'add_ln712_389' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_391 = add i16 %sext_ln717_276, i16 %sext_ln717_288"   --->   Operation 2620 'add' 'add_ln712_391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2621 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_392 = add i16 %add_ln712_391, i16 %sext_ln717_257"   --->   Operation 2621 'add' 'add_ln712_392' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2622 [1/1] (1.32ns)   --->   "%add_ln712_397 = add i15 %sext_ln43_195, i15 32729"   --->   Operation 2622 'add' 'add_ln712_397' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2623 [1/1] (1.32ns)   --->   "%add_ln712_403 = add i15 %sext_ln43_306, i15 73"   --->   Operation 2623 'add' 'add_ln712_403' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (1.32ns)   --->   "%add_ln712_407 = add i14 %sext_ln43_19, i14 %sext_ln43_61"   --->   Operation 2624 'add' 'add_ln712_407' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2625 [1/1] (1.32ns)   --->   "%add_ln712_409 = add i14 %sext_ln43_116, i14 %sext_ln43_219"   --->   Operation 2625 'add' 'add_ln712_409' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2626 [1/1] (1.32ns)   --->   "%add_ln712_412 = add i14 %sext_ln43_264, i14 16289"   --->   Operation 2626 'add' 'add_ln712_412' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln712_96 = sext i14 %add_ln712_412"   --->   Operation 2627 'sext' 'sext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (1.32ns)   --->   "%add_ln712_413 = add i15 %sext_ln712_96, i15 %sext_ln43_231"   --->   Operation 2628 'add' 'add_ln712_413' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2629 [1/1] (1.32ns)   --->   "%add_ln712_414 = add i14 %sext_ln43_363, i14 16367"   --->   Operation 2629 'add' 'add_ln712_414' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2630 [1/1] (1.32ns)   --->   "%add_ln712_419 = add i14 %sext_ln43_375, i14 16241"   --->   Operation 2630 'add' 'add_ln712_419' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2631 [1/1] (1.33ns)   --->   "%add_ln712_420 = add i13 %sext_ln43_250, i13 %sext_ln43_321"   --->   Operation 2631 'add' 'add_ln712_420' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln712_101 = sext i13 %add_ln712_420"   --->   Operation 2632 'sext' 'sext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (1.32ns)   --->   "%add_ln712_421 = add i14 %sext_ln712_101, i14 %sext_ln43_208"   --->   Operation 2633 'add' 'add_ln712_421' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2634 [1/1] (1.31ns)   --->   "%add_ln712_437 = add i16 %sext_ln717_316, i16 147"   --->   Operation 2634 'add' 'add_ln712_437' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2635 [1/1] (1.32ns)   --->   "%add_ln712_443 = add i15 %sext_ln43_180, i15 130"   --->   Operation 2635 'add' 'add_ln712_443' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2636 [1/1] (1.32ns)   --->   "%add_ln712_445 = add i15 %sext_ln43_251, i15 153"   --->   Operation 2636 'add' 'add_ln712_445' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln712_106 = sext i15 %add_ln712_445"   --->   Operation 2637 'sext' 'sext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (1.32ns)   --->   "%add_ln712_446 = add i15 %sext_ln43_277, i15 32740"   --->   Operation 2638 'add' 'add_ln712_446' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln712_107 = sext i15 %add_ln712_446"   --->   Operation 2639 'sext' 'sext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (1.31ns)   --->   "%add_ln712_447 = add i16 %sext_ln712_107, i16 %sext_ln712_106"   --->   Operation 2640 'add' 'add_ln712_447' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2641 [1/1] (1.32ns)   --->   "%add_ln712_454 = add i15 %sext_ln43_10, i15 30"   --->   Operation 2641 'add' 'add_ln712_454' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2642 [1/1] (1.32ns)   --->   "%add_ln712_456 = add i14 %sext_ln43_149, i14 49"   --->   Operation 2642 'add' 'add_ln712_456' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2643 [1/1] (1.32ns)   --->   "%add_ln712_460 = add i14 %sext_ln43_210, i14 12"   --->   Operation 2643 'add' 'add_ln712_460' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2644 [1/1] (1.32ns)   --->   "%add_ln712_462 = add i14 %sext_ln43_322, i14 16359"   --->   Operation 2644 'add' 'add_ln712_462' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2645 [1/1] (1.32ns)   --->   "%add_ln712_465 = add i14 %sext_ln43_376, i14 16345"   --->   Operation 2645 'add' 'add_ln712_465' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln712_116 = sext i14 %add_ln712_465"   --->   Operation 2646 'sext' 'sext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (1.32ns)   --->   "%add_ln712_466 = add i15 %sext_ln712_116, i15 %sext_ln43_347"   --->   Operation 2647 'add' 'add_ln712_466' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2648 [1/1] (1.32ns)   --->   "%add_ln712_467 = add i14 %sext_ln43_403, i14 6"   --->   Operation 2648 'add' 'add_ln712_467' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln712_118 = sext i14 %add_ln712_467"   --->   Operation 2649 'sext' 'sext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (1.32ns)   --->   "%add_ln712_468 = add i15 %sext_ln712_118, i15 32706"   --->   Operation 2650 'add' 'add_ln712_468' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2651 [1/1] (1.33ns)   --->   "%add_ln712_472 = add i13 %sext_ln43_292, i13 11"   --->   Operation 2651 'add' 'add_ln712_472' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln712_120 = sext i13 %add_ln712_472"   --->   Operation 2652 'sext' 'sext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (1.32ns)   --->   "%add_ln712_473 = add i14 %sext_ln712_120, i14 11"   --->   Operation 2653 'add' 'add_ln712_473' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2654 [1/1] (1.33ns)   --->   "%add_ln712_475 = add i12 %sext_ln43_106, i12 %sext_ln43_115"   --->   Operation 2654 'add' 'add_ln712_475' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln712_122 = sext i12 %add_ln712_475"   --->   Operation 2655 'sext' 'sext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (1.33ns)   --->   "%add_ln712_476 = add i13 %sext_ln712_122, i13 6"   --->   Operation 2656 'add' 'add_ln712_476' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2657 [1/1] (1.33ns)   --->   "%add_ln712_477 = add i12 %sext_ln43_138, i12 15"   --->   Operation 2657 'add' 'add_ln712_477' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (1.33ns)   --->   "%add_ln712_480 = add i12 %sext_ln43_361, i12 535"   --->   Operation 2658 'add' 'add_ln712_480' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln712_126 = sext i12 %add_ln712_480"   --->   Operation 2659 'sext' 'sext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (1.34ns)   --->   "%add_ln712_481 = add i11 %sext_ln43_54, i11 2036"   --->   Operation 2660 'add' 'add_ln712_481' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln712_127 = sext i11 %add_ln712_481"   --->   Operation 2661 'sext' 'sext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (1.34ns)   --->   "%add_ln712_482 = add i11 %sext_ln43_415, i11 4"   --->   Operation 2662 'add' 'add_ln712_482' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln712_128 = sext i11 %add_ln712_482"   --->   Operation 2663 'sext' 'sext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (1.33ns)   --->   "%add_ln712_483 = add i12 %sext_ln712_128, i12 %sext_ln712_127"   --->   Operation 2664 'add' 'add_ln712_483' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln712_129 = sext i12 %add_ln712_483"   --->   Operation 2665 'sext' 'sext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (1.33ns)   --->   "%add_ln712_484 = add i13 %sext_ln712_129, i13 %sext_ln712_126"   --->   Operation 2666 'add' 'add_ln712_484' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_498 = add i16 %sext_ln717_365, i16 65400"   --->   Operation 2667 'add' 'add_ln712_498' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2668 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_499 = add i16 %add_ln712_498, i16 %sext_ln717_349"   --->   Operation 2668 'add' 'add_ln712_499' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2669 [1/1] (1.32ns)   --->   "%add_ln712_506 = add i15 %sext_ln43_117, i15 %sext_ln43_139"   --->   Operation 2669 'add' 'add_ln712_506' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln712_132 = sext i15 %add_ln712_506"   --->   Operation 2670 'sext' 'sext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (1.31ns)   --->   "%add_ln712_507 = add i16 %sext_ln712_132, i16 %sext_ln717_199"   --->   Operation 2671 'add' 'add_ln712_507' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2672 [1/1] (1.32ns)   --->   "%add_ln712_509 = add i15 %sext_ln43_218, i15 38"   --->   Operation 2672 'add' 'add_ln712_509' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2673 [1/1] (1.32ns)   --->   "%add_ln712_513 = add i15 %sext_ln43_360, i15 32694"   --->   Operation 2673 'add' 'add_ln712_513' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2674 [1/1] (1.32ns)   --->   "%add_ln712_518 = add i14 %sext_ln43_20, i14 %sext_ln43_63"   --->   Operation 2674 'add' 'add_ln712_518' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2675 [1/1] (1.32ns)   --->   "%add_ln712_521 = add i14 %sext_ln43_130, i14 %sext_ln43_206"   --->   Operation 2675 'add' 'add_ln712_521' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2676 [1/1] (1.32ns)   --->   "%add_ln712_523 = add i14 %sext_ln43_252, i14 36"   --->   Operation 2676 'add' 'add_ln712_523' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln712_139 = sext i14 %add_ln712_523"   --->   Operation 2677 'sext' 'sext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (1.32ns)   --->   "%add_ln712_524 = add i15 %sext_ln712_139, i15 32696"   --->   Operation 2678 'add' 'add_ln712_524' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2679 [1/1] (1.32ns)   --->   "%add_ln712_527 = add i14 %sext_ln43_293, i14 16340"   --->   Operation 2679 'add' 'add_ln712_527' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (1.32ns)   --->   "%add_ln712_530 = add i14 %sext_ln43_414, i14 %sext_ln43_170"   --->   Operation 2680 'add' 'add_ln712_530' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2681 [1/1] (1.33ns)   --->   "%add_ln712_532 = add i13 %sext_ln43_196, i13 24"   --->   Operation 2681 'add' 'add_ln712_532' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln712_144 = sext i13 %add_ln712_532"   --->   Operation 2682 'sext' 'sext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (1.32ns)   --->   "%add_ln712_533 = add i14 %sext_ln712_144, i14 24"   --->   Operation 2683 'add' 'add_ln712_533' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2684 [1/1] (1.33ns)   --->   "%add_ln712_537 = add i13 %sext_ln43_11, i13 35"   --->   Operation 2684 'add' 'add_ln712_537' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2685 [1/1] (1.33ns)   --->   "%add_ln712_538 = add i12 %sext_ln43_182, i12 4060"   --->   Operation 2685 'add' 'add_ln712_538' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_541 = add i12 %sext_ln43_259, i12 4028"   --->   Operation 2686 'add' 'add_ln712_541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2687 [1/1] (1.34ns)   --->   "%add_ln712_542 = add i11 %sext_ln43_234, i11 1997"   --->   Operation 2687 'add' 'add_ln712_542' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln712_150 = sext i11 %add_ln712_542"   --->   Operation 2688 'sext' 'sext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_543 = add i12 %sext_ln712_150, i12 %add_ln712_541"   --->   Operation 2689 'add' 'add_ln712_543' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_561 = add i16 %sext_ln717_235, i16 %sext_ln717_253"   --->   Operation 2690 'add' 'add_ln712_561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2691 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_562 = add i16 %add_ln712_561, i16 %sext_ln717_228"   --->   Operation 2691 'add' 'add_ln712_562' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2692 [1/1] (1.32ns)   --->   "%add_ln712_574 = add i15 %sext_ln43_364, i15 32693"   --->   Operation 2692 'add' 'add_ln712_574' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2693 [1/1] (1.32ns)   --->   "%add_ln712_576 = add i15 %sext_ln43_93, i15 32645"   --->   Operation 2693 'add' 'add_ln712_576' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2694 [1/1] (1.32ns)   --->   "%add_ln712_582 = add i14 %sext_ln43_265, i14 16230"   --->   Operation 2694 'add' 'add_ln712_582' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln712_158 = sext i14 %add_ln712_582"   --->   Operation 2695 'sext' 'sext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (1.32ns)   --->   "%add_ln712_583 = add i15 %sext_ln712_158, i15 %sext_ln43_253"   --->   Operation 2696 'add' 'add_ln712_583' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2697 [1/1] (1.32ns)   --->   "%add_ln712_587 = add i15 %sext_ln43_308, i15 32728"   --->   Operation 2697 'add' 'add_ln712_587' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2698 [1/1] (1.32ns)   --->   "%add_ln712_588 = add i14 %sext_ln43_377, i14 36"   --->   Operation 2698 'add' 'add_ln712_588' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln712_161 = sext i14 %add_ln712_588"   --->   Operation 2699 'sext' 'sext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (1.32ns)   --->   "%add_ln712_589 = add i15 %sext_ln712_161, i15 76"   --->   Operation 2700 'add' 'add_ln712_589' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2701 [1/1] (1.33ns)   --->   "%add_ln712_593 = add i14 %sext_ln43_348, i14 37"   --->   Operation 2701 'add' 'add_ln712_593' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2702 [1/1] (1.33ns)   --->   "%add_ln712_594 = add i12 %sext_ln43_323, i12 12"   --->   Operation 2702 'add' 'add_ln712_594' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln712_164 = sext i12 %add_ln712_594"   --->   Operation 2703 'sext' 'sext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_595 = add i14 %sext_ln712_164, i14 %add_ln712_593"   --->   Operation 2704 'add' 'add_ln712_595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2705 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_596 = add i14 %add_ln712_595, i14 227"   --->   Operation 2705 'add' 'add_ln712_596' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_607 = add i16 %sext_ln717_325, i16 65419"   --->   Operation 2706 'add' 'add_ln712_607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2707 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_608 = add i16 %add_ln712_607, i16 %sext_ln717_317"   --->   Operation 2707 'add' 'add_ln712_608' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2708 [1/1] (1.32ns)   --->   "%add_ln712_615 = add i15 %sext_ln43_44, i15 %sext_ln43_89"   --->   Operation 2708 'add' 'add_ln712_615' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln712_166 = sext i15 %add_ln712_615"   --->   Operation 2709 'sext' 'sext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (1.31ns)   --->   "%add_ln712_616 = add i16 %sext_ln712_166, i16 %sext_ln717_134"   --->   Operation 2710 'add' 'add_ln712_616' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2711 [1/1] (1.32ns)   --->   "%add_ln712_619 = add i15 %sext_ln43_155, i15 32694"   --->   Operation 2711 'add' 'add_ln712_619' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (1.32ns)   --->   "%add_ln712_626 = add i15 %sext_ln43_336, i15 %sext_ln43_349"   --->   Operation 2712 'add' 'add_ln712_626' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2713 [1/1] (1.32ns)   --->   "%add_ln712_631 = add i14 %sext_ln43_252, i14 16287"   --->   Operation 2713 'add' 'add_ln712_631' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2714 [1/1] (1.32ns)   --->   "%add_ln712_634 = add i14 %sext_ln43_309, i14 22"   --->   Operation 2714 'add' 'add_ln712_634' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln712_174 = sext i14 %add_ln712_634"   --->   Operation 2715 'sext' 'sext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (1.32ns)   --->   "%add_ln712_635 = add i15 %sext_ln712_174, i15 %sext_ln43_295"   --->   Operation 2716 'add' 'add_ln712_635' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2717 [1/1] (1.32ns)   --->   "%add_ln712_639 = add i14 %sext_ln43_378, i14 36"   --->   Operation 2717 'add' 'add_ln712_639' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2718 [1/1] (1.32ns)   --->   "%add_ln712_640 = add i14 %sext_ln43_405, i14 9"   --->   Operation 2718 'add' 'add_ln712_640' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2719 [1/1] (1.33ns)   --->   "%add_ln712_643 = add i13 %sext_ln43_76, i13 24"   --->   Operation 2719 'add' 'add_ln712_643' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln712_179 = sext i13 %add_ln712_643"   --->   Operation 2720 'sext' 'sext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (1.32ns)   --->   "%add_ln712_644 = add i14 %sext_ln712_179, i14 %sext_ln43_426"   --->   Operation 2721 'add' 'add_ln712_644' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2722 [1/1] (1.33ns)   --->   "%add_ln712_645 = add i12 %sext_ln43_118, i12 17"   --->   Operation 2722 'add' 'add_ln712_645' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2723 [1/1] (1.33ns)   --->   "%add_ln712_648 = add i12 %sext_ln43_259, i12 4072"   --->   Operation 2723 'add' 'add_ln712_648' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2724 [1/1] (1.34ns)   --->   "%add_ln712_649 = add i11 %sext_ln43_104, i11 %sext_ln43_150"   --->   Operation 2724 'add' 'add_ln712_649' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln712_184 = sext i11 %add_ln712_649"   --->   Operation 2725 'sext' 'sext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (1.33ns)   --->   "%add_ln712_650 = add i12 %sext_ln712_184, i12 15"   --->   Operation 2726 'add' 'add_ln712_650' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2727 [1/1] (1.34ns)   --->   "%add_ln712_652 = add i11 %sext_ln43_183, i11 184"   --->   Operation 2727 'add' 'add_ln712_652' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2728 [1/1] (1.31ns)   --->   "%add_ln712_665 = add i16 %sext_ln717_318, i16 65483"   --->   Operation 2728 'add' 'add_ln712_665' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2729 [1/1] (1.32ns)   --->   "%add_ln712_669 = add i15 %sext_ln43_21, i15 %sext_ln43_29"   --->   Operation 2729 'add' 'add_ln712_669' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2730 [1/1] (1.32ns)   --->   "%add_ln712_672 = add i15 %sext_ln43_119, i15 %sext_ln43_151"   --->   Operation 2730 'add' 'add_ln712_672' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln712_189 = sext i15 %add_ln712_672"   --->   Operation 2731 'sext' 'sext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (1.31ns)   --->   "%add_ln712_673 = add i16 %sext_ln712_189, i16 %sext_ln717_199"   --->   Operation 2732 'add' 'add_ln712_673' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2733 [1/1] (1.32ns)   --->   "%add_ln712_674 = add i15 %sext_ln43_172, i15 %sext_ln43_184"   --->   Operation 2733 'add' 'add_ln712_674' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln712_190 = sext i15 %add_ln712_674"   --->   Operation 2734 'sext' 'sext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (1.31ns)   --->   "%add_ln712_675 = add i16 %sext_ln712_190, i16 %sext_ln717_268"   --->   Operation 2735 'add' 'add_ln712_675' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2736 [1/1] (1.32ns)   --->   "%add_ln712_677 = add i15 %sext_ln43_235, i15 98"   --->   Operation 2736 'add' 'add_ln712_677' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln712_191 = sext i15 %add_ln712_677"   --->   Operation 2737 'sext' 'sext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (1.31ns)   --->   "%add_ln712_678 = add i16 %sext_ln712_191, i16 115"   --->   Operation 2738 'add' 'add_ln712_678' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2739 [1/1] (1.32ns)   --->   "%add_ln712_683 = add i15 %sext_ln43_365, i15 %sext_ln43_392"   --->   Operation 2739 'add' 'add_ln712_683' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (1.32ns)   --->   "%add_ln712_687 = add i14 %sext_ln43_296, i14 15"   --->   Operation 2740 'add' 'add_ln712_687' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln712_195 = sext i14 %add_ln712_687"   --->   Operation 2741 'sext' 'sext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (1.32ns)   --->   "%add_ln712_688 = add i15 %sext_ln712_195, i15 %sext_ln43_254"   --->   Operation 2742 'add' 'add_ln712_688' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2743 [1/1] (1.32ns)   --->   "%add_ln712_689 = add i14 %sext_ln43_350, i14 16309"   --->   Operation 2743 'add' 'add_ln712_689' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2744 [1/1] (1.32ns)   --->   "%add_ln712_694 = add i14 %sext_ln43_427, i14 9"   --->   Operation 2744 'add' 'add_ln712_694' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln712_199 = sext i14 %add_ln712_694"   --->   Operation 2745 'sext' 'sext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (1.32ns)   --->   "%add_ln712_695 = add i15 %sext_ln712_199, i15 %sext_ln43_402"   --->   Operation 2746 'add' 'add_ln712_695' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2747 [1/1] (1.33ns)   --->   "%add_ln712_697 = add i13 %sext_ln43_46, i13 %sext_ln43_140"   --->   Operation 2747 'add' 'add_ln712_697' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%sext_ln712_201 = sext i13 %add_ln712_697"   --->   Operation 2748 'sext' 'sext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (1.32ns)   --->   "%add_ln712_698 = add i14 %sext_ln712_201, i14 16359"   --->   Operation 2749 'add' 'add_ln712_698' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_701 = add i13 %sext_ln43_417, i13 %sext_ln43_94"   --->   Operation 2750 'add' 'add_ln712_701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2751 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_702 = add i13 %add_ln712_701, i13 8179"   --->   Operation 2751 'add' 'add_ln712_702' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2752 [1/1] (1.33ns)   --->   "%add_ln712_703 = add i12 %sext_ln43_157, i12 7"   --->   Operation 2752 'add' 'add_ln712_703' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2753 [1/1] (1.33ns)   --->   "%add_ln712_705 = add i12 %sext_ln43_379, i12 4071"   --->   Operation 2753 'add' 'add_ln712_705' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln712_206 = sext i12 %add_ln712_705"   --->   Operation 2754 'sext' 'sext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_706 = add i13 %sext_ln712_206, i13 %sext_ln43_311"   --->   Operation 2755 'add' 'add_ln712_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2756 [1/1] (1.34ns)   --->   "%add_ln712_707 = add i11 %sext_ln43_324, i11 258"   --->   Operation 2756 'add' 'add_ln712_707' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln712_207 = sext i11 %add_ln712_707"   --->   Operation 2757 'sext' 'sext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_708 = add i13 %sext_ln712_207, i13 %add_ln712_706"   --->   Operation 2758 'add' 'add_ln712_708' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2759 [1/1] (1.32ns)   --->   "%add_ln712_733 = add i15 %sext_ln43_77, i15 %sext_ln43_86"   --->   Operation 2759 'add' 'add_ln712_733' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2760 [1/1] (1.32ns)   --->   "%add_ln712_735 = add i15 %sext_ln43_158, i15 %sext_ln43_173"   --->   Operation 2760 'add' 'add_ln712_735' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2761 [1/1] (1.32ns)   --->   "%add_ln712_744 = add i15 %sext_ln43_320, i15 %sext_ln43_333"   --->   Operation 2761 'add' 'add_ln712_744' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2762 [1/1] (1.32ns)   --->   "%add_ln712_752 = add i15 %sext_ln43_266, i15 46"   --->   Operation 2762 'add' 'add_ln712_752' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (1.32ns)   --->   "%add_ln712_753 = add i14 %sext_ln43_366, i14 %sext_ln43_380"   --->   Operation 2763 'add' 'add_ln712_753' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln712_216 = sext i14 %add_ln712_753"   --->   Operation 2764 'sext' 'sext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (1.32ns)   --->   "%add_ln712_754 = add i15 %sext_ln712_216, i15 16"   --->   Operation 2765 'add' 'add_ln712_754' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2766 [1/1] (1.33ns)   --->   "%add_ln712_756 = add i13 %sext_ln43_250, i13 8179"   --->   Operation 2766 'add' 'add_ln712_756' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln712_218 = sext i13 %add_ln712_756"   --->   Operation 2767 'sext' 'sext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (1.32ns)   --->   "%add_ln712_757 = add i14 %sext_ln712_218, i14 49"   --->   Operation 2768 'add' 'add_ln712_757' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (1.33ns)   --->   "%add_ln712_760 = add i12 %sext_ln43_211, i12 4046"   --->   Operation 2769 'add' 'add_ln712_760' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln712_221 = sext i12 %add_ln712_760"   --->   Operation 2770 'sext' 'sext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_761 = add i13 %sext_ln712_221, i13 %sext_ln43_428"   --->   Operation 2771 'add' 'add_ln712_761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2772 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_762 = add i13 %add_ln712_761, i13 38"   --->   Operation 2772 'add' 'add_ln712_762' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2773 [1/1] (1.32ns)   --->   "%add_ln712_788 = add i15 %sext_ln712_24, i15 %sext_ln43_18"   --->   Operation 2773 'add' 'add_ln712_788' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2774 [1/1] (1.32ns)   --->   "%add_ln712_790 = add i15 %sext_ln43_174, i15 32682"   --->   Operation 2774 'add' 'add_ln712_790' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln712_224 = sext i15 %add_ln712_790"   --->   Operation 2775 'sext' 'sext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (1.31ns)   --->   "%add_ln712_791 = add i16 %sext_ln712_224, i16 %sext_ln717_245"   --->   Operation 2776 'add' 'add_ln712_791' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2777 [1/1] (1.32ns)   --->   "%add_ln712_793 = add i15 %sext_ln43_221, i15 32679"   --->   Operation 2777 'add' 'add_ln712_793' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (1.32ns)   --->   "%add_ln712_798 = add i15 %sext_ln43_338, i15 32680"   --->   Operation 2778 'add' 'add_ln712_798' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln712_226 = sext i15 %add_ln712_798"   --->   Operation 2779 'sext' 'sext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (1.31ns)   --->   "%add_ln712_799 = add i16 %sext_ln712_226, i16 %sext_ln717_366"   --->   Operation 2780 'add' 'add_ln712_799' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2781 [1/1] (1.32ns)   --->   "%add_ln712_800 = add i14 %sext_ln43_121, i14 %sext_ln43_148"   --->   Operation 2781 'add' 'add_ln712_800' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln712_227 = sext i14 %add_ln712_800"   --->   Operation 2782 'sext' 'sext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (1.32ns)   --->   "%add_ln712_801 = add i15 %sext_ln712_227, i15 %sext_ln43_55"   --->   Operation 2783 'add' 'add_ln712_801' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2784 [1/1] (1.32ns)   --->   "%add_ln712_803 = add i14 %sext_ln43_199, i14 36"   --->   Operation 2784 'add' 'add_ln712_803' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2785 [1/1] (1.32ns)   --->   "%add_ln712_805 = add i14 %sext_ln43_264, i14 23"   --->   Operation 2785 'add' 'add_ln712_805' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln712_231 = sext i14 %add_ln712_805"   --->   Operation 2786 'sext' 'sext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (1.32ns)   --->   "%add_ln712_806 = add i15 %sext_ln712_231, i15 %sext_ln43_253"   --->   Operation 2787 'add' 'add_ln712_806' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2788 [1/1] (1.32ns)   --->   "%add_ln712_810 = add i14 %sext_ln43_367, i14 16347"   --->   Operation 2788 'add' 'add_ln712_810' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln712_233 = sext i14 %add_ln712_810"   --->   Operation 2789 'sext' 'sext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (1.32ns)   --->   "%add_ln712_811 = add i15 %sext_ln712_233, i15 56"   --->   Operation 2790 'add' 'add_ln712_811' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_827 = add i16 %sext_ln717_190, i16 %sext_ln717_200"   --->   Operation 2791 'add' 'add_ln712_827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2792 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_828 = add i16 %add_ln712_827, i16 331"   --->   Operation 2792 'add' 'add_ln712_828' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2793 [1/1] (1.32ns)   --->   "%add_ln712_836 = add i15 %sext_ln43_212, i15 165"   --->   Operation 2793 'add' 'add_ln712_836' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2794 [1/1] (1.32ns)   --->   "%add_ln712_842 = add i15 %sext_ln712_25, i15 21"   --->   Operation 2794 'add' 'add_ln712_842' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln712_238 = sext i15 %add_ln712_842"   --->   Operation 2795 'sext' 'sext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2796 [1/1] (1.32ns)   --->   "%add_ln712_843 = add i16 %sext_ln712_238, i16 %sext_ln717_426"   --->   Operation 2796 'add' 'add_ln712_843' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2797 [1/1] (1.32ns)   --->   "%add_ln712_847 = add i14 %sext_ln43_238, i14 %sext_ln43_248"   --->   Operation 2797 'add' 'add_ln712_847' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2798 [1/1] (1.32ns)   --->   "%add_ln712_851 = add i14 %sext_ln43_326, i14 16374"   --->   Operation 2798 'add' 'add_ln712_851' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2799 [1/1] (1.32ns)   --->   "%add_ln712_853 = add i14 %sext_ln43_378, i14 52"   --->   Operation 2799 'add' 'add_ln712_853' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln712_245 = sext i14 %add_ln712_853"   --->   Operation 2800 'sext' 'sext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (1.32ns)   --->   "%add_ln712_854 = add i15 %sext_ln712_245, i15 57"   --->   Operation 2801 'add' 'add_ln712_854' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2802 [1/1] (1.32ns)   --->   "%add_ln712_858 = add i15 %sext_ln43_394, i15 32741"   --->   Operation 2802 'add' 'add_ln712_858' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln712_247 = sext i15 %add_ln712_858"   --->   Operation 2803 'sext' 'sext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (1.33ns)   --->   "%add_ln712_859 = add i14 %sext_ln43_14, i14 16376"   --->   Operation 2804 'add' 'add_ln712_859' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln712_248 = sext i14 %add_ln712_859"   --->   Operation 2805 'sext' 'sext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (1.32ns)   --->   "%add_ln712_860 = add i16 %sext_ln712_248, i16 %sext_ln712_247"   --->   Operation 2806 'add' 'add_ln712_860' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2807 [1/1] (1.33ns)   --->   "%add_ln712_861 = add i13 %sext_ln43_196, i13 11"   --->   Operation 2807 'add' 'add_ln712_861' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln712_249 = sext i13 %add_ln712_861"   --->   Operation 2808 'sext' 'sext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (1.32ns)   --->   "%add_ln712_862 = add i14 %sext_ln712_249, i14 %sext_ln43_131"   --->   Operation 2809 'add' 'add_ln712_862' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2810 [1/1] (1.33ns)   --->   "%add_ln712_865 = add i13 %sext_ln43_417, i13 8169"   --->   Operation 2810 'add' 'add_ln712_865' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2811 [1/1] (1.33ns)   --->   "%add_ln712_867 = add i12 %sext_ln43_297, i12 40"   --->   Operation 2811 'add' 'add_ln712_867' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln712_253 = sext i12 %add_ln712_867"   --->   Operation 2812 'sext' 'sext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (1.34ns)   --->   "%add_ln712_868 = add i11 %sext_ln43_369, i11 2035"   --->   Operation 2813 'add' 'add_ln712_868' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln712_254 = sext i11 %add_ln712_868"   --->   Operation 2814 'sext' 'sext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (1.33ns)   --->   "%add_ln712_869 = add i12 %sext_ln712_254, i12 %sext_ln43_406"   --->   Operation 2815 'add' 'add_ln712_869' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln712_255 = sext i12 %add_ln712_869"   --->   Operation 2816 'sext' 'sext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (1.33ns)   --->   "%add_ln712_870 = add i13 %sext_ln712_255, i13 %sext_ln712_253"   --->   Operation 2817 'add' 'add_ln712_870' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2818 [1/1] (1.32ns)   --->   "%add_ln712_887 = add i15 %sext_ln43_67, i15 %sext_ln43_105"   --->   Operation 2818 'add' 'add_ln712_887' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2819 [1/1] (1.32ns)   --->   "%add_ln712_889 = add i15 %sext_ln43_185, i15 32740"   --->   Operation 2819 'add' 'add_ln712_889' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln712_259 = sext i15 %add_ln712_889"   --->   Operation 2820 'sext' 'sext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (1.31ns)   --->   "%add_ln712_890 = add i16 %sext_ln712_259, i16 %sext_ln717_230"   --->   Operation 2821 'add' 'add_ln712_890' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2822 [1/1] (1.32ns)   --->   "%add_ln712_895 = add i15 %sext_ln43_352, i15 122"   --->   Operation 2822 'add' 'add_ln712_895' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln712_260 = sext i15 %add_ln712_895"   --->   Operation 2823 'sext' 'sext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (1.31ns)   --->   "%add_ln712_896 = add i16 %sext_ln712_260, i16 %sext_ln717_367"   --->   Operation 2824 'add' 'add_ln712_896' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (1.32ns)   --->   "%add_ln712_897 = add i15 %sext_ln43_429, i15 32749"   --->   Operation 2825 'add' 'add_ln712_897' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2826 [1/1] (1.32ns)   --->   "%add_ln712_901 = add i14 %sext_ln43_78, i14 %sext_ln43_90"   --->   Operation 2826 'add' 'add_ln712_901' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2827 [1/1] (1.32ns)   --->   "%add_ln712_905 = add i14 %sext_ln43_214, i14 16368"   --->   Operation 2827 'add' 'add_ln712_905' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln712_265 = sext i14 %add_ln712_905"   --->   Operation 2828 'sext' 'sext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (1.32ns)   --->   "%add_ln712_906 = add i15 %sext_ln712_265, i15 %sext_ln43_200"   --->   Operation 2829 'add' 'add_ln712_906' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2830 [1/1] (1.32ns)   --->   "%add_ln712_910 = add i14 %sext_ln43_294, i14 15"   --->   Operation 2830 'add' 'add_ln712_910' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2831 [1/1] (1.32ns)   --->   "%add_ln712_911 = add i14 %sext_ln43_314, i14 93"   --->   Operation 2831 'add' 'add_ln712_911' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln712_268 = sext i14 %add_ln712_911"   --->   Operation 2832 'sext' 'sext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (1.32ns)   --->   "%add_ln712_912 = add i15 %sext_ln712_268, i15 32706"   --->   Operation 2833 'add' 'add_ln712_912' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2834 [1/1] (1.33ns)   --->   "%add_ln712_915 = add i13 %sext_ln43_132, i13 8142"   --->   Operation 2834 'add' 'add_ln712_915' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln712_270 = sext i13 %add_ln712_915"   --->   Operation 2835 'sext' 'sext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (1.32ns)   --->   "%add_ln712_916 = add i14 %sext_ln712_270, i14 %sext_ln43_49"   --->   Operation 2836 'add' 'add_ln712_916' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2837 [1/1] (1.33ns)   --->   "%add_ln712_919 = add i13 %sext_ln43_382, i13 %sext_ln43_175"   --->   Operation 2837 'add' 'add_ln712_919' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln712_273 = sext i13 %add_ln712_919"   --->   Operation 2838 'sext' 'sext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (1.32ns)   --->   "%add_ln712_920 = add i14 %sext_ln712_273, i14 16362"   --->   Operation 2839 'add' 'add_ln712_920' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2840 [1/1] (1.33ns)   --->   "%add_ln712_921 = add i12 %sext_ln43_259, i12 4074"   --->   Operation 2840 'add' 'add_ln712_921' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_923 = add i12 %sext_ln43_406, i12 %sext_ln43_223"   --->   Operation 2841 'add' 'add_ln712_923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2842 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_924 = add i12 %add_ln712_923, i12 75"   --->   Operation 2842 'add' 'add_ln712_924' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_936 = add i16 %sext_ln717_156, i16 %sext_ln717_191"   --->   Operation 2843 'add' 'add_ln712_936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2844 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_937 = add i16 %add_ln712_936, i16 %sext_ln717_137"   --->   Operation 2844 'add' 'add_ln712_937' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2845 [1/1] (1.32ns)   --->   "%add_ln712_946 = add i15 %sext_ln43_107, i15 %sext_ln43_122"   --->   Operation 2845 'add' 'add_ln712_946' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln712_277 = sext i15 %add_ln712_946"   --->   Operation 2846 'sext' 'sext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (1.31ns)   --->   "%add_ln712_947 = add i16 %sext_ln712_277, i16 %sext_ln717_169"   --->   Operation 2847 'add' 'add_ln712_947' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2848 [1/1] (1.32ns)   --->   "%add_ln712_948 = add i16 %sext_ln717_254, i16 65434"   --->   Operation 2848 'add' 'add_ln712_948' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_950 = add i16 %sext_ln717_331, i16 %sext_ln717_300"   --->   Operation 2849 'add' 'add_ln712_950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2850 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_951 = add i16 %add_ln712_950, i16 305"   --->   Operation 2850 'add' 'add_ln712_951' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2851 [1/1] (1.32ns)   --->   "%add_ln712_955 = add i15 %sext_ln43_325, i15 110"   --->   Operation 2851 'add' 'add_ln712_955' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2852 [1/1] (1.32ns)   --->   "%add_ln712_956 = add i15 %sext_ln43_353, i15 %sext_ln43_383"   --->   Operation 2852 'add' 'add_ln712_956' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2853 [1/1] (1.32ns)   --->   "%add_ln712_959 = add i14 %sext_ln43_90, i14 %sext_ln43_130"   --->   Operation 2853 'add' 'add_ln712_959' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2854 [1/1] (1.32ns)   --->   "%add_ln712_963 = add i14 %sext_ln43_186, i14 22"   --->   Operation 2854 'add' 'add_ln712_963' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2855 [1/1] (1.32ns)   --->   "%add_ln712_965 = add i14 %sext_ln43_316, i14 16356"   --->   Operation 2855 'add' 'add_ln712_965' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln712_284 = sext i14 %add_ln712_965"   --->   Operation 2856 'sext' 'sext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (1.32ns)   --->   "%add_ln712_966 = add i15 %sext_ln712_284, i15 49"   --->   Operation 2857 'add' 'add_ln712_966' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_970 = add i13 %sext_ln43_430, i13 8166"   --->   Operation 2858 'add' 'add_ln712_970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2859 [1/1] (1.33ns)   --->   "%add_ln712_971 = add i12 %sext_ln43_211, i12 4051"   --->   Operation 2859 'add' 'add_ln712_971' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln712_286 = sext i12 %add_ln712_971"   --->   Operation 2860 'sext' 'sext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_972 = add i13 %sext_ln712_286, i13 %add_ln712_970"   --->   Operation 2861 'add' 'add_ln712_972' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2862 [1/1] (1.34ns)   --->   "%add_ln712_975 = add i11 %sext_ln43_407, i11 2028"   --->   Operation 2862 'add' 'add_ln712_975' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln712_289 = sext i11 %add_ln712_975"   --->   Operation 2863 'sext' 'sext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_976 = add i12 %sext_ln712_289, i12 %sext_ln43_368"   --->   Operation 2864 'add' 'add_ln712_976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2865 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_977 = add i12 %add_ln712_976, i12 596"   --->   Operation 2865 'add' 'add_ln712_977' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_988 = add i16 %sext_ln717_238, i16 99"   --->   Operation 2866 'add' 'add_ln712_988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2867 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_989 = add i16 %add_ln712_988, i16 %sext_ln717_219"   --->   Operation 2867 'add' 'add_ln712_989' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2868 [1/1] (1.32ns)   --->   "%add_ln712_1000 = add i15 %sext_ln43_4, i15 %sext_ln43_123"   --->   Operation 2868 'add' 'add_ln712_1000' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2869 [1/1] (1.32ns)   --->   "%add_ln712_1002 = add i15 %sext_ln43_185, i15 24"   --->   Operation 2869 'add' 'add_ln712_1002' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln712_293 = sext i15 %add_ln712_1002"   --->   Operation 2870 'sext' 'sext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (1.31ns)   --->   "%add_ln712_1003 = add i16 %sext_ln712_293, i16 %sext_ln717_261"   --->   Operation 2871 'add' 'add_ln712_1003' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2872 [1/1] (1.32ns)   --->   "%add_ln712_1008 = add i15 %sext_ln43_246, i15 32657"   --->   Operation 2872 'add' 'add_ln712_1008' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln712_294 = sext i15 %add_ln712_1008"   --->   Operation 2873 'sext' 'sext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (1.31ns)   --->   "%add_ln712_1009 = add i16 %sext_ln712_294, i16 %sext_ln717_310"   --->   Operation 2874 'add' 'add_ln712_1009' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2875 [1/1] (1.32ns)   --->   "%add_ln712_1011 = add i15 %sext_ln43_354, i15 32645"   --->   Operation 2875 'add' 'add_ln712_1011' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (1.32ns)   --->   "%add_ln712_1013 = add i15 %sext_ln43_384, i15 122"   --->   Operation 2876 'add' 'add_ln712_1013' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln712_296 = sext i15 %add_ln712_1013"   --->   Operation 2877 'sext' 'sext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (1.31ns)   --->   "%add_ln712_1014 = add i16 %sext_ln712_296, i16 87"   --->   Operation 2878 'add' 'add_ln712_1014' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2879 [1/1] (1.32ns)   --->   "%add_ln712_1017 = add i15 %sext_ln43_416, i15 32740"   --->   Operation 2879 'add' 'add_ln712_1017' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2880 [1/1] (1.32ns)   --->   "%add_ln712_1019 = add i14 %sext_ln43_19, i14 %sext_ln43_51"   --->   Operation 2880 'add' 'add_ln712_1019' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2881 [1/1] (1.32ns)   --->   "%add_ln712_1022 = add i14 %sext_ln43_92, i14 %sext_ln43_176"   --->   Operation 2881 'add' 'add_ln712_1022' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%sext_ln712_300 = sext i14 %add_ln712_1022"   --->   Operation 2882 'sext' 'sext_ln712_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (1.32ns)   --->   "%add_ln712_1023 = add i15 %sext_ln712_300, i15 %sext_ln43_68"   --->   Operation 2883 'add' 'add_ln712_1023' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2884 [1/1] (1.32ns)   --->   "%add_ln712_1027 = add i14 %sext_ln43_279, i14 118"   --->   Operation 2884 'add' 'add_ln712_1027' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln712_302 = sext i14 %add_ln712_1027"   --->   Operation 2885 'sext' 'sext_ln712_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (1.32ns)   --->   "%add_ln712_1028 = add i15 %sext_ln712_302, i15 32695"   --->   Operation 2886 'add' 'add_ln712_1028' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2887 [1/1] (1.33ns)   --->   "%add_ln712_1030 = add i13 %sext_ln43_196, i13 8142"   --->   Operation 2887 'add' 'add_ln712_1030' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln712_304 = sext i13 %add_ln712_1030"   --->   Operation 2888 'sext' 'sext_ln712_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (1.32ns)   --->   "%add_ln712_1031 = add i14 %sext_ln712_304, i14 16356"   --->   Operation 2889 'add' 'add_ln712_1031' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2890 [1/1] (1.33ns)   --->   "%add_ln712_1034 = add i13 %sext_ln43_408, i13 %sext_ln43_268"   --->   Operation 2890 'add' 'add_ln712_1034' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln712_307 = sext i13 %add_ln712_1034"   --->   Operation 2891 'sext' 'sext_ln712_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (1.32ns)   --->   "%add_ln712_1035 = add i14 %sext_ln712_307, i14 16346"   --->   Operation 2892 'add' 'add_ln712_1035' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2893 [1/1] (1.33ns)   --->   "%add_ln712_1036 = add i12 %sext_ln43_310, i12 %sext_ln43_362"   --->   Operation 2893 'add' 'add_ln712_1036' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln712_308 = sext i12 %add_ln712_1036"   --->   Operation 2894 'sext' 'sext_ln712_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (1.33ns)   --->   "%add_ln712_1037 = add i13 %sext_ln712_308, i13 3"   --->   Operation 2895 'add' 'add_ln712_1037' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2896 [1/1] (1.32ns)   --->   "%add_ln712_1057 = add i15 %sext_ln43_69, i15 %sext_ln43_95"   --->   Operation 2896 'add' 'add_ln712_1057' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2897 [1/1] (1.32ns)   --->   "%add_ln712_1059 = add i15 %sext_ln43_298, i15 49"   --->   Operation 2897 'add' 'add_ln712_1059' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln712_312 = sext i15 %add_ln712_1059"   --->   Operation 2898 'sext' 'sext_ln712_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (1.31ns)   --->   "%add_ln712_1060 = add i16 %sext_ln712_312, i16 %sext_ln717_332"   --->   Operation 2899 'add' 'add_ln712_1060' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2900 [1/1] (1.32ns)   --->   "%add_ln712_1069 = add i14 %sext_ln43_261, i14 16326"   --->   Operation 2900 'add' 'add_ln712_1069' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2901 [1/1] (1.32ns)   --->   "%add_ln712_1073 = add i14 %sext_ln43_375, i14 58"   --->   Operation 2901 'add' 'add_ln712_1073' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln712_318 = sext i14 %add_ln712_1073"   --->   Operation 2902 'sext' 'sext_ln712_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (1.32ns)   --->   "%add_ln712_1074 = add i15 %sext_ln712_318, i15 61"   --->   Operation 2903 'add' 'add_ln712_1074' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2904 [1/1] (1.33ns)   --->   "%add_ln712_1075 = add i13 %sext_ln43_15, i13 %sext_ln43_79"   --->   Operation 2904 'add' 'add_ln712_1075' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln712_320 = sext i13 %add_ln712_1075"   --->   Operation 2905 'sext' 'sext_ln712_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (1.32ns)   --->   "%add_ln712_1076 = add i14 %sext_ln712_320, i14 22"   --->   Operation 2906 'add' 'add_ln712_1076' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2907 [1/1] (1.33ns)   --->   "%add_ln712_1080 = add i13 %sext_ln43_124, i13 8096"   --->   Operation 2907 'add' 'add_ln712_1080' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln712_322 = sext i13 %add_ln712_1080"   --->   Operation 2908 'sext' 'sext_ln712_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (1.33ns)   --->   "%add_ln712_1081 = add i13 %sext_ln43_240, i13 35"   --->   Operation 2909 'add' 'add_ln712_1081' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln712_323 = sext i13 %add_ln712_1081"   --->   Operation 2910 'sext' 'sext_ln712_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (1.32ns)   --->   "%add_ln712_1082 = add i14 %sext_ln712_323, i14 %sext_ln712_322"   --->   Operation 2911 'add' 'add_ln712_1082' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2912 [1/1] (1.33ns)   --->   "%add_ln712_1083 = add i13 %sext_ln43_356, i13 %sext_ln43_430"   --->   Operation 2912 'add' 'add_ln712_1083' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln712_325 = sext i13 %add_ln712_1083"   --->   Operation 2913 'sext' 'sext_ln712_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (1.32ns)   --->   "%add_ln712_1084 = add i14 %sext_ln712_325, i14 %sext_ln43_328"   --->   Operation 2914 'add' 'add_ln712_1084' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2915 [1/1] (1.33ns)   --->   "%add_ln712_1085 = add i12 %sext_ln43_134, i12 4084"   --->   Operation 2915 'add' 'add_ln712_1085' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln712_327 = sext i12 %add_ln712_1085"   --->   Operation 2916 'sext' 'sext_ln712_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (1.33ns)   --->   "%add_ln712_1086 = add i13 %sext_ln712_327, i13 %sext_ln43_108"   --->   Operation 2917 'add' 'add_ln712_1086' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2918 [1/1] (1.33ns)   --->   "%add_ln712_1089 = add i12 %sext_ln43_406, i12 4079"   --->   Operation 2918 'add' 'add_ln712_1089' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2919 [1/1] (1.34ns)   --->   "%add_ln712_1090 = add i11 %sext_ln43_222, i11 2024"   --->   Operation 2919 'add' 'add_ln712_1090' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln712_330 = sext i11 %add_ln712_1090"   --->   Operation 2920 'sext' 'sext_ln712_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1091 = add i12 %sext_ln712_330, i12 %sext_ln43_418"   --->   Operation 2921 'add' 'add_ln712_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2922 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_1092 = add i12 %add_ln712_1091, i12 4093"   --->   Operation 2922 'add' 'add_ln712_1092' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2923 [1/1] (1.32ns)   --->   "%add_ln712_1107 = add i15 %sext_ln712_26, i15 32740"   --->   Operation 2923 'add' 'add_ln712_1107' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln712_334 = sext i15 %add_ln712_1107"   --->   Operation 2924 'sext' 'sext_ln712_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (1.31ns)   --->   "%add_ln712_1108 = add i16 %sext_ln712_334, i16 %sext_ln717_148"   --->   Operation 2925 'add' 'add_ln712_1108' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2926 [1/1] (1.32ns)   --->   "%add_ln712_1109 = add i15 %sext_ln43_241, i15 85"   --->   Operation 2926 'add' 'add_ln712_1109' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2927 [1/1] (1.32ns)   --->   "%add_ln712_1112 = add i15 %sext_ln43_255, i15 110"   --->   Operation 2927 'add' 'add_ln712_1112' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (1.32ns)   --->   "%add_ln712_1114 = add i15 %sext_ln43_276, i15 32645"   --->   Operation 2928 'add' 'add_ln712_1114' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln712_337 = sext i15 %add_ln712_1114"   --->   Operation 2929 'sext' 'sext_ln712_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (1.31ns)   --->   "%add_ln712_1115 = add i16 %sext_ln712_337, i16 %sext_ln717_342"   --->   Operation 2930 'add' 'add_ln712_1115' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2931 [1/1] (1.32ns)   --->   "%add_ln712_1121 = add i15 %sext_ln43_70, i15 32729"   --->   Operation 2931 'add' 'add_ln712_1121' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln712_339 = sext i15 %add_ln712_1121"   --->   Operation 2932 'sext' 'sext_ln712_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (1.32ns)   --->   "%add_ln712_1122 = add i16 %sext_ln712_339, i16 %sext_ln717_428"   --->   Operation 2933 'add' 'add_ln712_1122' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2934 [1/1] (1.32ns)   --->   "%add_ln712_1124 = add i14 %sext_ln43_187, i14 16285"   --->   Operation 2934 'add' 'add_ln712_1124' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln712_340 = sext i14 %add_ln712_1124"   --->   Operation 2935 'sext' 'sext_ln712_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (1.32ns)   --->   "%add_ln712_1125 = add i15 %sext_ln712_340, i15 %sext_ln43_120"   --->   Operation 2936 'add' 'add_ln712_1125' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2937 [1/1] (1.32ns)   --->   "%add_ln712_1126 = add i14 %sext_ln43_206, i14 16368"   --->   Operation 2937 'add' 'add_ln712_1126' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln712_342 = sext i14 %add_ln712_1126"   --->   Operation 2938 'sext' 'sext_ln712_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (1.32ns)   --->   "%add_ln712_1127 = add i15 %sext_ln712_342, i15 %sext_ln43_201"   --->   Operation 2939 'add' 'add_ln712_1127' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2940 [1/1] (1.32ns)   --->   "%add_ln712_1131 = add i14 %sext_ln43_414, i14 %sext_ln43_22"   --->   Operation 2940 'add' 'add_ln712_1131' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2941 [1/1] (1.33ns)   --->   "%add_ln712_1133 = add i13 %sext_ln43_339, i13 8133"   --->   Operation 2941 'add' 'add_ln712_1133' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln712_345 = sext i13 %add_ln712_1133"   --->   Operation 2942 'sext' 'sext_ln712_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (1.32ns)   --->   "%add_ln712_1134 = add i14 %sext_ln712_345, i14 %sext_ln43_96"   --->   Operation 2943 'add' 'add_ln712_1134' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2944 [1/1] (1.33ns)   --->   "%add_ln712_1136 = add i13 %sext_ln43_382, i13 %sext_ln43_395"   --->   Operation 2944 'add' 'add_ln712_1136' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2945 [1/1] (1.33ns)   --->   "%add_ln712_1139 = add i12 %sext_ln43_329, i12 4029"   --->   Operation 2945 'add' 'add_ln712_1139' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2946 [1/1] (1.34ns)   --->   "%add_ln712_1140 = add i11 %sext_ln43_159, i11 %sext_ln43_299"   --->   Operation 2946 'add' 'add_ln712_1140' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln712_351 = sext i11 %add_ln712_1140"   --->   Operation 2947 'sext' 'sext_ln712_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1141 = add i12 %sext_ln712_351, i12 12"   --->   Operation 2948 'add' 'add_ln712_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2949 [1/1] (1.34ns)   --->   "%add_ln712_1142 = add i11 %sext_ln43_357, i11 2042"   --->   Operation 2949 'add' 'add_ln712_1142' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln712_352 = sext i11 %add_ln712_1142"   --->   Operation 2950 'sext' 'sext_ln712_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_1143 = add i12 %sext_ln712_352, i12 %add_ln712_1141"   --->   Operation 2951 'add' 'add_ln712_1143' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1149 = add i16 %sext_ln717_149, i16 %sext_ln717_157"   --->   Operation 2952 'add' 'add_ln712_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2953 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1150 = add i16 %add_ln712_1149, i16 %sext_ln717_139"   --->   Operation 2953 'add' 'add_ln712_1150' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2954 [1/1] (1.31ns)   --->   "%add_ln712_1160 = add i16 %sext_ln717_334, i16 557"   --->   Operation 2954 'add' 'add_ln712_1160' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2955 [1/1] (1.32ns)   --->   "%add_ln712_1166 = add i15 %sext_ln43_58, i15 %sext_ln43_86"   --->   Operation 2955 'add' 'add_ln712_1166' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2956 [1/1] (1.32ns)   --->   "%add_ln712_1168 = add i15 %sext_ln43_125, i15 %sext_ln43_165"   --->   Operation 2956 'add' 'add_ln712_1168' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln712_356 = sext i15 %add_ln712_1168"   --->   Operation 2957 'sext' 'sext_ln712_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (1.31ns)   --->   "%add_ln712_1169 = add i16 %sext_ln712_356, i16 %sext_ln717_218"   --->   Operation 2958 'add' 'add_ln712_1169' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2959 [1/1] (1.32ns)   --->   "%add_ln712_1171 = add i15 %sext_ln43_215, i15 85"   --->   Operation 2959 'add' 'add_ln712_1171' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2960 [1/1] (1.32ns)   --->   "%add_ln712_1176 = add i15 %sext_ln43_306, i15 27"   --->   Operation 2960 'add' 'add_ln712_1176' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln712_358 = sext i15 %add_ln712_1176"   --->   Operation 2961 'sext' 'sext_ln712_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (1.31ns)   --->   "%add_ln712_1177 = add i16 %sext_ln712_358, i16 %sext_ln717_358"   --->   Operation 2962 'add' 'add_ln712_1177' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2963 [1/1] (1.32ns)   --->   "%add_ln712_1178 = add i15 %sext_ln43_364, i15 %sext_ln43_396"   --->   Operation 2963 'add' 'add_ln712_1178' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln712_359 = sext i15 %add_ln712_1178"   --->   Operation 2964 'sext' 'sext_ln712_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (1.31ns)   --->   "%add_ln712_1179 = add i16 %sext_ln712_359, i16 %sext_ln717_369"   --->   Operation 2965 'add' 'add_ln712_1179' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2966 [1/1] (1.32ns)   --->   "%add_ln712_1182 = add i15 %sext_ln43_419, i15 85"   --->   Operation 2966 'add' 'add_ln712_1182' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2967 [1/1] (1.32ns)   --->   "%add_ln712_1184 = add i14 %sext_ln43_160, i14 22"   --->   Operation 2967 'add' 'add_ln712_1184' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln712_361 = sext i14 %add_ln712_1184"   --->   Operation 2968 'sext' 'sext_ln712_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (1.32ns)   --->   "%add_ln712_1185 = add i15 %sext_ln712_361, i15 %sext_ln43_145"   --->   Operation 2969 'add' 'add_ln712_1185' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2970 [1/1] (1.32ns)   --->   "%add_ln712_1187 = add i14 %sext_ln43_242, i14 58"   --->   Operation 2970 'add' 'add_ln712_1187' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln712_363 = sext i14 %add_ln712_1187"   --->   Operation 2971 'sext' 'sext_ln712_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (1.32ns)   --->   "%add_ln712_1188 = add i15 %sext_ln712_363, i15 119"   --->   Operation 2972 'add' 'add_ln712_1188' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2973 [1/1] (1.32ns)   --->   "%add_ln712_1192 = add i15 %sext_ln43_282, i15 32607"   --->   Operation 2973 'add' 'add_ln712_1192' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2974 [1/1] (1.32ns)   --->   "%add_ln712_1193 = add i14 %sext_ln43_378, i14 16322"   --->   Operation 2974 'add' 'add_ln712_1193' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln712_366 = sext i14 %add_ln712_1193"   --->   Operation 2975 'sext' 'sext_ln712_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (1.32ns)   --->   "%add_ln712_1194 = add i15 %sext_ln712_366, i15 %sext_ln43_340"   --->   Operation 2976 'add' 'add_ln712_1194' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1198 = add i14 %sext_ln43_152, i14 21"   --->   Operation 2977 'add' 'add_ln712_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2978 [1/1] (1.33ns)   --->   "%add_ln712_1199 = add i12 %sext_ln43_431, i12 363"   --->   Operation 2978 'add' 'add_ln712_1199' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln712_369 = sext i12 %add_ln712_1199"   --->   Operation 2979 'sext' 'sext_ln712_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1200 = add i14 %sext_ln712_369, i14 %add_ln712_1198"   --->   Operation 2980 'add' 'add_ln712_1200' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1210 = add i16 %sext_ln717_140, i16 %sext_ln717_174"   --->   Operation 2981 'add' 'add_ln712_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2982 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1211 = add i16 %add_ln712_1210, i16 65392"   --->   Operation 2982 'add' 'add_ln712_1211' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2983 [1/1] (1.31ns)   --->   "%add_ln712_1218 = add i16 %sext_ln717_384, i16 %sext_ln717_375"   --->   Operation 2983 'add' 'add_ln712_1218' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2984 [1/1] (1.32ns)   --->   "%add_ln712_1219 = add i15 %sext_ln43_16, i15 %sext_ln43_35"   --->   Operation 2984 'add' 'add_ln712_1219' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2985 [1/1] (1.32ns)   --->   "%add_ln712_1221 = add i15 %sext_ln43_135, i15 32712"   --->   Operation 2985 'add' 'add_ln712_1221' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2986 [1/1] (1.32ns)   --->   "%add_ln712_1228 = add i15 %sext_ln43_283, i15 54"   --->   Operation 2986 'add' 'add_ln712_1228' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2987 [1/1] (1.32ns)   --->   "%add_ln712_1231 = add i15 %sext_ln43_364, i15 32737"   --->   Operation 2987 'add' 'add_ln712_1231' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2988 [1/1] (1.32ns)   --->   "%add_ln712_1232 = add i15 %sext_ln43_385, i15 32694"   --->   Operation 2988 'add' 'add_ln712_1232' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2989 [1/1] (1.32ns)   --->   "%add_ln712_1236 = add i14 %sext_ln43_81, i14 16368"   --->   Operation 2989 'add' 'add_ln712_1236' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2990 [1/1] (1.32ns)   --->   "%add_ln712_1238 = add i14 %sext_ln43_224, i14 16312"   --->   Operation 2990 'add' 'add_ln712_1238' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2991 [1/1] (1.32ns)   --->   "%add_ln712_1243 = add i14 %sext_ln43_312, i14 58"   --->   Operation 2991 'add' 'add_ln712_1243' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln712_381 = sext i14 %add_ln712_1243"   --->   Operation 2992 'sext' 'sext_ln712_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (1.32ns)   --->   "%add_ln712_1244 = add i15 %sext_ln712_381, i15 %sext_ln43_254"   --->   Operation 2993 'add' 'add_ln712_1244' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2994 [1/1] (1.33ns)   --->   "%add_ln712_1246 = add i14 %sext_ln43_152, i14 16277"   --->   Operation 2994 'add' 'add_ln712_1246' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln712_383 = sext i14 %add_ln712_1246"   --->   Operation 2995 'sext' 'sext_ln712_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (1.33ns)   --->   "%add_ln712_1247 = add i13 %sext_ln43_196, i13 38"   --->   Operation 2996 'add' 'add_ln712_1247' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln712_384 = sext i13 %add_ln712_1247"   --->   Operation 2997 'sext' 'sext_ln712_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (1.32ns)   --->   "%add_ln712_1248 = add i14 %sext_ln712_384, i14 %sext_ln43_188"   --->   Operation 2998 'add' 'add_ln712_1248' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln712_385 = sext i14 %add_ln712_1248"   --->   Operation 2999 'sext' 'sext_ln712_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (1.32ns)   --->   "%add_ln712_1249 = add i15 %sext_ln712_385, i15 %sext_ln712_383"   --->   Operation 3000 'add' 'add_ln712_1249' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3001 [1/1] (1.33ns)   --->   "%add_ln712_1251 = add i13 %sext_ln43_97, i13 24"   --->   Operation 3001 'add' 'add_ln712_1251' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln712_387 = sext i13 %add_ln712_1251"   --->   Operation 3002 'sext' 'sext_ln712_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (1.33ns)   --->   "%add_ln712_1252 = add i14 %sext_ln712_387, i14 %sext_ln43_269"   --->   Operation 3003 'add' 'add_ln712_1252' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (1.33ns)   --->   "%add_ln712_1254 = add i12 %sext_ln43_397, i12 4089"   --->   Operation 3004 'add' 'add_ln712_1254' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln712_388 = sext i12 %add_ln712_1254"   --->   Operation 3005 'sext' 'sext_ln712_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (1.33ns)   --->   "%add_ln712_1255 = add i11 %sext_ln43_299, i11 547"   --->   Operation 3006 'add' 'add_ln712_1255' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i11 %add_ln712_1255"   --->   Operation 3007 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3008 [1/1] (1.33ns)   --->   "%add_ln712_1256 = add i13 %zext_ln712, i13 %sext_ln712_388"   --->   Operation 3008 'add' 'add_ln712_1256' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3009 [1/1] (1.32ns)   --->   "%add_ln712_1274 = add i15 %sext_ln43_23, i15 %sext_ln43_29"   --->   Operation 3009 'add' 'add_ln712_1274' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (1.32ns)   --->   "%add_ln712_1278 = add i15 %sext_ln43_109, i15 32746"   --->   Operation 3010 'add' 'add_ln712_1278' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3011 [1/1] (1.32ns)   --->   "%add_ln712_1280 = add i15 %sext_ln43_243, i15 32637"   --->   Operation 3011 'add' 'add_ln712_1280' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3012 [1/1] (1.32ns)   --->   "%add_ln712_1288 = add i15 %sext_ln43_6, i15 32675"   --->   Operation 3012 'add' 'add_ln712_1288' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3013 [1/1] (1.32ns)   --->   "%add_ln712_1289 = add i14 %sext_ln43_142, i14 49"   --->   Operation 3013 'add' 'add_ln712_1289' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln712_395 = sext i14 %add_ln712_1289"   --->   Operation 3014 'sext' 'sext_ln712_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (1.32ns)   --->   "%add_ln712_1290 = add i15 %sext_ln712_395, i15 %sext_ln43_70"   --->   Operation 3015 'add' 'add_ln712_1290' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (1.32ns)   --->   "%add_ln712_1293 = add i14 %sext_ln43_210, i14 16347"   --->   Operation 3016 'add' 'add_ln712_1293' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln712_397 = sext i14 %add_ln712_1293"   --->   Operation 3017 'sext' 'sext_ln712_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (1.32ns)   --->   "%add_ln712_1294 = add i15 %sext_ln712_397, i15 %sext_ln43_202"   --->   Operation 3018 'add' 'add_ln712_1294' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3019 [1/1] (1.32ns)   --->   "%add_ln712_1297 = add i14 %sext_ln43_341, i14 36"   --->   Operation 3019 'add' 'add_ln712_1297' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln712_400 = sext i14 %add_ln712_1297"   --->   Operation 3020 'sext' 'sext_ln712_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (1.32ns)   --->   "%add_ln712_1298 = add i15 %sext_ln712_400, i15 %sext_ln43_315"   --->   Operation 3021 'add' 'add_ln712_1298' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3022 [1/1] (1.32ns)   --->   "%add_ln712_1299 = add i14 %sext_ln43_403, i14 16374"   --->   Operation 3022 'add' 'add_ln712_1299' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln712_402 = sext i14 %add_ln712_1299"   --->   Operation 3023 'sext' 'sext_ln712_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (1.32ns)   --->   "%add_ln712_1300 = add i15 %sext_ln712_402, i15 36"   --->   Operation 3024 'add' 'add_ln712_1300' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (1.33ns)   --->   "%add_ln712_1304 = add i13 %sext_ln43_99, i13 %sext_ln43_126"   --->   Operation 3025 'add' 'add_ln712_1304' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln712_404 = sext i13 %add_ln712_1304"   --->   Operation 3026 'sext' 'sext_ln712_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (1.32ns)   --->   "%add_ln712_1305 = add i14 %sext_ln712_404, i14 15"   --->   Operation 3027 'add' 'add_ln712_1305' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3028 [1/1] (1.33ns)   --->   "%add_ln712_1307 = add i13 %sext_ln43_271, i13 6"   --->   Operation 3028 'add' 'add_ln712_1307' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln712_407 = sext i13 %add_ln712_1307"   --->   Operation 3029 'sext' 'sext_ln712_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (1.32ns)   --->   "%add_ln712_1308 = add i14 %sext_ln712_407, i14 94"   --->   Operation 3030 'add' 'add_ln712_1308' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3031 [1/1] (1.33ns)   --->   "%add_ln712_1309 = add i13 %sext_ln43_420, i13 %sext_ln43_156"   --->   Operation 3031 'add' 'add_ln712_1309' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln712_409 = sext i13 %add_ln712_1309"   --->   Operation 3032 'sext' 'sext_ln712_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (1.32ns)   --->   "%add_ln712_1310 = add i14 %sext_ln712_409, i14 16368"   --->   Operation 3033 'add' 'add_ln712_1310' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3034 [1/1] (1.33ns)   --->   "%add_ln712_1313 = add i12 %sext_ln43_329, i12 4073"   --->   Operation 3034 'add' 'add_ln712_1313' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1314 = add i12 %sext_ln43_386, i12 17"   --->   Operation 3035 'add' 'add_ln712_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3036 [1/1] (1.34ns)   --->   "%add_ln712_1315 = add i11 %sext_ln43_369, i11 1962"   --->   Operation 3036 'add' 'add_ln712_1315' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln712_413 = sext i11 %add_ln712_1315"   --->   Operation 3037 'sext' 'sext_ln712_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_1316 = add i12 %sext_ln712_413, i12 %add_ln712_1314"   --->   Operation 3038 'add' 'add_ln712_1316' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3039 [1/1] (1.32ns)   --->   "%add_ln712_1339 = add i15 %sext_ln43_95, i15 32727"   --->   Operation 3039 'add' 'add_ln712_1339' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3040 [1/1] (1.32ns)   --->   "%add_ln712_1344 = add i15 %sext_ln43_212, i15 32718"   --->   Operation 3040 'add' 'add_ln712_1344' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3041 [1/1] (1.32ns)   --->   "%add_ln712_1347 = add i15 %sext_ln43_284, i15 122"   --->   Operation 3041 'add' 'add_ln712_1347' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3042 [1/1] (1.32ns)   --->   "%add_ln712_1354 = add i14 %sext_ln43_203, i14 16"   --->   Operation 3042 'add' 'add_ln712_1354' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3043 [1/1] (1.32ns)   --->   "%add_ln712_1359 = add i14 %sext_ln43_330, i14 16314"   --->   Operation 3043 'add' 'add_ln712_1359' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3044 [1/1] (1.32ns)   --->   "%add_ln712_1360 = add i14 %sext_ln43_378, i14 %sext_ln43_59"   --->   Operation 3044 'add' 'add_ln712_1360' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3045 [1/1] (1.33ns)   --->   "%add_ln712_1365 = add i13 %sext_ln43_71, i13 %sext_ln43_226"   --->   Operation 3045 'add' 'add_ln712_1365' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln712_426 = sext i13 %add_ln712_1365"   --->   Operation 3046 'sext' 'sext_ln712_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (1.33ns)   --->   "%add_ln712_1366 = add i14 %sext_ln43_249, i14 16345"   --->   Operation 3047 'add' 'add_ln712_1366' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln712_427 = sext i14 %add_ln712_1366"   --->   Operation 3048 'sext' 'sext_ln712_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (1.32ns)   --->   "%add_ln712_1367 = add i15 %sext_ln712_427, i15 %sext_ln712_426"   --->   Operation 3049 'add' 'add_ln712_1367' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1369 = add i12 %sext_ln43_335, i12 4071"   --->   Operation 3050 'add' 'add_ln712_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3051 [1/1] (1.34ns)   --->   "%add_ln712_1370 = add i11 %sext_ln43_150, i11 2047"   --->   Operation 3051 'add' 'add_ln712_1370' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln712_428 = sext i11 %add_ln712_1370"   --->   Operation 3052 'sext' 'sext_ln712_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_1371 = add i12 %sext_ln712_428, i12 %add_ln712_1369"   --->   Operation 3053 'add' 'add_ln712_1371' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3054 [1/1] (1.34ns)   --->   "%add_ln712_1372 = add i11 %sext_ln43_357, i11 1968"   --->   Operation 3054 'add' 'add_ln712_1372' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1380 = add i16 %sext_ln717_252, i16 %sext_ln717_272"   --->   Operation 3055 'add' 'add_ln712_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3056 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1381 = add i16 %add_ln712_1380, i16 %sext_ln717_194"   --->   Operation 3056 'add' 'add_ln712_1381' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3057 [1/1] (1.32ns)   --->   "%add_ln712_1387 = add i15 %sext_ln43_127, i15 %sext_ln43_158"   --->   Operation 3057 'add' 'add_ln712_1387' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3058 [1/1] (1.32ns)   --->   "%add_ln712_1393 = add i15 %sext_ln43_285, i15 122"   --->   Operation 3058 'add' 'add_ln712_1393' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3059 [1/1] (1.32ns)   --->   "%add_ln712_1394 = add i15 %sext_ln43_303, i15 %sext_ln43_331"   --->   Operation 3059 'add' 'add_ln712_1394' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3060 [1/1] (1.32ns)   --->   "%add_ln712_1399 = add i14 %sext_ln43_110, i14 %sext_ln43_144"   --->   Operation 3060 'add' 'add_ln712_1399' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln712_436 = sext i14 %add_ln712_1399"   --->   Operation 3061 'sext' 'sext_ln712_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (1.32ns)   --->   "%add_ln712_1400 = add i15 %sext_ln712_436, i15 %sext_ln43_80"   --->   Operation 3062 'add' 'add_ln712_1400' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (1.32ns)   --->   "%add_ln712_1402 = add i14 %sext_ln43_216, i14 16374"   --->   Operation 3063 'add' 'add_ln712_1402' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln712_438 = sext i14 %add_ln712_1402"   --->   Operation 3064 'sext' 'sext_ln712_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (1.32ns)   --->   "%add_ln712_1403 = add i15 %sext_ln712_438, i15 32752"   --->   Operation 3065 'add' 'add_ln712_1403' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (1.32ns)   --->   "%add_ln712_1404 = add i14 %sext_ln43_272, i14 %sext_ln43_293"   --->   Operation 3066 'add' 'add_ln712_1404' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln712_440 = sext i14 %add_ln712_1404"   --->   Operation 3067 'sext' 'sext_ln712_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (1.32ns)   --->   "%add_ln712_1405 = add i15 %sext_ln712_440, i15 %sext_ln43_247"   --->   Operation 3068 'add' 'add_ln712_1405' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3069 [1/1] (1.32ns)   --->   "%add_ln712_1409 = add i14 %sext_ln43_400, i14 31"   --->   Operation 3069 'add' 'add_ln712_1409' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln712_442 = sext i14 %add_ln712_1409"   --->   Operation 3070 'sext' 'sext_ln712_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (1.32ns)   --->   "%add_ln712_1410 = add i15 %sext_ln712_442, i15 %sext_ln43_373"   --->   Operation 3071 'add' 'add_ln712_1410' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3072 [1/1] (1.33ns)   --->   "%add_ln712_1412 = add i14 %sext_ln712_27, i14 16374"   --->   Operation 3072 'add' 'add_ln712_1412' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3073 [1/1] (1.33ns)   --->   "%add_ln712_1414 = add i13 %sext_ln43_197, i13 8154"   --->   Operation 3073 'add' 'add_ln712_1414' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln712_445 = sext i13 %add_ln712_1414"   --->   Operation 3074 'sext' 'sext_ln712_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (1.32ns)   --->   "%add_ln712_1415 = add i14 %sext_ln712_445, i14 %sext_ln43_96"   --->   Operation 3075 'add' 'add_ln712_1415' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3076 [1/1] (1.33ns)   --->   "%add_ln712_1418 = add i13 %sext_ln43_133, i13 10"   --->   Operation 3076 'add' 'add_ln712_1418' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3077 [1/1] (1.33ns)   --->   "%add_ln712_1419 = add i12 %sext_ln43_239, i12 12"   --->   Operation 3077 'add' 'add_ln712_1419' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3078 [1/1] (1.34ns)   --->   "%add_ln712_1421 = add i11 %sext_ln43_357, i11 2028"   --->   Operation 3078 'add' 'add_ln712_1421' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln712_450 = sext i11 %add_ln712_1421"   --->   Operation 3079 'sext' 'sext_ln712_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (1.33ns)   --->   "%add_ln712_1422 = add i12 %sext_ln712_450, i12 %sext_ln43_432"   --->   Operation 3080 'add' 'add_ln712_1422' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (1.31ns)   --->   "%add_ln712_1433 = add i16 %sext_ln717_204, i16 %sext_ln717_210"   --->   Operation 3081 'add' 'add_ln712_1433' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1435 = add i16 %sext_ln717_294, i16 99"   --->   Operation 3082 'add' 'add_ln712_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3083 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1436 = add i16 %add_ln712_1435, i16 %sext_ln717_249"   --->   Operation 3083 'add' 'add_ln712_1436' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3084 [1/1] (1.32ns)   --->   "%add_ln712_1446 = add i15 %sext_ln43_155, i15 %sext_ln43_177"   --->   Operation 3084 'add' 'add_ln712_1446' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3085 [1/1] (1.32ns)   --->   "%add_ln712_1453 = add i15 %sext_ln43_333, i15 85"   --->   Operation 3085 'add' 'add_ln712_1453' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln712_455 = sext i15 %add_ln712_1453"   --->   Operation 3086 'sext' 'sext_ln712_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3087 [1/1] (1.32ns)   --->   "%add_ln712_1454 = add i15 %sext_ln43_360, i15 32531"   --->   Operation 3087 'add' 'add_ln712_1454' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln712_456 = sext i15 %add_ln712_1454"   --->   Operation 3088 'sext' 'sext_ln712_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (1.31ns)   --->   "%add_ln712_1455 = add i16 %sext_ln712_456, i16 %sext_ln712_455"   --->   Operation 3089 'add' 'add_ln712_1455' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3090 [1/1] (1.32ns)   --->   "%add_ln712_1457 = add i15 %sext_ln43_50, i15 24"   --->   Operation 3090 'add' 'add_ln712_1457' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3091 [1/1] (1.32ns)   --->   "%add_ln712_1459 = add i14 %sext_ln43_244, i14 118"   --->   Operation 3091 'add' 'add_ln712_1459' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln712_458 = sext i14 %add_ln712_1459"   --->   Operation 3092 'sext' 'sext_ln712_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (1.32ns)   --->   "%add_ln712_1460 = add i15 %sext_ln712_458, i15 149"   --->   Operation 3093 'add' 'add_ln712_1460' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3094 [1/1] (1.32ns)   --->   "%add_ln712_1464 = add i15 %sext_ln43_257, i15 92"   --->   Operation 3094 'add' 'add_ln712_1464' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3095 [1/1] (1.32ns)   --->   "%add_ln712_1465 = add i14 %sext_ln43_309, i14 16347"   --->   Operation 3095 'add' 'add_ln712_1465' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln712_461 = sext i14 %add_ln712_1465"   --->   Operation 3096 'sext' 'sext_ln712_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (1.32ns)   --->   "%add_ln712_1466 = add i15 %sext_ln712_461, i15 %sext_ln43_300"   --->   Operation 3097 'add' 'add_ln712_1466' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3098 [1/1] (1.32ns)   --->   "%add_ln712_1468 = add i14 %sext_ln43_332, i14 16322"   --->   Operation 3098 'add' 'add_ln712_1468' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln712_463 = sext i14 %add_ln712_1468"   --->   Operation 3099 'sext' 'sext_ln712_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (1.32ns)   --->   "%add_ln712_1469 = add i15 %sext_ln712_463, i15 32740"   --->   Operation 3100 'add' 'add_ln712_1469' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3101 [1/1] (1.32ns)   --->   "%add_ln712_1470 = add i14 %sext_ln43_400, i14 15"   --->   Operation 3101 'add' 'add_ln712_1470' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln712_465 = sext i14 %add_ln712_1470"   --->   Operation 3102 'sext' 'sext_ln712_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (1.32ns)   --->   "%add_ln712_1471 = add i15 %sext_ln712_465, i15 %sext_ln43_359"   --->   Operation 3103 'add' 'add_ln712_1471' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3104 [1/1] (1.33ns)   --->   "%add_ln712_1474 = add i13 %sext_ln43_71, i13 %sext_ln43_112"   --->   Operation 3104 'add' 'add_ln712_1474' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln712_467 = sext i13 %add_ln712_1474"   --->   Operation 3105 'sext' 'sext_ln712_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (1.32ns)   --->   "%add_ln712_1475 = add i14 %sext_ln712_467, i14 %sext_ln43_36"   --->   Operation 3106 'add' 'add_ln712_1475' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3107 [1/1] (1.33ns)   --->   "%add_ln712_1477 = add i12 %sext_ln43_267, i12 4034"   --->   Operation 3107 'add' 'add_ln712_1477' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1486 = add i16 %sext_ln717_232, i16 %sext_ln717_244"   --->   Operation 3108 'add' 'add_ln712_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3109 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1487 = add i16 %add_ln712_1486, i16 %sext_ln717_183"   --->   Operation 3109 'add' 'add_ln712_1487' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3110 [1/1] (1.32ns)   --->   "%add_ln712_1496 = add i15 %sext_ln43_113, i15 %sext_ln43_161"   --->   Operation 3110 'add' 'add_ln712_1496' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3111 [1/1] (1.32ns)   --->   "%add_ln712_1500 = add i15 %sext_ln43_204, i15 299"   --->   Operation 3111 'add' 'add_ln712_1500' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3112 [1/1] (1.32ns)   --->   "%add_ln712_1501 = add i15 %sext_ln43_241, i15 134"   --->   Operation 3112 'add' 'add_ln712_1501' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3113 [1/1] (1.32ns)   --->   "%add_ln712_1507 = add i15 %sext_ln43_301, i15 32645"   --->   Operation 3113 'add' 'add_ln712_1507' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln712_473 = sext i15 %add_ln712_1507"   --->   Operation 3114 'sext' 'sext_ln712_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (1.31ns)   --->   "%add_ln712_1508 = add i16 %sext_ln712_473, i16 %sext_ln717_344"   --->   Operation 3115 'add' 'add_ln712_1508' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3116 [1/1] (1.32ns)   --->   "%add_ln712_1509 = add i15 %sext_ln43_7, i15 32682"   --->   Operation 3116 'add' 'add_ln712_1509' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln712_474 = sext i15 %add_ln712_1509"   --->   Operation 3117 'sext' 'sext_ln712_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (1.32ns)   --->   "%add_ln712_1510 = add i16 %sext_ln712_474, i16 %sext_ln717_406"   --->   Operation 3118 'add' 'add_ln712_1510' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3119 [1/1] (1.32ns)   --->   "%add_ln712_1513 = add i14 %sext_ln43_128, i14 36"   --->   Operation 3119 'add' 'add_ln712_1513' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln712_475 = sext i14 %add_ln712_1513"   --->   Operation 3120 'sext' 'sext_ln712_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (1.32ns)   --->   "%add_ln712_1514 = add i15 %sext_ln712_475, i15 %sext_ln43_62"   --->   Operation 3121 'add' 'add_ln712_1514' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3122 [1/1] (1.32ns)   --->   "%add_ln712_1517 = add i14 %sext_ln43_286, i14 16374"   --->   Operation 3122 'add' 'add_ln712_1517' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3123 [1/1] (1.32ns)   --->   "%add_ln712_1519 = add i14 %sext_ln43_346, i14 50"   --->   Operation 3123 'add' 'add_ln712_1519' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3124 [1/1] (1.32ns)   --->   "%add_ln712_1523 = add i14 %sext_ln43_367, i14 62"   --->   Operation 3124 'add' 'add_ln712_1523' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (1.33ns)   --->   "%add_ln712_1525 = add i14 %sext_ln43_22, i14 16312"   --->   Operation 3125 'add' 'add_ln712_1525' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3126 [1/1] (1.33ns)   --->   "%add_ln712_1526 = add i13 %sext_ln43_317, i13 8142"   --->   Operation 3126 'add' 'add_ln712_1526' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln712_483 = sext i13 %add_ln712_1526"   --->   Operation 3127 'sext' 'sext_ln712_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (1.32ns)   --->   "%add_ln712_1527 = add i14 %sext_ln712_483, i14 16336"   --->   Operation 3128 'add' 'add_ln712_1527' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (1.33ns)   --->   "%add_ln712_1530 = add i12 %sext_ln43_228, i12 4087"   --->   Operation 3129 'add' 'add_ln712_1530' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln712_486 = sext i12 %add_ln712_1530"   --->   Operation 3130 'sext' 'sext_ln712_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (1.33ns)   --->   "%add_ln712_1531 = add i12 %sext_ln43_323, i12 15"   --->   Operation 3131 'add' 'add_ln712_1531' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln712_487 = sext i12 %add_ln712_1531"   --->   Operation 3132 'sext' 'sext_ln712_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1532 = add i13 %sext_ln712_487, i13 %sext_ln712_486"   --->   Operation 3133 'add' 'add_ln712_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3134 [1/1] (1.34ns)   --->   "%add_ln712_1533 = add i11 %sext_ln43_415, i11 372"   --->   Operation 3134 'add' 'add_ln712_1533' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln712_488 = sext i11 %add_ln712_1533"   --->   Operation 3135 'sext' 'sext_ln712_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1534 = add i13 %sext_ln712_488, i13 %add_ln712_1532"   --->   Operation 3136 'add' 'add_ln712_1534' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3137 [1/1] (1.32ns)   --->   "%add_ln712_1552 = add i15 %sext_ln43_409, i15 18"   --->   Operation 3137 'add' 'add_ln712_1552' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3138 [1/1] (1.32ns)   --->   "%add_ln712_1555 = add i15 %sext_ln43_429, i15 32679"   --->   Operation 3138 'add' 'add_ln712_1555' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3139 [1/1] (1.32ns)   --->   "%add_ln712_1557 = add i14 %sext_ln43_130, i14 22"   --->   Operation 3139 'add' 'add_ln712_1557' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3140 [1/1] (1.32ns)   --->   "%add_ln712_1565 = add i14 %sext_ln43_248, i14 72"   --->   Operation 3140 'add' 'add_ln712_1565' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln712_496 = sext i14 %add_ln712_1565"   --->   Operation 3141 'sext' 'sext_ln712_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (1.32ns)   --->   "%add_ln712_1566 = add i15 %sext_ln712_496, i15 %sext_ln43_231"   --->   Operation 3142 'add' 'add_ln712_1566' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3143 [1/1] (1.32ns)   --->   "%add_ln712_1567 = add i15 %sext_ln43_288, i15 32659"   --->   Operation 3143 'add' 'add_ln712_1567' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3144 [1/1] (1.33ns)   --->   "%add_ln712_1571 = add i13 %sext_ln43_197, i13 8142"   --->   Operation 3144 'add' 'add_ln712_1571' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln712_500 = sext i13 %add_ln712_1571"   --->   Operation 3145 'sext' 'sext_ln712_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (1.32ns)   --->   "%add_ln712_1572 = add i14 %sext_ln712_500, i14 %sext_ln43_98"   --->   Operation 3146 'add' 'add_ln712_1572' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3147 [1/1] (1.33ns)   --->   "%add_ln712_1576 = add i13 %sext_ln43_339, i13 11"   --->   Operation 3147 'add' 'add_ln712_1576' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln712_503 = sext i13 %add_ln712_1576"   --->   Operation 3148 'sext' 'sext_ln712_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (1.32ns)   --->   "%add_ln712_1577 = add i14 %sext_ln712_503, i14 29"   --->   Operation 3149 'add' 'add_ln712_1577' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (1.33ns)   --->   "%add_ln712_1578 = add i13 %sext_ln43_382, i13 %sext_ln43_24"   --->   Operation 3150 'add' 'add_ln712_1578' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln712_505 = sext i13 %add_ln712_1578"   --->   Operation 3151 'sext' 'sext_ln712_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (1.32ns)   --->   "%add_ln712_1579 = add i14 %sext_ln712_505, i14 %sext_ln43_355"   --->   Operation 3152 'add' 'add_ln712_1579' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3153 [1/1] (1.33ns)   --->   "%add_ln712_1583 = add i12 %sext_ln43_310, i12 17"   --->   Operation 3153 'add' 'add_ln712_1583' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3154 [1/1] (1.34ns)   --->   "%add_ln712_1584 = add i11 %sext_ln43_217, i11 2030"   --->   Operation 3154 'add' 'add_ln712_1584' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3155 [1/1] (1.32ns)   --->   "%add_ln712_1600 = add i15 %sext_ln43_25, i15 %sext_ln43_43"   --->   Operation 3155 'add' 'add_ln712_1600' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln712_511 = sext i15 %add_ln712_1600"   --->   Operation 3156 'sext' 'sext_ln712_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (1.31ns)   --->   "%add_ln712_1601 = add i16 %sext_ln712_511, i16 %sext_ln717_134"   --->   Operation 3157 'add' 'add_ln712_1601' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3158 [1/1] (1.32ns)   --->   "%add_ln712_1602 = add i15 %sext_ln43_122, i15 %sext_ln43_178"   --->   Operation 3158 'add' 'add_ln712_1602' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln712_512 = sext i15 %add_ln712_1602"   --->   Operation 3159 'sext' 'sext_ln712_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (1.31ns)   --->   "%add_ln712_1603 = add i16 %sext_ln712_512, i16 %sext_ln717_184"   --->   Operation 3160 'add' 'add_ln712_1603' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (1.32ns)   --->   "%add_ln712_1605 = add i15 %sext_ln43_195, i15 32682"   --->   Operation 3161 'add' 'add_ln712_1605' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (1.32ns)   --->   "%add_ln712_1615 = add i14 %sext_ln43_87, i14 %sext_ln43_130"   --->   Operation 3162 'add' 'add_ln712_1615' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3163 [1/1] (1.32ns)   --->   "%add_ln712_1617 = add i14 %sext_ln43_186, i14 36"   --->   Operation 3163 'add' 'add_ln712_1617' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3164 [1/1] (1.32ns)   --->   "%add_ln712_1620 = add i14 %sext_ln43_272, i14 49"   --->   Operation 3164 'add' 'add_ln712_1620' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln712_520 = sext i14 %add_ln712_1620"   --->   Operation 3165 'sext' 'sext_ln712_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (1.32ns)   --->   "%add_ln712_1621 = add i15 %sext_ln712_520, i15 %sext_ln43_237"   --->   Operation 3166 'add' 'add_ln712_1621' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3167 [1/1] (1.32ns)   --->   "%add_ln712_1625 = add i15 %sext_ln43_319, i15 120"   --->   Operation 3167 'add' 'add_ln712_1625' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3168 [1/1] (1.33ns)   --->   "%add_ln712_1626 = add i13 %sext_ln43_207, i13 %sext_ln43_250"   --->   Operation 3168 'add' 'add_ln712_1626' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln712_523 = sext i13 %add_ln712_1626"   --->   Operation 3169 'sext' 'sext_ln712_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (1.32ns)   --->   "%add_ln712_1627 = add i14 %sext_ln712_523, i14 16368"   --->   Operation 3170 'add' 'add_ln712_1627' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1629 = add i13 %sext_ln43_420, i13 %sext_ln43_72"   --->   Operation 3171 'add' 'add_ln712_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3172 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1630 = add i13 %add_ln712_1629, i13 8142"   --->   Operation 3172 'add' 'add_ln712_1630' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3173 [1/1] (1.33ns)   --->   "%add_ln712_1633 = add i12 %sext_ln43_163, i12 4052"   --->   Operation 3173 'add' 'add_ln712_1633' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln712_527 = sext i12 %add_ln712_1633"   --->   Operation 3174 'sext' 'sext_ln712_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (1.34ns)   --->   "%add_ln712_1634 = add i11 %sext_ln43_82, i11 %sext_ln43_289"   --->   Operation 3175 'add' 'add_ln712_1634' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln712_528 = sext i11 %add_ln712_1634"   --->   Operation 3176 'sext' 'sext_ln712_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (1.33ns)   --->   "%add_ln712_1635 = add i12 %sext_ln712_528, i12 491"   --->   Operation 3177 'add' 'add_ln712_1635' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln712_529 = sext i12 %add_ln712_1635"   --->   Operation 3178 'sext' 'sext_ln712_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (1.33ns)   --->   "%add_ln712_1636 = add i13 %sext_ln712_529, i13 %sext_ln712_527"   --->   Operation 3179 'add' 'add_ln712_1636' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3180 [1/1] (1.31ns)   --->   "%add_ln712_1646 = add i16 %sext_ln717_142, i16 %sext_ln717_233"   --->   Operation 3180 'add' 'add_ln712_1646' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3181 [1/1] (1.32ns)   --->   "%add_ln712_1658 = add i15 %sext_ln43_276, i15 21"   --->   Operation 3181 'add' 'add_ln712_1658' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln712_532 = sext i15 %add_ln712_1658"   --->   Operation 3182 'sext' 'sext_ln712_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (1.31ns)   --->   "%add_ln712_1659 = add i16 %sext_ln712_532, i16 %sext_ln717_345"   --->   Operation 3183 'add' 'add_ln712_1659' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (1.32ns)   --->   "%add_ln712_1660 = add i15 %sext_ln43_364, i15 98"   --->   Operation 3184 'add' 'add_ln712_1660' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln712_533 = sext i15 %add_ln712_1660"   --->   Operation 3185 'sext' 'sext_ln712_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (1.32ns)   --->   "%add_ln712_1661 = add i15 %sext_ln43_411, i15 24"   --->   Operation 3186 'add' 'add_ln712_1661' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln712_534 = sext i15 %add_ln712_1661"   --->   Operation 3187 'sext' 'sext_ln712_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (1.31ns)   --->   "%add_ln712_1662 = add i16 %sext_ln712_534, i16 %sext_ln712_533"   --->   Operation 3188 'add' 'add_ln712_1662' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3189 [1/1] (1.32ns)   --->   "%add_ln712_1665 = add i14 %sext_ln43_214, i14 %sext_ln43_219"   --->   Operation 3189 'add' 'add_ln712_1665' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3190 [1/1] (1.32ns)   --->   "%add_ln712_1667 = add i14 %sext_ln43_256, i14 16289"   --->   Operation 3190 'add' 'add_ln712_1667' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln712_537 = sext i14 %add_ln712_1667"   --->   Operation 3191 'sext' 'sext_ln712_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (1.32ns)   --->   "%add_ln712_1668 = add i15 %sext_ln712_537, i15 %sext_ln43_245"   --->   Operation 3192 'add' 'add_ln712_1668' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3193 [1/1] (1.32ns)   --->   "%add_ln712_1670 = add i14 %sext_ln43_393, i14 16360"   --->   Operation 3193 'add' 'add_ln712_1670' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln712_539 = sext i14 %add_ln712_1670"   --->   Operation 3194 'sext' 'sext_ln712_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (1.32ns)   --->   "%add_ln712_1671 = add i15 %sext_ln712_539, i15 32696"   --->   Operation 3195 'add' 'add_ln712_1671' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3196 [1/1] (1.33ns)   --->   "%add_ln712_1675 = add i14 %sext_ln43_198, i14 16352"   --->   Operation 3196 'add' 'add_ln712_1675' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3197 [1/1] (1.33ns)   --->   "%add_ln712_1676 = add i13 %sext_ln43_327, i13 24"   --->   Operation 3197 'add' 'add_ln712_1676' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln712_542 = sext i13 %add_ln712_1676"   --->   Operation 3198 'sext' 'sext_ln712_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (1.32ns)   --->   "%add_ln712_1677 = add i14 %sext_ln712_542, i14 24"   --->   Operation 3199 'add' 'add_ln712_1677' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3200 [1/1] (1.33ns)   --->   "%add_ln712_1680 = add i13 %sext_ln43_162, i13 11"   --->   Operation 3200 'add' 'add_ln712_1680' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln712_545 = sext i13 %add_ln712_1680"   --->   Operation 3201 'sext' 'sext_ln712_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (1.33ns)   --->   "%add_ln712_1681 = add i14 %sext_ln712_545, i14 %sext_ln43_381"   --->   Operation 3202 'add' 'add_ln712_1681' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3203 [1/1] (1.34ns)   --->   "%add_ln712_1682 = add i11 %sext_ln43_52, i11 2041"   --->   Operation 3203 'add' 'add_ln712_1682' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln712_546 = sext i11 %add_ln712_1682"   --->   Operation 3204 'sext' 'sext_ln712_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (1.33ns)   --->   "%add_ln712_1683 = add i12 %sext_ln712_546, i12 %sext_ln43_310"   --->   Operation 3205 'add' 'add_ln712_1683' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3206 [1/1] (1.34ns)   --->   "%add_ln712_1685 = add i11 %sext_ln43_357, i11 %sext_ln43_183"   --->   Operation 3206 'add' 'add_ln712_1685' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln712_548 = sext i11 %add_ln712_1685"   --->   Operation 3207 'sext' 'sext_ln712_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3208 [1/1] (1.33ns)   --->   "%add_ln712_1686 = add i12 %sext_ln712_548, i12 3976"   --->   Operation 3208 'add' 'add_ln712_1686' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1692 = add i16 %sext_ln717_361, i16 65492"   --->   Operation 3209 'add' 'add_ln712_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3210 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1693 = add i16 %add_ln712_1692, i16 %sext_ln717_346"   --->   Operation 3210 'add' 'add_ln712_1693' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3211 [1/1] (1.32ns)   --->   "%add_ln712_1696 = add i15 %sext_ln43_83, i15 %sext_ln43_101"   --->   Operation 3211 'add' 'add_ln712_1696' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3212 [1/1] (1.32ns)   --->   "%add_ln712_1699 = add i15 %sext_ln43_146, i15 %sext_ln43_174"   --->   Operation 3212 'add' 'add_ln712_1699' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln712_552 = sext i15 %add_ln712_1699"   --->   Operation 3213 'sext' 'sext_ln712_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3214 [1/1] (1.31ns)   --->   "%add_ln712_1700 = add i16 %sext_ln712_552, i16 %sext_ln717_234"   --->   Operation 3214 'add' 'add_ln712_1700' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3215 [1/1] (1.32ns)   --->   "%add_ln712_1704 = add i15 %sext_ln43_364, i15 32712"   --->   Operation 3215 'add' 'add_ln712_1704' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln712_553 = sext i15 %add_ln712_1704"   --->   Operation 3216 'sext' 'sext_ln712_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (1.31ns)   --->   "%add_ln712_1705 = add i16 %sext_ln712_553, i16 %sext_ln717_363"   --->   Operation 3217 'add' 'add_ln712_1705' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (1.32ns)   --->   "%add_ln712_1706 = add i14 %sext_ln43_26, i14 %sext_ln43_41"   --->   Operation 3218 'add' 'add_ln712_1706' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln712_554 = sext i14 %add_ln712_1706"   --->   Operation 3219 'sext' 'sext_ln712_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (1.32ns)   --->   "%add_ln712_1707 = add i15 %sext_ln712_554, i15 %sext_ln43_8"   --->   Operation 3220 'add' 'add_ln712_1707' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3221 [1/1] (1.32ns)   --->   "%add_ln712_1714 = add i14 %sext_ln43_358, i14 16347"   --->   Operation 3221 'add' 'add_ln712_1714' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln712_557 = sext i14 %add_ln712_1714"   --->   Operation 3222 'sext' 'sext_ln712_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3223 [1/1] (1.32ns)   --->   "%add_ln712_1715 = add i15 %sext_ln712_557, i15 32731"   --->   Operation 3223 'add' 'add_ln712_1715' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3224 [1/1] (1.32ns)   --->   "%add_ln712_1716 = add i14 %sext_ln43_387, i14 %sext_ln43_399"   --->   Operation 3224 'add' 'add_ln712_1716' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3225 [1/1] (1.32ns)   --->   "%add_ln712_1720 = add i14 %sext_ln43_405, i14 %sext_ln43_433"   --->   Operation 3225 'add' 'add_ln712_1720' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3226 [1/1] (1.33ns)   --->   "%add_ln712_1724 = add i13 %sext_ln43_197, i13 %sext_ln43_258"   --->   Operation 3226 'add' 'add_ln712_1724' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln712_564 = sext i13 %add_ln712_1724"   --->   Operation 3227 'sext' 'sext_ln712_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (1.32ns)   --->   "%add_ln712_1725 = add i14 %sext_ln712_564, i14 11"   --->   Operation 3228 'add' 'add_ln712_1725' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (1.33ns)   --->   "%add_ln712_1726 = add i14 %sext_ln43_290, i14 16317"   --->   Operation 3229 'add' 'add_ln712_1726' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3230 [1/1] (1.33ns)   --->   "%add_ln712_1730 = add i13 %sext_ln43_420, i13 8119"   --->   Operation 3230 'add' 'add_ln712_1730' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3231 [1/1] (1.33ns)   --->   "%add_ln712_1731 = add i12 %sext_ln43_30, i12 %sext_ln43_118"   --->   Operation 3231 'add' 'add_ln712_1731' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln712_569 = sext i12 %add_ln712_1731"   --->   Operation 3232 'sext' 'sext_ln712_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3233 [1/1] (1.33ns)   --->   "%add_ln712_1732 = add i13 %sext_ln712_569, i13 11"   --->   Operation 3233 'add' 'add_ln712_1732' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3234 [1/1] (1.33ns)   --->   "%add_ln712_1734 = add i12 %sext_ln43_168, i12 5"   --->   Operation 3234 'add' 'add_ln712_1734' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3235 [1/1] (1.33ns)   --->   "%add_ln712_1736 = add i12 %sext_ln43_323, i12 26"   --->   Operation 3235 'add' 'add_ln712_1736' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3236 [1/1] (1.32ns)   --->   "%add_ln712_1760 = add i16 %sext_ln717_155, i16 65388"   --->   Operation 3236 'add' 'add_ln712_1760' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3237 [1/1] (1.32ns)   --->   "%add_ln712_1767 = add i15 %sext_ln43_298, i15 54"   --->   Operation 3237 'add' 'add_ln712_1767' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln712_578 = sext i15 %add_ln712_1767"   --->   Operation 3238 'sext' 'sext_ln712_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (1.31ns)   --->   "%add_ln712_1768 = add i16 %sext_ln712_578, i16 %sext_ln717_335"   --->   Operation 3239 'add' 'add_ln712_1768' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3240 [1/1] (1.32ns)   --->   "%add_ln712_1770 = add i15 %sext_ln43_423, i15 32679"   --->   Operation 3240 'add' 'add_ln712_1770' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1773 = add i15 %sext_ln43_213, i15 %sext_ln43_102"   --->   Operation 3241 'add' 'add_ln712_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3242 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_1774 = add i15 %add_ln712_1773, i15 32500"   --->   Operation 3242 'add' 'add_ln712_1774' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3243 [1/1] (1.33ns)   --->   "%add_ln712_1777 = add i12 %sext_ln43_115, i12 %sext_ln43_190"   --->   Operation 3243 'add' 'add_ln712_1777' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln712_581 = sext i12 %add_ln712_1777"   --->   Operation 3244 'sext' 'sext_ln712_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (1.33ns)   --->   "%add_ln712_1778 = add i13 %sext_ln712_581, i13 38"   --->   Operation 3245 'add' 'add_ln712_1778' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3246 [1/1] (1.33ns)   --->   "%add_ln712_1781 = add i12 %sext_ln43_323, i12 4071"   --->   Operation 3246 'add' 'add_ln712_1781' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln712_584 = sext i12 %add_ln712_1781"   --->   Operation 3247 'sext' 'sext_ln712_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1782 = add i13 %sext_ln712_584, i13 %sext_ln43_311"   --->   Operation 3248 'add' 'add_ln712_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln712_585 = sext i11 %mult_V_2578"   --->   Operation 3249 'sext' 'sext_ln712_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1783 = add i13 %sext_ln712_585, i13 %add_ln712_1782"   --->   Operation 3250 'add' 'add_ln712_1783' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3251 [1/1] (1.34ns)   --->   "%add_ln712_1784 = add i11 %sext_ln43_274, i11 %sext_ln43_289"   --->   Operation 3251 'add' 'add_ln712_1784' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln712_587 = sext i11 %add_ln712_1784"   --->   Operation 3252 'sext' 'sext_ln712_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1785 = add i12 %sext_ln712_587, i12 4083"   --->   Operation 3253 'add' 'add_ln712_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3254 [1/1] (1.34ns)   --->   "%add_ln712_1786 = add i11 %sext_ln43_388, i11 2018"   --->   Operation 3254 'add' 'add_ln712_1786' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln712_588 = sext i11 %add_ln712_1786"   --->   Operation 3255 'sext' 'sext_ln712_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_1787 = add i12 %sext_ln712_588, i12 %add_ln712_1785"   --->   Operation 3256 'add' 'add_ln712_1787' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3257 [1/1] (1.32ns)   --->   "%add_ln712_1803 = add i15 %sext_ln43_17, i15 %sext_ln43_84"   --->   Operation 3257 'add' 'add_ln712_1803' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3258 [1/1] (1.32ns)   --->   "%add_ln712_1805 = add i15 %sext_ln43_151, i15 %sext_ln43_167"   --->   Operation 3258 'add' 'add_ln712_1805' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln712_593 = sext i15 %add_ln712_1805"   --->   Operation 3259 'sext' 'sext_ln712_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (1.31ns)   --->   "%add_ln712_1806 = add i16 %sext_ln712_593, i16 %sext_ln717_242"   --->   Operation 3260 'add' 'add_ln712_1806' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3261 [1/1] (1.32ns)   --->   "%add_ln712_1809 = add i15 %sext_ln43_191, i15 32645"   --->   Operation 3261 'add' 'add_ln712_1809' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3262 [1/1] (1.32ns)   --->   "%add_ln712_1811 = add i15 %sext_ln43_318, i15 32682"   --->   Operation 3262 'add' 'add_ln712_1811' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln712_595 = sext i15 %add_ln712_1811"   --->   Operation 3263 'sext' 'sext_ln712_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3264 [1/1] (1.32ns)   --->   "%add_ln712_1812 = add i15 %sext_ln43_371, i15 32645"   --->   Operation 3264 'add' 'add_ln712_1812' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln712_596 = sext i15 %add_ln712_1812"   --->   Operation 3265 'sext' 'sext_ln712_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (1.31ns)   --->   "%add_ln712_1813 = add i16 %sext_ln712_596, i16 %sext_ln712_595"   --->   Operation 3266 'add' 'add_ln712_1813' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3267 [1/1] (1.32ns)   --->   "%add_ln712_1819 = add i15 %sext_ln43_411, i15 32645"   --->   Operation 3267 'add' 'add_ln712_1819' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3268 [1/1] (1.32ns)   --->   "%add_ln712_1822 = add i14 %sext_ln43_56, i14 %sext_ln43_147"   --->   Operation 3268 'add' 'add_ln712_1822' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3269 [1/1] (1.32ns)   --->   "%add_ln712_1827 = add i14 %sext_ln43_281, i14 16285"   --->   Operation 3269 'add' 'add_ln712_1827' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3270 [1/1] (1.32ns)   --->   "%add_ln712_1830 = add i14 %sext_ln43_350, i14 16367"   --->   Operation 3270 'add' 'add_ln712_1830' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3271 [1/1] (1.33ns)   --->   "%add_ln712_1832 = add i14 %sext_ln43_111, i14 2"   --->   Operation 3271 'add' 'add_ln712_1832' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3272 [1/1] (1.33ns)   --->   "%add_ln712_1836 = add i13 %sext_ln43_207, i13 8142"   --->   Operation 3272 'add' 'add_ln712_1836' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln712_607 = sext i13 %add_ln712_1836"   --->   Operation 3273 'sext' 'sext_ln712_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (1.33ns)   --->   "%add_ln712_1837 = add i14 %sext_ln43_270, i14 58"   --->   Operation 3274 'add' 'add_ln712_1837' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln712_608 = sext i14 %add_ln712_1837"   --->   Operation 3275 'sext' 'sext_ln712_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (1.32ns)   --->   "%add_ln712_1838 = add i15 %sext_ln712_608, i15 %sext_ln712_607"   --->   Operation 3276 'add' 'add_ln712_1838' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1839 = add i13 %sext_ln43_420, i13 %sext_ln43_94"   --->   Operation 3277 'add' 'add_ln712_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3278 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1840 = add i13 %add_ln712_1839, i13 8142"   --->   Operation 3278 'add' 'add_ln712_1840' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3279 [1/1] (1.33ns)   --->   "%add_ln712_1841 = add i12 %sext_ln43_115, i12 24"   --->   Operation 3279 'add' 'add_ln712_1841' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3280 [1/1] (1.32ns)   --->   "%add_ln712_1865 = add i15 %sext_ln43_28, i15 %sext_ln43_74"   --->   Operation 3280 'add' 'add_ln712_1865' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3281 [1/1] (1.32ns)   --->   "%add_ln712_1868 = add i15 %sext_ln43_155, i15 32740"   --->   Operation 3281 'add' 'add_ln712_1868' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3282 [1/1] (1.32ns)   --->   "%add_ln712_1876 = add i15 %sext_ln43_344, i15 32694"   --->   Operation 3282 'add' 'add_ln712_1876' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (1.32ns)   --->   "%add_ln712_1882 = add i14 %sext_ln43_238, i14 71"   --->   Operation 3283 'add' 'add_ln712_1882' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln712_618 = sext i14 %add_ln712_1882"   --->   Operation 3284 'sext' 'sext_ln712_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (1.32ns)   --->   "%add_ln712_1883 = add i15 %sext_ln712_618, i15 32723"   --->   Operation 3285 'add' 'add_ln712_1883' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3286 [1/1] (1.32ns)   --->   "%add_ln712_1884 = add i14 %sext_ln43_265, i14 %sext_ln43_287"   --->   Operation 3286 'add' 'add_ln712_1884' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln712_620 = sext i14 %add_ln712_1884"   --->   Operation 3287 'sext' 'sext_ln712_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3288 [1/1] (1.32ns)   --->   "%add_ln712_1885 = add i15 %sext_ln712_620, i15 36"   --->   Operation 3288 'add' 'add_ln712_1885' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3289 [1/1] (1.32ns)   --->   "%add_ln712_1889 = add i14 %sext_ln43_366, i14 76"   --->   Operation 3289 'add' 'add_ln712_1889' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln712_622 = sext i14 %add_ln712_1889"   --->   Operation 3290 'sext' 'sext_ln712_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (1.32ns)   --->   "%add_ln712_1890 = add i15 %sext_ln712_622, i15 71"   --->   Operation 3291 'add' 'add_ln712_1890' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3292 [1/1] (1.32ns)   --->   "%add_ln712_1891 = add i14 %sext_ln43_421, i14 16367"   --->   Operation 3292 'add' 'add_ln712_1891' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln712_624 = sext i14 %add_ln712_1891"   --->   Operation 3293 'sext' 'sext_ln712_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3294 [1/1] (1.32ns)   --->   "%add_ln712_1892 = add i15 %sext_ln712_624, i15 32751"   --->   Operation 3294 'add' 'add_ln712_1892' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3295 [1/1] (1.33ns)   --->   "%add_ln712_1894 = add i13 %sext_ln43_13, i13 8170"   --->   Operation 3295 'add' 'add_ln712_1894' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln712_626 = sext i13 %add_ln712_1894"   --->   Operation 3296 'sext' 'sext_ln712_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (1.32ns)   --->   "%add_ln712_1895 = add i14 %sext_ln712_626, i14 16356"   --->   Operation 3297 'add' 'add_ln712_1895' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3298 [1/1] (1.33ns)   --->   "%add_ln712_1896 = add i13 %sext_ln43_302, i13 6"   --->   Operation 3298 'add' 'add_ln712_1896' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln712_628 = sext i13 %add_ln712_1896"   --->   Operation 3299 'sext' 'sext_ln712_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (1.32ns)   --->   "%add_ln712_1897 = add i14 %sext_ln712_628, i14 11"   --->   Operation 3300 'add' 'add_ln712_1897' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3301 [1/1] (1.33ns)   --->   "%add_ln712_1900 = add i12 %sext_ln43_138, i12 4089"   --->   Operation 3301 'add' 'add_ln712_1900' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln712_631 = sext i12 %add_ln712_1900"   --->   Operation 3302 'sext' 'sext_ln712_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1901 = add i13 %sext_ln712_631, i13 25"   --->   Operation 3303 'add' 'add_ln712_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3304 [1/1] (1.34ns)   --->   "%add_ln712_1902 = add i11 %sext_ln43_52, i11 370"   --->   Operation 3304 'add' 'add_ln712_1902' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln712_632 = sext i11 %add_ln712_1902"   --->   Operation 3305 'sext' 'sext_ln712_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1903 = add i13 %sext_ln712_632, i13 %add_ln712_1901"   --->   Operation 3306 'add' 'add_ln712_1903' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3307 [1/1] (1.32ns)   --->   "%add_ln712_1918 = add i15 %sext_ln43_291, i15 32645"   --->   Operation 3307 'add' 'add_ln712_1918' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln712_637 = sext i15 %add_ln712_1918"   --->   Operation 3308 'sext' 'sext_ln712_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (1.32ns)   --->   "%add_ln712_1919 = add i15 %sext_ln43_343, i15 32682"   --->   Operation 3309 'add' 'add_ln712_1919' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln712_638 = sext i15 %add_ln712_1919"   --->   Operation 3310 'sext' 'sext_ln712_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (1.31ns)   --->   "%add_ln712_1920 = add i16 %sext_ln712_638, i16 %sext_ln712_637"   --->   Operation 3311 'add' 'add_ln712_1920' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3312 [1/1] (1.32ns)   --->   "%add_ln712_1923 = add i15 %sext_ln43_345, i15 110"   --->   Operation 3312 'add' 'add_ln712_1923' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3313 [1/1] (1.32ns)   --->   "%add_ln712_1925 = add i15 %sext_ln43_398, i15 33"   --->   Operation 3313 'add' 'add_ln712_1925' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3314 [1/1] (1.32ns)   --->   "%add_ln712_1928 = add i14 %sext_ln43_37, i14 %sext_ln43_47"   --->   Operation 3314 'add' 'add_ln712_1928' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3315 [1/1] (1.32ns)   --->   "%add_ln712_1930 = add i14 %sext_ln43_164, i14 9"   --->   Operation 3315 'add' 'add_ln712_1930' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln712_643 = sext i14 %add_ln712_1930"   --->   Operation 3316 'sext' 'sext_ln712_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (1.32ns)   --->   "%add_ln712_1931 = add i15 %sext_ln712_643, i15 %sext_ln43_60"   --->   Operation 3317 'add' 'add_ln712_1931' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3318 [1/1] (1.33ns)   --->   "%add_ln712_1938 = add i13 %sext_ln712, i13 %sext_ln43_75"   --->   Operation 3318 'add' 'add_ln712_1938' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3319 [1/1] (1.33ns)   --->   "%add_ln712_1940 = add i13 %sext_ln43_112, i13 6"   --->   Operation 3319 'add' 'add_ln712_1940' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln712_648 = sext i13 %add_ln712_1940"   --->   Operation 3320 'sext' 'sext_ln712_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (1.32ns)   --->   "%add_ln712_1941 = add i14 %sext_ln712_648, i14 %sext_ln43_85"   --->   Operation 3321 'add' 'add_ln712_1941' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (1.33ns)   --->   "%add_ln712_1947 = add i12 %sext_ln43_134, i12 %sext_ln43_154"   --->   Operation 3322 'add' 'add_ln712_1947' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln712_653 = sext i12 %add_ln712_1947"   --->   Operation 3323 'sext' 'sext_ln712_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (1.33ns)   --->   "%add_ln712_1948 = add i13 %sext_ln712_653, i13 8169"   --->   Operation 3324 'add' 'add_ln712_1948' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3325 [1/1] (1.33ns)   --->   "%add_ln712_1949 = add i12 %sext_ln43_179, i12 4076"   --->   Operation 3325 'add' 'add_ln712_1949' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3326 [1/1] (1.33ns)   --->   "%add_ln712_1952 = add i12 %sext_ln43_406, i12 8"   --->   Operation 3326 'add' 'add_ln712_1952' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (1.33ns)   --->   "%add_ln712_1953 = add i12 %sext_ln43_432, i12 4077"   --->   Operation 3327 'add' 'add_ln712_1953' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3328 [1/1] (1.34ns)   --->   "%add_ln712_1955 = add i11 %sext_ln43_234, i11 1"   --->   Operation 3328 'add' 'add_ln712_1955' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3329 [1/1] (0.00ns)   --->   "%sext_ln712_658 = sext i11 %add_ln712_1955"   --->   Operation 3329 'sext' 'sext_ln712_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3330 [1/1] (1.34ns)   --->   "%add_ln712_1956 = add i11 %sext_ln43_324, i11 2033"   --->   Operation 3330 'add' 'add_ln712_1956' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln712_659 = sext i11 %add_ln712_1956"   --->   Operation 3331 'sext' 'sext_ln712_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1957 = add i12 %sext_ln712_659, i12 %sext_ln43_304"   --->   Operation 3332 'add' 'add_ln712_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3333 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_1958 = add i12 %add_ln712_1957, i12 %sext_ln712_658"   --->   Operation 3333 'add' 'add_ln712_1958' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i14 %mult_V_0"   --->   Operation 3334 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln717_133 = sext i15 %mult_V_6"   --->   Operation 3335 'sext' 'sext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln717_135 = sext i15 %mult_V_8"   --->   Operation 3336 'sext' 'sext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3337 [1/1] (0.00ns)   --->   "%sext_ln43_5 = sext i13 %mult_V_9" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3337 'sext' 'sext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln717_136 = sext i15 %mult_V_12"   --->   Operation 3338 'sext' 'sext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3339 [1/1] (0.00ns)   --->   "%sext_ln717_138 = sext i14 %mult_V_15"   --->   Operation 3339 'sext' 'sext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln717_141 = sext i15 %mult_V_20"   --->   Operation 3340 'sext' 'sext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln717_143 = sext i15 %mult_V_32"   --->   Operation 3341 'sext' 'sext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln43_12 = sext i14 %mult_V_38" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3342 'sext' 'sext_ln43_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln717_145 = sext i15 %mult_V_41"   --->   Operation 3343 'sext' 'sext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln717_146 = sext i14 %mult_V_42"   --->   Operation 3344 'sext' 'sext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln717_147 = sext i14 %mult_V_45"   --->   Operation 3345 'sext' 'sext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln717_150 = sext i15 %mult_V_51"   --->   Operation 3346 'sext' 'sext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln717_151 = sext i14 %mult_V_53"   --->   Operation 3347 'sext' 'sext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln717_152 = sext i14 %mult_V_64"   --->   Operation 3348 'sext' 'sext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln717_153 = sext i15 %mult_V_65"   --->   Operation 3349 'sext' 'sext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln717_154 = sext i15 %mult_V_66"   --->   Operation 3350 'sext' 'sext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln717_158 = sext i15 %mult_V_86"   --->   Operation 3351 'sext' 'sext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln717_159 = sext i14 %mult_V_90"   --->   Operation 3352 'sext' 'sext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln43_27 = sext i13 %mult_V_93" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3353 'sext' 'sext_ln43_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln717_160 = sext i15 %mult_V_95"   --->   Operation 3354 'sext' 'sext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln717_162 = sext i15 %mult_V_100"   --->   Operation 3355 'sext' 'sext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln717_163 = sext i15 %mult_V_101"   --->   Operation 3356 'sext' 'sext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln43_32 = sext i13 %mult_V_103" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3357 'sext' 'sext_ln43_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln717_164 = sext i15 %mult_V_105"   --->   Operation 3358 'sext' 'sext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln43_33 = sext i13 %mult_V_108" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3359 'sext' 'sext_ln43_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3360 [1/1] (0.00ns)   --->   "%sext_ln717_165 = sext i15 %mult_V_110"   --->   Operation 3360 'sext' 'sext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln43_34 = sext i13 %mult_V_111" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3361 'sext' 'sext_ln43_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln717_166 = sext i15 %mult_V_113"   --->   Operation 3362 'sext' 'sext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln717_167 = sext i14 %mult_V_119"   --->   Operation 3363 'sext' 'sext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln717_168 = sext i15 %mult_V_120"   --->   Operation 3364 'sext' 'sext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln717_170 = sext i15 %mult_V_131"   --->   Operation 3365 'sext' 'sext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln43_42 = sext i13 %mult_V_132" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3366 'sext' 'sext_ln43_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln717_171 = sext i14 %mult_V_133"   --->   Operation 3367 'sext' 'sext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln717_172 = sext i15 %mult_V_134"   --->   Operation 3368 'sext' 'sext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln43_45 = sext i12 %mult_V_136" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3369 'sext' 'sext_ln43_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln43_48 = sext i13 %mult_V_139" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3370 'sext' 'sext_ln43_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln717_173 = sext i15 %mult_V_145"   --->   Operation 3371 'sext' 'sext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln717_175 = sext i14 %mult_V_147"   --->   Operation 3372 'sext' 'sext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln717_176 = sext i14 %mult_V_149"   --->   Operation 3373 'sext' 'sext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln717_177 = sext i15 %mult_V_157"   --->   Operation 3374 'sext' 'sext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln717_178 = sext i14 %mult_V_160"   --->   Operation 3375 'sext' 'sext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln43_53 = sext i12 %mult_V_161" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3376 'sext' 'sext_ln43_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3377 [1/1] (0.00ns)   --->   "%sext_ln717_179 = sext i15 %mult_V_162"   --->   Operation 3377 'sext' 'sext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln717_181 = sext i15 %mult_V_165"   --->   Operation 3378 'sext' 'sext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln43_57 = sext i13 %mult_V_173" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3379 'sext' 'sext_ln43_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln717_182 = sext i15 %mult_V_181"   --->   Operation 3380 'sext' 'sext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln717_185 = sext i15 %mult_V_192"   --->   Operation 3381 'sext' 'sext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln717_186 = sext i15 %mult_V_196"   --->   Operation 3382 'sext' 'sext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3383 [1/1] (0.00ns)   --->   "%sext_ln717_187 = sext i14 %mult_V_198"   --->   Operation 3383 'sext' 'sext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln43_64 = sext i14 %mult_V_198" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3384 'sext' 'sext_ln43_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln717_188 = sext i15 %mult_V_199"   --->   Operation 3385 'sext' 'sext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln717_189 = sext i15 %mult_V_200"   --->   Operation 3386 'sext' 'sext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln43_65 = sext i11 %mult_V_202" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3387 'sext' 'sext_ln43_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln43_66 = sext i11 %mult_V_202" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3388 'sext' 'sext_ln43_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln717_192 = sext i15 %mult_V_209"   --->   Operation 3389 'sext' 'sext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln717_193 = sext i14 %mult_V_210"   --->   Operation 3390 'sext' 'sext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln717_195 = sext i14 %mult_V_218"   --->   Operation 3391 'sext' 'sext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln43_73 = sext i14 %mult_V_218" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3392 'sext' 'sext_ln43_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln717_197 = sext i15 %mult_V_226"   --->   Operation 3393 'sext' 'sext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln717_198 = sext i15 %mult_V_228"   --->   Operation 3394 'sext' 'sext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln717_201 = sext i15 %mult_V_237"   --->   Operation 3395 'sext' 'sext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln717_202 = sext i15 %mult_V_238"   --->   Operation 3396 'sext' 'sext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3397 [1/1] (0.00ns)   --->   "%sext_ln717_203 = sext i15 %mult_V_241"   --->   Operation 3397 'sext' 'sext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln717_205 = sext i15 %mult_V_248"   --->   Operation 3398 'sext' 'sext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln717_206 = sext i15 %mult_V_252"   --->   Operation 3399 'sext' 'sext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln43_91 = sext i13 %mult_V_261" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3400 'sext' 'sext_ln43_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln717_207 = sext i15 %mult_V_266"   --->   Operation 3401 'sext' 'sext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln717_208 = sext i14 %mult_V_267"   --->   Operation 3402 'sext' 'sext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln717_209 = sext i14 %mult_V_271"   --->   Operation 3403 'sext' 'sext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln717_211 = sext i14 %mult_V_279"   --->   Operation 3404 'sext' 'sext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln43_100 = sext i13 %mult_V_282" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3405 'sext' 'sext_ln43_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln717_212 = sext i15 %mult_V_286"   --->   Operation 3406 'sext' 'sext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln717_213 = sext i14 %mult_V_290"   --->   Operation 3407 'sext' 'sext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln717_214 = sext i15 %mult_V_293"   --->   Operation 3408 'sext' 'sext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln717_215 = sext i15 %mult_V_294"   --->   Operation 3409 'sext' 'sext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln717_216 = sext i15 %mult_V_297"   --->   Operation 3410 'sext' 'sext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln717_217 = sext i15 %mult_V_299"   --->   Operation 3411 'sext' 'sext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln717_220 = sext i15 %mult_V_306"   --->   Operation 3412 'sext' 'sext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln43_114 = sext i13 %mult_V_315" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3413 'sext' 'sext_ln43_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3414 [1/1] (0.00ns)   --->   "%sext_ln717_226 = sext i15 %mult_V_322"   --->   Operation 3414 'sext' 'sext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln717_227 = sext i14 %mult_V_325"   --->   Operation 3415 'sext' 'sext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln717_229 = sext i14 %mult_V_328"   --->   Operation 3416 'sext' 'sext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln717_231 = sext i15 %mult_V_340"   --->   Operation 3417 'sext' 'sext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln717_236 = sext i14 %mult_V_359"   --->   Operation 3418 'sext' 'sext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln717_237 = sext i15 %mult_V_361"   --->   Operation 3419 'sext' 'sext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln717_239 = sext i15 %mult_V_368"   --->   Operation 3420 'sext' 'sext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln717_240 = sext i15 %mult_V_369"   --->   Operation 3421 'sext' 'sext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln717_241 = sext i15 %mult_V_378"   --->   Operation 3422 'sext' 'sext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln43_136 = sext i13 %mult_V_385" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3423 'sext' 'sext_ln43_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln717_246 = sext i14 %mult_V_395"   --->   Operation 3424 'sext' 'sext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln43_141 = sext i14 %mult_V_395" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3425 'sext' 'sext_ln43_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln43_143 = sext i13 %mult_V_397" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3426 'sext' 'sext_ln43_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3427 [1/1] (0.00ns)   --->   "%sext_ln717_247 = sext i15 %mult_V_399"   --->   Operation 3427 'sext' 'sext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln717_248 = sext i15 %mult_V_404"   --->   Operation 3428 'sext' 'sext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln717_251 = sext i15 %mult_V_416"   --->   Operation 3429 'sext' 'sext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln43_153 = sext i11 %mult_V_443" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3430 'sext' 'sext_ln43_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln717_255 = sext i15 %mult_V_449"   --->   Operation 3431 'sext' 'sext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln717_258 = sext i15 %mult_V_452"   --->   Operation 3432 'sext' 'sext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln717_259 = sext i14 %mult_V_453"   --->   Operation 3433 'sext' 'sext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln717_260 = sext i15 %mult_V_454"   --->   Operation 3434 'sext' 'sext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln717_262 = sext i15 %mult_V_458"   --->   Operation 3435 'sext' 'sext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln717_263 = sext i15 %mult_V_461"   --->   Operation 3436 'sext' 'sext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln717_264 = sext i15 %mult_V_466"   --->   Operation 3437 'sext' 'sext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln717_265 = sext i15 %mult_V_468"   --->   Operation 3438 'sext' 'sext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln717_266 = sext i15 %mult_V_477"   --->   Operation 3439 'sext' 'sext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln717_267 = sext i15 %mult_V_485"   --->   Operation 3440 'sext' 'sext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3441 [1/1] (0.00ns)   --->   "%sext_ln717_269 = sext i15 %mult_V_491"   --->   Operation 3441 'sext' 'sext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln717_270 = sext i15 %mult_V_492"   --->   Operation 3442 'sext' 'sext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln717_271 = sext i15 %mult_V_498"   --->   Operation 3443 'sext' 'sext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln717_273 = sext i15 %mult_V_504"   --->   Operation 3444 'sext' 'sext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln717_274 = sext i15 %mult_V_511"   --->   Operation 3445 'sext' 'sext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln717_277 = sext i15 %mult_V_519"   --->   Operation 3446 'sext' 'sext_ln717_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln717_278 = sext i15 %mult_V_525"   --->   Operation 3447 'sext' 'sext_ln717_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln717_279 = sext i15 %mult_V_528"   --->   Operation 3448 'sext' 'sext_ln717_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln717_280 = sext i15 %mult_V_531"   --->   Operation 3449 'sext' 'sext_ln717_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln717_281 = sext i15 %mult_V_533"   --->   Operation 3450 'sext' 'sext_ln717_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln717_282 = sext i14 %mult_V_535"   --->   Operation 3451 'sext' 'sext_ln717_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln717_283 = sext i15 %mult_V_536"   --->   Operation 3452 'sext' 'sext_ln717_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln717_284 = sext i15 %mult_V_538"   --->   Operation 3453 'sext' 'sext_ln717_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln717_285 = sext i15 %mult_V_541"   --->   Operation 3454 'sext' 'sext_ln717_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln717_286 = sext i15 %mult_V_641"   --->   Operation 3455 'sext' 'sext_ln717_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln717_287 = sext i15 %mult_V_642"   --->   Operation 3456 'sext' 'sext_ln717_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln43_181 = sext i11 %mult_V_645" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3457 'sext' 'sext_ln43_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln717_289 = sext i15 %mult_V_649"   --->   Operation 3458 'sext' 'sext_ln717_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln717_290 = sext i15 %mult_V_650"   --->   Operation 3459 'sext' 'sext_ln717_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln717_291 = sext i15 %mult_V_651"   --->   Operation 3460 'sext' 'sext_ln717_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln717_292 = sext i14 %mult_V_652"   --->   Operation 3461 'sext' 'sext_ln717_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln717_293 = sext i15 %mult_V_659"   --->   Operation 3462 'sext' 'sext_ln717_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln43_189 = sext i13 %mult_V_664" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3463 'sext' 'sext_ln43_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln717_295 = sext i14 %mult_V_667"   --->   Operation 3464 'sext' 'sext_ln717_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln43_193 = sext i14 %mult_V_769" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3465 'sext' 'sext_ln43_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln717_301 = sext i15 %mult_V_775"   --->   Operation 3466 'sext' 'sext_ln717_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln717_302 = sext i15 %mult_V_776"   --->   Operation 3467 'sext' 'sext_ln717_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln717_303 = sext i15 %mult_V_777"   --->   Operation 3468 'sext' 'sext_ln717_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln717_304 = sext i15 %mult_V_783"   --->   Operation 3469 'sext' 'sext_ln717_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln717_305 = sext i14 %mult_V_790"   --->   Operation 3470 'sext' 'sext_ln717_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln717_306 = sext i15 %mult_V_797"   --->   Operation 3471 'sext' 'sext_ln717_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln717_307 = sext i15 %mult_V_799"   --->   Operation 3472 'sext' 'sext_ln717_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln43_205 = sext i13 %mult_V_897" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3473 'sext' 'sext_ln43_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln717_308 = sext i15 %mult_V_898"   --->   Operation 3474 'sext' 'sext_ln717_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln43_209 = sext i13 %mult_V_900" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3475 'sext' 'sext_ln43_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln717_309 = sext i15 %mult_V_906"   --->   Operation 3476 'sext' 'sext_ln717_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3477 [1/1] (0.00ns)   --->   "%sext_ln717_311 = sext i15 %mult_V_911"   --->   Operation 3477 'sext' 'sext_ln717_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln717_312 = sext i15 %mult_V_918"   --->   Operation 3478 'sext' 'sext_ln717_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln717_313 = sext i15 %mult_V_927"   --->   Operation 3479 'sext' 'sext_ln717_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln717_315 = sext i15 %mult_V_1026"   --->   Operation 3480 'sext' 'sext_ln717_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln43_220 = sext i14 %mult_V_1030" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3481 'sext' 'sext_ln43_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln717_319 = sext i15 %mult_V_1033"   --->   Operation 3482 'sext' 'sext_ln717_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln717_320 = sext i14 %mult_V_1034"   --->   Operation 3483 'sext' 'sext_ln717_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln717_321 = sext i15 %mult_V_1038"   --->   Operation 3484 'sext' 'sext_ln717_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln43_225 = sext i13 %mult_V_1043" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3485 'sext' 'sext_ln43_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3486 [1/1] (0.00ns)   --->   "%sext_ln717_322 = sext i14 %mult_V_1045"   --->   Operation 3486 'sext' 'sext_ln717_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln43_227 = sext i14 %mult_V_1045" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3487 'sext' 'sext_ln43_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln717_323 = sext i15 %mult_V_1046"   --->   Operation 3488 'sext' 'sext_ln717_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln43_229 = sext i14 %mult_V_1055" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3489 'sext' 'sext_ln43_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln43_230 = sext i12 %mult_V_1152" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3490 'sext' 'sext_ln43_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln43_233 = sext i14 %mult_V_1154" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3491 'sext' 'sext_ln43_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln717_324 = sext i15 %mult_V_1156"   --->   Operation 3492 'sext' 'sext_ln717_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln717_326 = sext i14 %mult_V_1160"   --->   Operation 3493 'sext' 'sext_ln717_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln43_236 = sext i14 %mult_V_1161" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3494 'sext' 'sext_ln43_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln717_327 = sext i15 %mult_V_1162"   --->   Operation 3495 'sext' 'sext_ln717_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln717_328 = sext i15 %mult_V_1166"   --->   Operation 3496 'sext' 'sext_ln717_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln717_329 = sext i15 %mult_V_1181"   --->   Operation 3497 'sext' 'sext_ln717_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln717_330 = sext i15 %mult_V_1281"   --->   Operation 3498 'sext' 'sext_ln717_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln717_333 = sext i14 %mult_V_1296"   --->   Operation 3499 'sext' 'sext_ln717_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln43_263 = sext i13 %mult_V_1411" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3500 'sext' 'sext_ln43_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln717_341 = sext i15 %mult_V_1412"   --->   Operation 3501 'sext' 'sext_ln717_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln717_343 = sext i15 %mult_V_1425"   --->   Operation 3502 'sext' 'sext_ln717_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln43_273 = sext i14 %mult_V_1432" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3503 'sext' 'sext_ln43_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln717_347 = sext i15 %mult_V_1537"   --->   Operation 3504 'sext' 'sext_ln717_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln717_348 = sext i14 %mult_V_1540"   --->   Operation 3505 'sext' 'sext_ln717_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln43_278 = sext i14 %mult_V_1544" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3506 'sext' 'sext_ln43_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln717_350 = sext i15 %mult_V_1545"   --->   Operation 3507 'sext' 'sext_ln717_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3508 [1/1] (0.00ns)   --->   "%sext_ln717_351 = sext i15 %mult_V_1546"   --->   Operation 3508 'sext' 'sext_ln717_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln43_280 = sext i13 %mult_V_1551" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3509 'sext' 'sext_ln43_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln717_352 = sext i15 %mult_V_1555"   --->   Operation 3510 'sext' 'sext_ln717_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln717_353 = sext i15 %mult_V_1665"   --->   Operation 3511 'sext' 'sext_ln717_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln717_354 = sext i14 %mult_V_1666"   --->   Operation 3512 'sext' 'sext_ln717_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3513 [1/1] (0.00ns)   --->   "%sext_ln717_355 = sext i15 %mult_V_1667"   --->   Operation 3513 'sext' 'sext_ln717_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln717_356 = sext i14 %mult_V_1673"   --->   Operation 3514 'sext' 'sext_ln717_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln717_357 = sext i14 %mult_V_1678"   --->   Operation 3515 'sext' 'sext_ln717_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln717_359 = sext i15 %mult_V_1684"   --->   Operation 3516 'sext' 'sext_ln717_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln717_360 = sext i15 %mult_V_1688"   --->   Operation 3517 'sext' 'sext_ln717_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln43_307 = sext i14 %mult_V_1796" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3518 'sext' 'sext_ln43_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln717_362 = sext i14 %mult_V_1801"   --->   Operation 3519 'sext' 'sext_ln717_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln43_313 = sext i13 %mult_V_1803" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3520 'sext' 'sext_ln43_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln717_368 = sext i15 %mult_V_1934"   --->   Operation 3521 'sext' 'sext_ln717_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln717_370 = sext i14 %mult_V_1950"   --->   Operation 3522 'sext' 'sext_ln717_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln717_371 = sext i14 %mult_V_2048"   --->   Operation 3523 'sext' 'sext_ln717_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln43_337 = sext i13 %mult_V_2056" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3524 'sext' 'sext_ln43_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln717_372 = sext i15 %mult_V_2059"   --->   Operation 3525 'sext' 'sext_ln717_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln717_373 = sext i15 %mult_V_2060"   --->   Operation 3526 'sext' 'sext_ln717_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln717_374 = sext i15 %mult_V_2062"   --->   Operation 3527 'sext' 'sext_ln717_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln717_376 = sext i15 %mult_V_2069"   --->   Operation 3528 'sext' 'sext_ln717_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln43_342 = sext i14 %mult_V_2073" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3529 'sext' 'sext_ln43_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln717_378 = sext i15 %mult_V_2078"   --->   Operation 3530 'sext' 'sext_ln717_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln717_380 = sext i15 %mult_V_2178"   --->   Operation 3531 'sext' 'sext_ln717_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln717_381 = sext i14 %mult_V_2185"   --->   Operation 3532 'sext' 'sext_ln717_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln43_351 = sext i14 %mult_V_2185" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3533 'sext' 'sext_ln43_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3534 [1/1] (0.00ns)   --->   "%sext_ln717_382 = sext i15 %mult_V_2186"   --->   Operation 3534 'sext' 'sext_ln717_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln717_383 = sext i15 %mult_V_2193"   --->   Operation 3535 'sext' 'sext_ln717_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln717_385 = sext i15 %mult_V_2195"   --->   Operation 3536 'sext' 'sext_ln717_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln717_386 = sext i15 %mult_V_2204"   --->   Operation 3537 'sext' 'sext_ln717_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln717_387 = sext i15 %mult_V_2311"   --->   Operation 3538 'sext' 'sext_ln717_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln43_370 = sext i13 %mult_V_2316" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3539 'sext' 'sext_ln43_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln43_372 = sext i14 %mult_V_2320" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3540 'sext' 'sext_ln43_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln717_388 = sext i15 %mult_V_2324"   --->   Operation 3541 'sext' 'sext_ln717_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln717_389 = sext i15 %mult_V_2332"   --->   Operation 3542 'sext' 'sext_ln717_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln717_390 = sext i14 %mult_V_2335"   --->   Operation 3543 'sext' 'sext_ln717_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln717_391 = sext i15 %mult_V_2433"   --->   Operation 3544 'sext' 'sext_ln717_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln717_392 = sext i14 %mult_V_2437"   --->   Operation 3545 'sext' 'sext_ln717_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln717_393 = sext i14 %mult_V_2453"   --->   Operation 3546 'sext' 'sext_ln717_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln717_394 = sext i15 %mult_V_2455"   --->   Operation 3547 'sext' 'sext_ln717_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln717_395 = sext i15 %mult_V_2457"   --->   Operation 3548 'sext' 'sext_ln717_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln43_389 = sext i14 %mult_V_2461" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3549 'sext' 'sext_ln43_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln717_396 = sext i15 %mult_V_2463"   --->   Operation 3550 'sext' 'sext_ln717_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln717_398 = sext i14 %mult_V_2561"   --->   Operation 3551 'sext' 'sext_ln717_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln717_399 = sext i14 %mult_V_2562"   --->   Operation 3552 'sext' 'sext_ln717_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln717_400 = sext i14 %mult_V_2564"   --->   Operation 3553 'sext' 'sext_ln717_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln717_401 = sext i15 %mult_V_2567"   --->   Operation 3554 'sext' 'sext_ln717_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln717_402 = sext i15 %mult_V_2569"   --->   Operation 3555 'sext' 'sext_ln717_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln717_403 = sext i15 %mult_V_2570"   --->   Operation 3556 'sext' 'sext_ln717_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln717_404 = sext i15 %mult_V_2572"   --->   Operation 3557 'sext' 'sext_ln717_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln717_405 = sext i15 %mult_V_2580"   --->   Operation 3558 'sext' 'sext_ln717_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln717_407 = sext i15 %mult_V_2585"   --->   Operation 3559 'sext' 'sext_ln717_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln717_410 = sext i15 %mult_V_2691"   --->   Operation 3560 'sext' 'sext_ln717_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln717_411 = sext i15 %mult_V_2693"   --->   Operation 3561 'sext' 'sext_ln717_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln43_404 = sext i13 %mult_V_2695" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3562 'sext' 'sext_ln43_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln717_412 = sext i15 %mult_V_2697"   --->   Operation 3563 'sext' 'sext_ln717_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln717_413 = sext i14 %mult_V_2708"   --->   Operation 3564 'sext' 'sext_ln717_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln717_414 = sext i15 %mult_V_2711"   --->   Operation 3565 'sext' 'sext_ln717_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln43_410 = sext i14 %mult_V_2713" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3566 'sext' 'sext_ln43_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln43_412 = sext i14 %mult_V_2718" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3567 'sext' 'sext_ln43_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln43_413 = sext i13 %mult_V_2817" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3568 'sext' 'sext_ln43_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln717_415 = sext i15 %mult_V_2819"   --->   Operation 3569 'sext' 'sext_ln717_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln717_416 = sext i14 %mult_V_2822"   --->   Operation 3570 'sext' 'sext_ln717_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln717_417 = sext i15 %mult_V_2825"   --->   Operation 3571 'sext' 'sext_ln717_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln717_418 = sext i14 %mult_V_2828"   --->   Operation 3572 'sext' 'sext_ln717_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln717_419 = sext i15 %mult_V_2829"   --->   Operation 3573 'sext' 'sext_ln717_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln43_422 = sext i13 %mult_V_2837" [src/nnet_utils/nnet_dense_latency.h:43]   --->   Operation 3574 'sext' 'sext_ln43_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln717_420 = sext i14 %mult_V_2840"   --->   Operation 3575 'sext' 'sext_ln717_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln717_421 = sext i15 %mult_V_2944"   --->   Operation 3576 'sext' 'sext_ln717_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln717_422 = sext i15 %mult_V_2948"   --->   Operation 3577 'sext' 'sext_ln717_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln717_423 = sext i15 %mult_V_2949"   --->   Operation 3578 'sext' 'sext_ln717_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln717_424 = sext i15 %mult_V_2950"   --->   Operation 3579 'sext' 'sext_ln717_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln717_425 = sext i15 %mult_V_2954"   --->   Operation 3580 'sext' 'sext_ln717_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln717_427 = sext i15 %mult_V_2958"   --->   Operation 3581 'sext' 'sext_ln717_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln717_429 = sext i15 %mult_V_2967"   --->   Operation 3582 'sext' 'sext_ln717_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3583 [1/1] (0.00ns)   --->   "%sext_ln717_430 = sext i15 %mult_V_2970"   --->   Operation 3583 'sext' 'sext_ln717_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln717_431 = sext i15 %mult_V_2973"   --->   Operation 3584 'sext' 'sext_ln717_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln717_432 = sext i15 %mult_V_2974"   --->   Operation 3585 'sext' 'sext_ln717_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i15 %add_ln712_208"   --->   Operation 3586 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3587 [1/1] (1.31ns)   --->   "%add_ln712_212 = add i16 %sext_ln717_141, i16 192"   --->   Operation 3587 'add' 'add_ln712_212' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_214 = add i16 %mult_V_224, i16 %mult_V_352"   --->   Operation 3588 'add' 'add_ln712_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_215 = add i16 %mult_V_448, i16 %mult_V_640"   --->   Operation 3589 'add' 'add_ln712_215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3590 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_216 = add i16 %add_ln712_215, i16 %mult_V_384"   --->   Operation 3590 'add' 'add_ln712_216' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3591 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_217 = add i16 %add_ln712_216, i16 %add_ln712_214"   --->   Operation 3591 'add' 'add_ln712_217' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3592 [1/1] (1.30ns)   --->   "%add_ln712_218 = add i16 %mult_V_1536, i16 %mult_V_1664"   --->   Operation 3592 'add' 'add_ln712_218' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_219 = add i16 %add_ln712_218, i16 %mult_V_896"   --->   Operation 3593 'add' 'add_ln712_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_220 = add i16 %mult_V_1920, i16 65471"   --->   Operation 3594 'add' 'add_ln712_220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3595 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_221 = add i16 %add_ln712_220, i16 %mult_V_1792"   --->   Operation 3595 'add' 'add_ln712_221' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3596 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_222 = add i16 %add_ln712_221, i16 %add_ln712_219"   --->   Operation 3596 'add' 'add_ln712_222' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3597 [1/1] (1.31ns)   --->   "%add_ln712_224 = add i16 %sext_ln717_185, i16 %sext_ln717_251"   --->   Operation 3597 'add' 'add_ln712_224' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_225 = add i16 %add_ln712_224, i16 %sext_ln717_143"   --->   Operation 3598 'add' 'add_ln712_225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3599 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_226 = add i16 %add_ln712_225, i16 65469"   --->   Operation 3599 'add' 'add_ln712_226' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_230 = add i16 %sext_ln717_421, i16 %sext_ln717"   --->   Operation 3600 'add' 'add_ln712_230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3601 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_231 = add i16 %add_ln712_230, i16 65495"   --->   Operation 3601 'add' 'add_ln712_231' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i15 %add_ln712_232"   --->   Operation 3602 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3603 [1/1] (1.31ns)   --->   "%add_ln712_233 = add i16 %sext_ln712_28, i16 %sext_ln717_152"   --->   Operation 3603 'add' 'add_ln712_233' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_234 = add i16 %add_ln712_233, i16 %add_ln712_231"   --->   Operation 3604 'add' 'add_ln712_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i15 %add_ln712_235"   --->   Operation 3605 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_236 = add i16 %sext_ln712_29, i16 %sext_ln717_178"   --->   Operation 3606 'add' 'add_ln712_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3607 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_237 = add i16 %add_ln712_236, i16 65482"   --->   Operation 3607 'add' 'add_ln712_237' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3608 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_238 = add i16 %add_ln712_237, i16 %add_ln712_234"   --->   Operation 3608 'add' 'add_ln712_238' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3609 [1/1] (1.32ns)   --->   "%add_ln712_241 = add i15 %sext_ln43_246, i15 32553"   --->   Operation 3609 'add' 'add_ln712_241' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i15 %add_ln712_241"   --->   Operation 3610 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i15 %add_ln712_242"   --->   Operation 3611 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3612 [1/1] (1.31ns)   --->   "%add_ln712_243 = add i16 %sext_ln712_31, i16 %sext_ln717_371"   --->   Operation 3612 'add' 'add_ln712_243' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_244 = add i16 %add_ln712_243, i16 %sext_ln712_30"   --->   Operation 3613 'add' 'add_ln712_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i15 %add_ln712_245"   --->   Operation 3614 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i15 %add_ln712_247"   --->   Operation 3615 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3616 [1/1] (1.31ns)   --->   "%add_ln712_248 = add i16 %sext_ln712_34, i16 %sext_ln712_32"   --->   Operation 3616 'add' 'add_ln712_248' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3617 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_249 = add i16 %add_ln712_248, i16 %add_ln712_244"   --->   Operation 3617 'add' 'add_ln712_249' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3618 [1/1] (1.33ns)   --->   "%add_ln712_250 = add i14 %sext_ln43_230, i14 30"   --->   Operation 3618 'add' 'add_ln712_250' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i14 %add_ln712_250"   --->   Operation 3619 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i12 %add_ln712_251"   --->   Operation 3620 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3621 [1/1] (1.33ns)   --->   "%add_ln712_252 = add i13 %sext_ln712_36, i13 8142"   --->   Operation 3621 'add' 'add_ln712_252' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i13 %add_ln712_252"   --->   Operation 3622 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_253 = add i15 %sext_ln712_37, i15 %sext_ln712_35"   --->   Operation 3623 'add' 'add_ln712_253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i13 %add_ln712_256"   --->   Operation 3624 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3625 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_257 = add i15 %sext_ln712_40, i15 %add_ln712_253"   --->   Operation 3625 'add' 'add_ln712_257' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_261 = add i16 %sext_ln717_153, i16 %sext_ln717_255"   --->   Operation 3626 'add' 'add_ln712_261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3627 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_262 = add i16 %add_ln712_261, i16 %mult_V_1"   --->   Operation 3627 'add' 'add_ln712_262' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3628 [1/1] (1.31ns)   --->   "%add_ln712_264 = add i16 %sext_ln717_286, i16 65127"   --->   Operation 3628 'add' 'add_ln712_264' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_265 = add i16 %sext_ln717_347, i16 65398"   --->   Operation 3629 'add' 'add_ln712_265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3630 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_266 = add i16 %add_ln712_265, i16 %sext_ln717_330"   --->   Operation 3630 'add' 'add_ln712_266' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_267 = add i16 %add_ln712_266, i16 %add_ln712_264"   --->   Operation 3631 'add' 'add_ln712_267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_268 = add i16 %sext_ln717_391, i16 %sext_ln717_353"   --->   Operation 3632 'add' 'add_ln712_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3633 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_269 = add i16 %add_ln712_268, i16 65426"   --->   Operation 3633 'add' 'add_ln712_269' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3634 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_270 = add i16 %add_ln712_269, i16 %add_ln712_267"   --->   Operation 3634 'add' 'add_ln712_270' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3635 [1/1] (1.32ns)   --->   "%add_ln712_272 = add i15 %sext_ln43_193, i15 110"   --->   Operation 3635 'add' 'add_ln712_272' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i15 %add_ln712_272"   --->   Operation 3636 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3637 [1/1] (1.32ns)   --->   "%add_ln712_273 = add i15 %sext_ln43_218, i15 32657"   --->   Operation 3637 'add' 'add_ln712_273' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i15 %add_ln712_273"   --->   Operation 3638 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_274 = add i16 %sext_ln712_43, i16 85"   --->   Operation 3639 'add' 'add_ln712_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3640 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_275 = add i16 %add_ln712_274, i16 %sext_ln712_42"   --->   Operation 3640 'add' 'add_ln712_275' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i15 %add_ln712_276"   --->   Operation 3641 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3642 [1/1] (1.32ns)   --->   "%add_ln712_277 = add i15 %sext_ln43_333, i15 32694"   --->   Operation 3642 'add' 'add_ln712_277' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i15 %add_ln712_277"   --->   Operation 3643 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_278 = add i16 %sext_ln712_45, i16 %sext_ln712_44"   --->   Operation 3644 'add' 'add_ln712_278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3645 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_279 = add i16 %add_ln712_278, i16 39"   --->   Operation 3645 'add' 'add_ln712_279' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_285 = add i16 %add_ln712_284, i16 %add_ln712_282"   --->   Operation 3646 'add' 'add_ln712_285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i14 %add_ln712_286"   --->   Operation 3647 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3648 [1/1] (1.32ns)   --->   "%add_ln712_287 = add i15 %sext_ln712_48, i15 85"   --->   Operation 3648 'add' 'add_ln712_287' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i15 %add_ln712_287"   --->   Operation 3649 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i15 %add_ln712_289"   --->   Operation 3650 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3651 [1/1] (1.31ns)   --->   "%add_ln712_290 = add i16 %sext_ln712_51, i16 %sext_ln712_49"   --->   Operation 3651 'add' 'add_ln712_290' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3652 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_291 = add i16 %add_ln712_290, i16 %add_ln712_285"   --->   Operation 3652 'add' 'add_ln712_291' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i14 %add_ln712_294"   --->   Operation 3653 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i14 %add_ln712_295"   --->   Operation 3654 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3655 [1/1] (1.32ns)   --->   "%add_ln712_296 = add i15 %sext_ln712_53, i15 12"   --->   Operation 3655 'add' 'add_ln712_296' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i15 %add_ln712_296"   --->   Operation 3656 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_297 = add i16 %sext_ln712_54, i16 %sext_ln712_52"   --->   Operation 3657 'add' 'add_ln712_297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i15 %add_ln712_299"   --->   Operation 3658 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3659 [1/1] (1.31ns)   --->   "%add_ln712_300 = add i16 %sext_ln712_56, i16 65480"   --->   Operation 3659 'add' 'add_ln712_300' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3660 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_301 = add i16 %add_ln712_300, i16 %add_ln712_297"   --->   Operation 3660 'add' 'add_ln712_301' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3661 [1/1] (1.32ns)   --->   "%add_ln712_302 = add i15 %sext_ln43_319, i15 32695"   --->   Operation 3661 'add' 'add_ln712_302' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i15 %add_ln712_302"   --->   Operation 3662 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3663 [1/1] (1.32ns)   --->   "%add_ln712_303 = add i15 %sext_ln43_413, i15 10"   --->   Operation 3663 'add' 'add_ln712_303' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i15 %add_ln712_303"   --->   Operation 3664 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i13 %add_ln712_304"   --->   Operation 3665 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3666 [1/1] (1.32ns)   --->   "%add_ln712_305 = add i14 %sext_ln712_59, i14 %sext_ln43_53"   --->   Operation 3666 'add' 'add_ln712_305' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i14 %add_ln712_305"   --->   Operation 3667 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_306 = add i16 %sext_ln712_60, i16 %sext_ln712_58"   --->   Operation 3668 'add' 'add_ln712_306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3669 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_307 = add i16 %add_ln712_306, i16 %sext_ln712_57"   --->   Operation 3669 'add' 'add_ln712_307' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i13 %add_ln712_310"   --->   Operation 3670 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_311 = add i14 %sext_ln712_62, i14 16308"   --->   Operation 3671 'add' 'add_ln712_311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i11 %mult_V_320"   --->   Operation 3672 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3673 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_312 = add i14 %sext_ln712_63, i14 %add_ln712_311"   --->   Operation 3673 'add' 'add_ln712_312' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln712_64 = sext i14 %add_ln712_312"   --->   Operation 3674 'sext' 'sext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln712_66 = sext i12 %add_ln712_315"   --->   Operation 3675 'sext' 'sext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3676 [1/1] (1.32ns)   --->   "%add_ln712_316 = add i15 %sext_ln712_66, i15 %sext_ln712_64"   --->   Operation 3676 'add' 'add_ln712_316' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_319 = add i16 %mult_V_34, i16 %mult_V_194"   --->   Operation 3677 'add' 'add_ln712_319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3678 [1/1] (1.30ns)   --->   "%add_ln712_320 = add i16 %mult_V_418, i16 65249"   --->   Operation 3678 'add' 'add_ln712_320' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3679 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_321 = add i16 %add_ln712_320, i16 %add_ln712_319"   --->   Operation 3679 'add' 'add_ln712_321' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_323 = add i16 %sext_ln717_179, i16 %sext_ln717_197"   --->   Operation 3680 'add' 'add_ln712_323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3681 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_324 = add i16 %add_ln712_323, i16 %sext_ln717_154"   --->   Operation 3681 'add' 'add_ln712_324' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_325 = add i16 %add_ln712_324, i16 452"   --->   Operation 3682 'add' 'add_ln712_325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_327 = add i16 %add_ln712_326, i16 %sext_ln717_226"   --->   Operation 3683 'add' 'add_ln712_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3684 [1/1] (1.31ns)   --->   "%add_ln712_328 = add i16 %sext_ln717_287, i16 65507"   --->   Operation 3684 'add' 'add_ln712_328' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3685 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_329 = add i16 %add_ln712_328, i16 %add_ln712_327"   --->   Operation 3685 'add' 'add_ln712_329' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3686 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_330 = add i16 %add_ln712_329, i16 %add_ln712_325"   --->   Operation 3686 'add' 'add_ln712_330' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_332 = add i16 %sext_ln717_308, i16 %sext_ln717_315"   --->   Operation 3687 'add' 'add_ln712_332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3688 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_333 = add i16 %sext_ln717_380, i16 %add_ln712_332"   --->   Operation 3688 'add' 'add_ln712_333' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln712_68 = sext i15 %add_ln712_334"   --->   Operation 3689 'sext' 'sext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln712_69 = sext i15 %add_ln712_335"   --->   Operation 3690 'sext' 'sext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_336 = add i16 %sext_ln712_69, i16 %sext_ln717_213"   --->   Operation 3691 'add' 'add_ln712_336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3692 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_337 = add i16 %add_ln712_336, i16 %sext_ln712_68"   --->   Operation 3692 'add' 'add_ln712_337' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_338 = add i16 %add_ln712_337, i16 %add_ln712_333"   --->   Operation 3693 'add' 'add_ln712_338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3694 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_339 = add i16 %add_ln712_338, i16 956"   --->   Operation 3694 'add' 'add_ln712_339' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3695 [1/1] (1.32ns)   --->   "%add_ln712_341 = add i15 %sext_ln43_233, i15 32602"   --->   Operation 3695 'add' 'add_ln712_341' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln712_70 = sext i15 %add_ln712_341"   --->   Operation 3696 'sext' 'sext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_342 = add i16 %sext_ln712_70, i16 65375"   --->   Operation 3697 'add' 'add_ln712_342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_343 = add i16 %sext_ln717_354, i16 76"   --->   Operation 3698 'add' 'add_ln712_343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3699 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_346 = add i16 %add_ln712_345, i16 %add_ln712_343"   --->   Operation 3699 'add' 'add_ln712_346' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3700 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_347 = add i16 %add_ln712_346, i16 %add_ln712_342"   --->   Operation 3700 'add' 'add_ln712_347' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_348 = add i16 %sext_ln717_399, i16 503"   --->   Operation 3701 'add' 'add_ln712_348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln712_72 = sext i15 %add_ln712_349"   --->   Operation 3702 'sext' 'sext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_350 = add i16 %sext_ln712_72, i16 33"   --->   Operation 3703 'add' 'add_ln712_350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln712_74 = sext i15 %add_ln712_352"   --->   Operation 3704 'sext' 'sext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3705 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_353 = add i16 %sext_ln712_74, i16 %add_ln712_350"   --->   Operation 3705 'add' 'add_ln712_353' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3706 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_354 = add i16 %add_ln712_353, i16 %add_ln712_348"   --->   Operation 3706 'add' 'add_ln712_354' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3707 [1/1] (0.00ns)   --->   "%sext_ln712_75 = sext i15 %add_ln712_356"   --->   Operation 3707 'sext' 'sext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln712_77 = sext i15 %add_ln712_358"   --->   Operation 3708 'sext' 'sext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3709 [1/1] (1.31ns)   --->   "%add_ln712_359 = add i16 %sext_ln712_77, i16 %sext_ln712_75"   --->   Operation 3709 'add' 'add_ln712_359' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln712_79 = sext i15 %add_ln712_361"   --->   Operation 3710 'sext' 'sext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln712_81 = sext i14 %add_ln712_363"   --->   Operation 3711 'sext' 'sext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3712 [1/1] (1.31ns)   --->   "%add_ln712_364 = add i16 %sext_ln712_81, i16 %sext_ln712_79"   --->   Operation 3712 'add' 'add_ln712_364' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_365 = add i16 %add_ln712_364, i16 %add_ln712_359"   --->   Operation 3713 'add' 'add_ln712_365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln712_83 = sext i14 %add_ln712_367"   --->   Operation 3714 'sext' 'sext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_368 = add i15 %sext_ln712_83, i15 32692"   --->   Operation 3715 'add' 'add_ln712_368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln712_87 = sext i13 %add_ln712_372"   --->   Operation 3716 'sext' 'sext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3717 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_373 = add i15 %sext_ln712_87, i15 %add_ln712_368"   --->   Operation 3717 'add' 'add_ln712_373' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln712_88 = sext i15 %add_ln712_373"   --->   Operation 3718 'sext' 'sext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3719 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_374 = add i16 %sext_ln712_88, i16 %add_ln712_365"   --->   Operation 3719 'add' 'add_ln712_374' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_377 = add i16 %mult_V_3, i16 %mult_V_99"   --->   Operation 3720 'add' 'add_ln712_377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_378 = add i16 %mult_V_291, i16 %mult_V_355"   --->   Operation 3721 'add' 'add_ln712_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3722 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_379 = add i16 %add_ln712_378, i16 %mult_V_227"   --->   Operation 3722 'add' 'add_ln712_379' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3723 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_380 = add i16 %add_ln712_379, i16 %add_ln712_377"   --->   Operation 3723 'add' 'add_ln712_380' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3724 [1/1] (1.30ns)   --->   "%add_ln712_381 = add i16 %mult_V_483, i16 65259"   --->   Operation 3724 'add' 'add_ln712_381' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_382 = add i16 %add_ln712_381, i16 %mult_V_387"   --->   Operation 3725 'add' 'add_ln712_382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3726 [1/1] (1.30ns)   --->   "%add_ln712_383 = add i16 %mult_V_2563, i16 65023"   --->   Operation 3726 'add' 'add_ln712_383' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3727 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_384 = add i16 %add_ln712_383, i16 %add_ln712_382"   --->   Operation 3727 'add' 'add_ln712_384' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_388 = add i16 %add_ln712_387, i16 65138"   --->   Operation 3728 'add' 'add_ln712_388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_390 = add i16 %add_ln712_389, i16 %sext_ln717_170"   --->   Operation 3729 'add' 'add_ln712_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3730 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_393 = add i16 %add_ln712_392, i16 %add_ln712_390"   --->   Operation 3730 'add' 'add_ln712_393' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3731 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_394 = add i16 %add_ln712_393, i16 %add_ln712_388"   --->   Operation 3731 'add' 'add_ln712_394' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_396 = add i16 %sext_ln717_410, i16 %sext_ln717_415"   --->   Operation 3732 'add' 'add_ln712_396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln712_89 = sext i15 %add_ln712_397"   --->   Operation 3733 'sext' 'sext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3734 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_398 = add i16 %sext_ln712_89, i16 %add_ln712_396"   --->   Operation 3734 'add' 'add_ln712_398' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_399 = add i16 %add_ln712_398, i16 %sext_ln717_355"   --->   Operation 3735 'add' 'add_ln712_399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3736 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_400 = add i16 %add_ln712_399, i16 65051"   --->   Operation 3736 'add' 'add_ln712_400' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3737 [1/1] (1.32ns)   --->   "%add_ln712_402 = add i15 %sext_ln43_276, i15 30"   --->   Operation 3737 'add' 'add_ln712_402' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln712_90 = sext i15 %add_ln712_402"   --->   Operation 3738 'sext' 'sext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln712_91 = sext i15 %add_ln712_403"   --->   Operation 3739 'sext' 'sext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3740 [1/1] (1.31ns)   --->   "%add_ln712_404 = add i16 %sext_ln712_91, i16 65425"   --->   Operation 3740 'add' 'add_ln712_404' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_405 = add i16 %add_ln712_404, i16 %sext_ln712_90"   --->   Operation 3741 'add' 'add_ln712_405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3742 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_406 = add i16 %add_ln712_405, i16 321"   --->   Operation 3742 'add' 'add_ln712_406' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln712_92 = sext i14 %add_ln712_407"   --->   Operation 3743 'sext' 'sext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3744 [1/1] (1.32ns)   --->   "%add_ln712_408 = add i15 %sext_ln712_92, i15 32679"   --->   Operation 3744 'add' 'add_ln712_408' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln712_93 = sext i15 %add_ln712_408"   --->   Operation 3745 'sext' 'sext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln712_94 = sext i14 %add_ln712_409"   --->   Operation 3746 'sext' 'sext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3747 [1/1] (1.32ns)   --->   "%add_ln712_410 = add i15 %sext_ln712_94, i15 %sext_ln43_88"   --->   Operation 3747 'add' 'add_ln712_410' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln712_95 = sext i15 %add_ln712_410"   --->   Operation 3748 'sext' 'sext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_411 = add i16 %sext_ln712_95, i16 %sext_ln712_93"   --->   Operation 3749 'add' 'add_ln712_411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln712_97 = sext i15 %add_ln712_413"   --->   Operation 3750 'sext' 'sext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln712_98 = sext i14 %add_ln712_414"   --->   Operation 3751 'sext' 'sext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3752 [1/1] (1.32ns)   --->   "%add_ln712_415 = add i15 %sext_ln712_98, i15 62"   --->   Operation 3752 'add' 'add_ln712_415' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln712_99 = sext i15 %add_ln712_415"   --->   Operation 3753 'sext' 'sext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3754 [1/1] (1.31ns)   --->   "%add_ln712_416 = add i16 %sext_ln712_99, i16 %sext_ln712_97"   --->   Operation 3754 'add' 'add_ln712_416' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3755 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_417 = add i16 %add_ln712_416, i16 %add_ln712_411"   --->   Operation 3755 'add' 'add_ln712_417' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln712_100 = sext i14 %add_ln712_419"   --->   Operation 3756 'sext' 'sext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln712_102 = sext i14 %add_ln712_421"   --->   Operation 3757 'sext' 'sext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3758 [1/1] (1.32ns)   --->   "%add_ln712_422 = add i15 %sext_ln712_102, i15 %sext_ln712_100"   --->   Operation 3758 'add' 'add_ln712_422' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln712_103 = sext i15 %add_ln712_422"   --->   Operation 3759 'sext' 'sext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_423 = add i16 %sext_ln712_103, i16 59"   --->   Operation 3760 'add' 'add_ln712_423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3761 [1/1] (1.33ns)   --->   "%add_ln712_424 = add i12 %sext_ln43_335, i12 239"   --->   Operation 3761 'add' 'add_ln712_424' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln712_104 = sext i12 %add_ln712_424"   --->   Operation 3762 'sext' 'sext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3763 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_425 = add i16 %sext_ln712_104, i16 %add_ln712_423"   --->   Operation 3763 'add' 'add_ln712_425' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_428 = add i16 %mult_V_4, i16 %mult_V_355"   --->   Operation 3764 'add' 'add_ln712_428' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_429 = add i16 %mult_V_516, i16 %mult_V_772"   --->   Operation 3765 'add' 'add_ln712_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3766 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_430 = add i16 %add_ln712_429, i16 %mult_V_483"   --->   Operation 3766 'add' 'add_ln712_430' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3767 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_431 = add i16 %add_ln712_430, i16 %add_ln712_428"   --->   Operation 3767 'add' 'add_ln712_431' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3768 [1/1] (1.30ns)   --->   "%add_ln712_432 = add i16 %mult_V_2052, i16 65431"   --->   Operation 3768 'add' 'add_ln712_432' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_434 = add i16 %sext_ln717_186, i16 %sext_ln717_198"   --->   Operation 3769 'add' 'add_ln712_434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3770 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_435 = add i16 %add_ln712_434, i16 %sext_ln717_162"   --->   Operation 3770 'add' 'add_ln712_435' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_436 = add i16 %add_ln712_435, i16 65340"   --->   Operation 3771 'add' 'add_ln712_436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_438 = add i16 %add_ln712_437, i16 %sext_ln717_258"   --->   Operation 3772 'add' 'add_ln712_438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3773 [1/1] (1.31ns)   --->   "%add_ln712_439 = add i16 %sext_ln717_324, i16 355"   --->   Operation 3773 'add' 'add_ln712_439' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3774 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_440 = add i16 %add_ln712_439, i16 %add_ln712_438"   --->   Operation 3774 'add' 'add_ln712_440' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3775 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_441 = add i16 %add_ln712_440, i16 %add_ln712_436"   --->   Operation 3775 'add' 'add_ln712_441' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln712_105 = sext i15 %add_ln712_443"   --->   Operation 3776 'sext' 'sext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_444 = add i16 %sext_ln712_105, i16 %sext_ln717_422"   --->   Operation 3777 'add' 'add_ln712_444' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3778 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_448 = add i16 %add_ln712_447, i16 %add_ln712_444"   --->   Operation 3778 'add' 'add_ln712_448' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_449 = add i16 %add_ln712_448, i16 %sext_ln717_341"   --->   Operation 3779 'add' 'add_ln712_449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3780 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_450 = add i16 %add_ln712_449, i16 351"   --->   Operation 3780 'add' 'add_ln712_450' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3781 [1/1] (1.32ns)   --->   "%add_ln712_452 = add i15 %sext_ln43_307, i15 33"   --->   Operation 3781 'add' 'add_ln712_452' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3782 [1/1] (0.00ns)   --->   "%sext_ln712_108 = sext i15 %add_ln712_452"   --->   Operation 3782 'sext' 'sext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_453 = add i16 %sext_ln712_108, i16 101"   --->   Operation 3783 'add' 'add_ln712_453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln712_109 = sext i15 %add_ln712_454"   --->   Operation 3784 'sext' 'sext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_455 = add i16 %sext_ln712_109, i16 %sext_ln717_400"   --->   Operation 3785 'add' 'add_ln712_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln712_110 = sext i14 %add_ln712_456"   --->   Operation 3786 'sext' 'sext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3787 [1/1] (1.32ns)   --->   "%add_ln712_457 = add i15 %sext_ln712_110, i15 %sext_ln43_42"   --->   Operation 3787 'add' 'add_ln712_457' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln712_111 = sext i15 %add_ln712_457"   --->   Operation 3788 'sext' 'sext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3789 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_458 = add i16 %sext_ln712_111, i16 %add_ln712_455"   --->   Operation 3789 'add' 'add_ln712_458' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3790 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_459 = add i16 %add_ln712_458, i16 %add_ln712_453"   --->   Operation 3790 'add' 'add_ln712_459' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln712_112 = sext i14 %add_ln712_460"   --->   Operation 3791 'sext' 'sext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3792 [1/1] (1.32ns)   --->   "%add_ln712_461 = add i15 %sext_ln712_112, i15 32723"   --->   Operation 3792 'add' 'add_ln712_461' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln712_113 = sext i15 %add_ln712_461"   --->   Operation 3793 'sext' 'sext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln712_114 = sext i14 %add_ln712_462"   --->   Operation 3794 'sext' 'sext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3795 [1/1] (1.32ns)   --->   "%add_ln712_463 = add i15 %sext_ln712_114, i15 15"   --->   Operation 3795 'add' 'add_ln712_463' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln712_115 = sext i15 %add_ln712_463"   --->   Operation 3796 'sext' 'sext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_464 = add i16 %sext_ln712_115, i16 %sext_ln712_113"   --->   Operation 3797 'add' 'add_ln712_464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln712_117 = sext i15 %add_ln712_466"   --->   Operation 3798 'sext' 'sext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln712_119 = sext i15 %add_ln712_468"   --->   Operation 3799 'sext' 'sext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3800 [1/1] (1.31ns)   --->   "%add_ln712_469 = add i16 %sext_ln712_119, i16 %sext_ln712_117"   --->   Operation 3800 'add' 'add_ln712_469' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3801 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_470 = add i16 %add_ln712_469, i16 %add_ln712_464"   --->   Operation 3801 'add' 'add_ln712_470' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln712_121 = sext i14 %add_ln712_473"   --->   Operation 3802 'sext' 'sext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3803 [1/1] (1.32ns)   --->   "%add_ln712_474 = add i15 %sext_ln712_121, i15 78"   --->   Operation 3803 'add' 'add_ln712_474' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln712_123 = sext i13 %add_ln712_476"   --->   Operation 3804 'sext' 'sext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln712_124 = sext i12 %add_ln712_477"   --->   Operation 3805 'sext' 'sext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3806 [1/1] (1.32ns)   --->   "%add_ln712_478 = add i14 %sext_ln712_124, i14 %sext_ln712_123"   --->   Operation 3806 'add' 'add_ln712_478' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln712_125 = sext i14 %add_ln712_478"   --->   Operation 3807 'sext' 'sext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_479 = add i15 %sext_ln712_125, i15 %add_ln712_474"   --->   Operation 3808 'add' 'add_ln712_479' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln712_130 = sext i13 %add_ln712_484"   --->   Operation 3809 'sext' 'sext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3810 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_485 = add i15 %sext_ln712_130, i15 %add_ln712_479"   --->   Operation 3810 'add' 'add_ln712_485' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_488 = add i16 %mult_V_1797, i16 %mult_V_2053"   --->   Operation 3811 'add' 'add_ln712_488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_489 = add i16 %mult_V_2565, i16 %sext_ln712_12"   --->   Operation 3812 'add' 'add_ln712_489' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3813 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_490 = add i16 %add_ln712_489, i16 %mult_V_2181"   --->   Operation 3813 'add' 'add_ln712_490' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3814 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_491 = add i16 %add_ln712_490, i16 %add_ln712_488"   --->   Operation 3814 'add' 'add_ln712_491' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3815 [1/1] (1.31ns)   --->   "%add_ln712_492 = add i16 %sext_ln717_181, i16 %sext_ln717_214"   --->   Operation 3815 'add' 'add_ln712_492' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_493 = add i16 %add_ln712_492, i16 %sext_ln717_163"   --->   Operation 3816 'add' 'add_ln712_493' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_494 = add i16 %sext_ln717_267, i16 65364"   --->   Operation 3817 'add' 'add_ln712_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3818 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_495 = add i16 %add_ln712_494, i16 %sext_ln717_253"   --->   Operation 3818 'add' 'add_ln712_495' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3819 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_496 = add i16 %add_ln712_495, i16 %add_ln712_493"   --->   Operation 3819 'add' 'add_ln712_496' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_500 = add i16 %sext_ln717_423, i16 65492"   --->   Operation 3820 'add' 'add_ln712_500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3821 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_501 = add i16 %add_ln712_500, i16 %sext_ln717_411"   --->   Operation 3821 'add' 'add_ln712_501' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_502 = add i16 %add_ln712_501, i16 %add_ln712_499"   --->   Operation 3822 'add' 'add_ln712_502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3823 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_503 = add i16 %add_ln712_502, i16 434"   --->   Operation 3823 'add' 'add_ln712_503' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_505 = add i16 %sext_ln717_171, i16 65489"   --->   Operation 3824 'add' 'add_ln712_505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3825 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_508 = add i16 %add_ln712_507, i16 %add_ln712_505"   --->   Operation 3825 'add' 'add_ln712_508' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln712_133 = sext i15 %add_ln712_509"   --->   Operation 3826 'sext' 'sext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_510 = add i16 %sext_ln712_133, i16 %sext_ln717_259"   --->   Operation 3827 'add' 'add_ln712_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3828 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_511 = add i16 %add_ln712_510, i16 65484"   --->   Operation 3828 'add' 'add_ln712_511' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_512 = add i16 %add_ln712_511, i16 %add_ln712_508"   --->   Operation 3829 'add' 'add_ln712_512' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln712_134 = sext i15 %add_ln712_513"   --->   Operation 3830 'sext' 'sext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_514 = add i16 %sext_ln717_392, i16 %sext_ln712_134"   --->   Operation 3831 'add' 'add_ln712_514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3832 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_515 = add i16 %add_ln712_514, i16 65354"   --->   Operation 3832 'add' 'add_ln712_515' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3833 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_516 = add i16 %add_ln712_515, i16 %add_ln712_512"   --->   Operation 3833 'add' 'add_ln712_516' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln712_135 = sext i14 %add_ln712_518"   --->   Operation 3834 'sext' 'sext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3835 [1/1] (1.32ns)   --->   "%add_ln712_519 = add i15 %sext_ln712_135, i15 32657"   --->   Operation 3835 'add' 'add_ln712_519' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln712_136 = sext i15 %add_ln712_519"   --->   Operation 3836 'sext' 'sext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_520 = add i16 %sext_ln712_136, i16 54"   --->   Operation 3837 'add' 'add_ln712_520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln712_137 = sext i14 %add_ln712_521"   --->   Operation 3838 'sext' 'sext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3839 [1/1] (1.32ns)   --->   "%add_ln712_522 = add i15 %sext_ln712_137, i15 %sext_ln43_91"   --->   Operation 3839 'add' 'add_ln712_522' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln712_138 = sext i15 %add_ln712_522"   --->   Operation 3840 'sext' 'sext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln712_140 = sext i15 %add_ln712_524"   --->   Operation 3841 'sext' 'sext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3842 [1/1] (1.31ns)   --->   "%add_ln712_525 = add i16 %sext_ln712_140, i16 %sext_ln712_138"   --->   Operation 3842 'add' 'add_ln712_525' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3843 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_526 = add i16 %add_ln712_525, i16 %add_ln712_520"   --->   Operation 3843 'add' 'add_ln712_526' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln712_141 = sext i14 %add_ln712_527"   --->   Operation 3844 'sext' 'sext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3845 [1/1] (1.32ns)   --->   "%add_ln712_528 = add i15 %sext_ln712_141, i15 36"   --->   Operation 3845 'add' 'add_ln712_528' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln712_142 = sext i15 %add_ln712_528"   --->   Operation 3846 'sext' 'sext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_529 = add i16 %sext_ln712_142, i16 65507"   --->   Operation 3847 'add' 'add_ln712_529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln712_143 = sext i14 %add_ln712_530"   --->   Operation 3848 'sext' 'sext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_531 = add i15 %sext_ln712_143, i15 43"   --->   Operation 3849 'add' 'add_ln712_531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln712_145 = sext i14 %add_ln712_533"   --->   Operation 3850 'sext' 'sext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3851 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_534 = add i15 %sext_ln712_145, i15 %add_ln712_531"   --->   Operation 3851 'add' 'add_ln712_534' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln712_146 = sext i15 %add_ln712_534"   --->   Operation 3852 'sext' 'sext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3853 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_535 = add i16 %sext_ln712_146, i16 %add_ln712_529"   --->   Operation 3853 'add' 'add_ln712_535' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln712_147 = sext i13 %add_ln712_537"   --->   Operation 3854 'sext' 'sext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln712_148 = sext i12 %add_ln712_538"   --->   Operation 3855 'sext' 'sext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_539 = add i14 %sext_ln712_148, i14 %sext_ln712_147"   --->   Operation 3856 'add' 'add_ln712_539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3857 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_540 = add i14 %add_ln712_539, i14 16369"   --->   Operation 3857 'add' 'add_ln712_540' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln712_149 = sext i14 %add_ln712_540"   --->   Operation 3858 'sext' 'sext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln712_151 = sext i12 %add_ln712_543"   --->   Operation 3859 'sext' 'sext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3860 [1/1] (1.32ns)   --->   "%add_ln712_544 = add i15 %sext_ln712_151, i15 %sext_ln712_149"   --->   Operation 3860 'add' 'add_ln712_544' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_547 = add i16 %mult_V_102, i16 %mult_V_166"   --->   Operation 3861 'add' 'add_ln712_547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_548 = add i16 %mult_V_486, i16 %mult_V_518"   --->   Operation 3862 'add' 'add_ln712_548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3863 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_549 = add i16 %add_ln712_548, i16 %mult_V_224"   --->   Operation 3863 'add' 'add_ln712_549' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3864 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_550 = add i16 %add_ln712_549, i16 %add_ln712_547"   --->   Operation 3864 'add' 'add_ln712_550' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3865 [1/1] (1.30ns)   --->   "%add_ln712_551 = add i16 %mult_V_646, i16 %mult_V_1542"   --->   Operation 3865 'add' 'add_ln712_551' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_552 = add i16 %mult_V_2054, i16 %add_ln712_551"   --->   Operation 3866 'add' 'add_ln712_552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3867 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_553 = add i16 %add_ln712_552, i16 65524"   --->   Operation 3867 'add' 'add_ln712_553' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_555 = add i16 %mult_V_2694, i16 65414"   --->   Operation 3868 'add' 'add_ln712_555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3869 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_556 = add i16 %add_ln712_555, i16 %mult_V_2566"   --->   Operation 3869 'add' 'add_ln712_556' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3870 [1/1] (1.31ns)   --->   "%add_ln712_557 = add i16 %sext_ln717_133, i16 65164"   --->   Operation 3870 'add' 'add_ln712_557' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_558 = add i16 %add_ln712_557, i16 %add_ln712_556"   --->   Operation 3871 'add' 'add_ln712_558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3872 [1/1] (1.31ns)   --->   "%add_ln712_559 = add i16 %sext_ln717_172, i16 %sext_ln717_215"   --->   Operation 3872 'add' 'add_ln712_559' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_560 = add i16 %add_ln712_559, i16 %sext_ln717_154"   --->   Operation 3873 'add' 'add_ln712_560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3874 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_563 = add i16 %add_ln712_562, i16 %add_ln712_560"   --->   Operation 3874 'add' 'add_ln712_563' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3875 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_564 = add i16 %add_ln712_563, i16 %add_ln712_558"   --->   Operation 3875 'add' 'add_ln712_564' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3876 [1/1] (1.31ns)   --->   "%add_ln712_566 = add i16 %sext_ln717_355, i16 %sext_ln717_260"   --->   Operation 3876 'add' 'add_ln712_566' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3877 [1/1] (1.32ns)   --->   "%add_ln712_567 = add i15 %sext_ln43_12, i15 %sext_ln43_64"   --->   Operation 3877 'add' 'add_ln712_567' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln712_153 = sext i15 %add_ln712_567"   --->   Operation 3878 'sext' 'sext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_568 = add i16 %sext_ln712_153, i16 %sext_ln717_424"   --->   Operation 3879 'add' 'add_ln712_568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3880 [1/1] (1.32ns)   --->   "%add_ln712_569 = add i15 %sext_ln43_220, i15 %sext_ln43_233"   --->   Operation 3880 'add' 'add_ln712_569' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3881 [1/1] (0.00ns)   --->   "%sext_ln712_154 = sext i15 %add_ln712_569"   --->   Operation 3881 'sext' 'sext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3882 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_570 = add i16 %sext_ln712_154, i16 %add_ln712_568"   --->   Operation 3882 'add' 'add_ln712_570' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln712_155 = sext i15 %add_ln712_574"   --->   Operation 3883 'sext' 'sext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3884 [1/1] (1.31ns)   --->   "%add_ln712_575 = add i16 %sext_ln712_155, i16 73"   --->   Operation 3884 'add' 'add_ln712_575' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln712_156 = sext i15 %add_ln712_576"   --->   Operation 3885 'sext' 'sext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3886 [1/1] (1.32ns)   --->   "%add_ln712_577 = add i16 %sext_ln712_156, i16 %sext_ln717_416"   --->   Operation 3886 'add' 'add_ln712_577' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_578 = add i16 %add_ln712_577, i16 %add_ln712_575"   --->   Operation 3887 'add' 'add_ln712_578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3888 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_579 = add i16 %add_ln712_578, i16 65197"   --->   Operation 3888 'add' 'add_ln712_579' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_580 = add i15 %sext_ln43_209, i15 %sext_ln43_136"   --->   Operation 3889 'add' 'add_ln712_580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3890 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_581 = add i15 %add_ln712_580, i15 177"   --->   Operation 3890 'add' 'add_ln712_581' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3891 [1/1] (0.00ns)   --->   "%sext_ln712_157 = sext i15 %add_ln712_581"   --->   Operation 3891 'sext' 'sext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln712_159 = sext i15 %add_ln712_583"   --->   Operation 3892 'sext' 'sext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_584 = add i16 %sext_ln712_159, i16 65409"   --->   Operation 3893 'add' 'add_ln712_584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3894 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_585 = add i16 %add_ln712_584, i16 %sext_ln712_157"   --->   Operation 3894 'add' 'add_ln712_585' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln712_160 = sext i15 %add_ln712_587"   --->   Operation 3895 'sext' 'sext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3896 [1/1] (0.00ns)   --->   "%sext_ln712_162 = sext i15 %add_ln712_589"   --->   Operation 3896 'sext' 'sext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3897 [1/1] (1.31ns)   --->   "%add_ln712_590 = add i16 %sext_ln712_162, i16 %sext_ln712_160"   --->   Operation 3897 'add' 'add_ln712_590' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3898 [1/1] (1.33ns)   --->   "%add_ln712_591 = add i14 %sext_ln43_198, i14 101"   --->   Operation 3898 'add' 'add_ln712_591' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln712_163 = sext i14 %add_ln712_591"   --->   Operation 3899 'sext' 'sext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_592 = add i16 %sext_ln712_163, i16 %add_ln712_590"   --->   Operation 3900 'add' 'add_ln712_592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln712_165 = sext i14 %add_ln712_596"   --->   Operation 3901 'sext' 'sext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3902 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_597 = add i16 %sext_ln712_165, i16 %add_ln712_592"   --->   Operation 3902 'add' 'add_ln712_597' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3903 [1/1] (1.30ns)   --->   "%add_ln712_600 = add i16 %mult_V_487, i16 64770"   --->   Operation 3903 'add' 'add_ln712_600' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_601 = add i16 %sext_ln717_153, i16 65077"   --->   Operation 3904 'add' 'add_ln712_601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_602 = add i16 %sext_ln717_244, i16 %sext_ln717_277"   --->   Operation 3905 'add' 'add_ln712_602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3906 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_603 = add i16 %add_ln712_602, i16 %sext_ln717_188"   --->   Operation 3906 'add' 'add_ln712_603' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3907 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_604 = add i16 %add_ln712_603, i16 %add_ln712_601"   --->   Operation 3907 'add' 'add_ln712_604' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3908 [1/1] (1.31ns)   --->   "%add_ln712_606 = add i16 %sext_ln717_301, i16 92"   --->   Operation 3908 'add' 'add_ln712_606' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_609 = add i16 %add_ln712_608, i16 %add_ln712_606"   --->   Operation 3909 'add' 'add_ln712_609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3910 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_610 = add i16 %add_ln712_609, i16 943"   --->   Operation 3910 'add' 'add_ln712_610' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_612 = add i16 %sext_ln717_401, i16 %sext_ln717_387"   --->   Operation 3911 'add' 'add_ln712_612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3912 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_613 = add i16 %add_ln712_612, i16 64942"   --->   Operation 3912 'add' 'add_ln712_613' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_614 = add i16 %sext_ln717_415, i16 122"   --->   Operation 3913 'add' 'add_ln712_614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3914 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_617 = add i16 %add_ln712_616, i16 %add_ln712_614"   --->   Operation 3914 'add' 'add_ln712_617' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3915 [1/1] (0.00ns)   --->   "%sext_ln712_167 = sext i15 %add_ln712_619"   --->   Operation 3915 'sext' 'sext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3916 [1/1] (1.31ns)   --->   "%add_ln712_620 = add i16 %sext_ln712_167, i16 %sext_ln717_236"   --->   Operation 3916 'add' 'add_ln712_620' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3917 [1/1] (1.32ns)   --->   "%add_ln712_621 = add i15 %sext_ln43_277, i15 142"   --->   Operation 3917 'add' 'add_ln712_621' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln712_168 = sext i15 %add_ln712_621"   --->   Operation 3918 'sext' 'sext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_622 = add i16 %sext_ln712_168, i16 %add_ln712_620"   --->   Operation 3919 'add' 'add_ln712_622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3920 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_623 = add i16 %add_ln712_622, i16 547"   --->   Operation 3920 'add' 'add_ln712_623' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln712_169 = sext i15 %add_ln712_626"   --->   Operation 3921 'sext' 'sext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3922 [1/1] (1.32ns)   --->   "%add_ln712_627 = add i14 %sext_ln43_32, i14 16235"   --->   Operation 3922 'add' 'add_ln712_627' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3923 [1/1] (0.00ns)   --->   "%sext_ln712_170 = sext i14 %add_ln712_627"   --->   Operation 3923 'sext' 'sext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_628 = add i16 %sext_ln712_170, i16 %sext_ln712_169"   --->   Operation 3924 'add' 'add_ln712_628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3925 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_629 = add i16 %add_ln712_628, i16 65381"   --->   Operation 3925 'add' 'add_ln712_629' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3926 [1/1] (1.32ns)   --->   "%add_ln712_630 = add i15 %sext_ln43_205, i15 32754"   --->   Operation 3926 'add' 'add_ln712_630' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln712_171 = sext i15 %add_ln712_630"   --->   Operation 3927 'sext' 'sext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln712_172 = sext i14 %add_ln712_631"   --->   Operation 3928 'sext' 'sext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3929 [1/1] (1.32ns)   --->   "%add_ln712_632 = add i15 %sext_ln712_172, i15 61"   --->   Operation 3929 'add' 'add_ln712_632' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln712_173 = sext i15 %add_ln712_632"   --->   Operation 3930 'sext' 'sext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_633 = add i16 %sext_ln712_173, i16 %sext_ln712_171"   --->   Operation 3931 'add' 'add_ln712_633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln712_175 = sext i15 %add_ln712_635"   --->   Operation 3932 'sext' 'sext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3933 [1/1] (1.31ns)   --->   "%add_ln712_636 = add i16 %sext_ln712_175, i16 173"   --->   Operation 3933 'add' 'add_ln712_636' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3934 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_637 = add i16 %add_ln712_636, i16 %add_ln712_633"   --->   Operation 3934 'add' 'add_ln712_637' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln712_176 = sext i14 %add_ln712_639"   --->   Operation 3935 'sext' 'sext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln712_177 = sext i14 %add_ln712_640"   --->   Operation 3936 'sext' 'sext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3937 [1/1] (1.32ns)   --->   "%add_ln712_641 = add i15 %sext_ln712_177, i15 32751"   --->   Operation 3937 'add' 'add_ln712_641' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln712_178 = sext i15 %add_ln712_641"   --->   Operation 3938 'sext' 'sext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3939 [1/1] (1.31ns)   --->   "%add_ln712_642 = add i16 %sext_ln712_178, i16 %sext_ln712_176"   --->   Operation 3939 'add' 'add_ln712_642' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln712_180 = sext i14 %add_ln712_644"   --->   Operation 3940 'sext' 'sext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3941 [1/1] (0.00ns)   --->   "%sext_ln712_181 = sext i12 %add_ln712_645"   --->   Operation 3941 'sext' 'sext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3942 [1/1] (1.32ns)   --->   "%add_ln712_646 = add i15 %sext_ln712_181, i15 %sext_ln712_180"   --->   Operation 3942 'add' 'add_ln712_646' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln712_182 = sext i15 %add_ln712_646"   --->   Operation 3943 'sext' 'sext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_647 = add i16 %sext_ln712_182, i16 %add_ln712_642"   --->   Operation 3944 'add' 'add_ln712_647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln712_183 = sext i12 %add_ln712_648"   --->   Operation 3945 'sext' 'sext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln712_185 = sext i12 %add_ln712_650"   --->   Operation 3946 'sext' 'sext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_651 = add i13 %sext_ln712_185, i13 %sext_ln712_183"   --->   Operation 3947 'add' 'add_ln712_651' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln712_186 = sext i11 %add_ln712_652"   --->   Operation 3948 'sext' 'sext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3949 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_653 = add i13 %sext_ln712_186, i13 %add_ln712_651"   --->   Operation 3949 'add' 'add_ln712_653' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3950 [1/1] (0.00ns)   --->   "%sext_ln712_187 = sext i13 %add_ln712_653"   --->   Operation 3950 'sext' 'sext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3951 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_654 = add i16 %sext_ln712_187, i16 %add_ln712_647"   --->   Operation 3951 'add' 'add_ln712_654' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_657 = add i16 %mult_V_40, i16 %mult_V_296"   --->   Operation 3952 'add' 'add_ln712_657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3953 [1/1] (1.30ns)   --->   "%add_ln712_658 = add i16 %mult_V_360, i16 374"   --->   Operation 3953 'add' 'add_ln712_658' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3954 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_659 = add i16 %add_ln712_658, i16 %add_ln712_657"   --->   Operation 3954 'add' 'add_ln712_659' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3955 [1/1] (1.31ns)   --->   "%add_ln712_661 = add i16 %sext_ln717_135, i16 %sext_ln717_180"   --->   Operation 3955 'add' 'add_ln712_661' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_662 = add i16 %add_ln712_661, i16 64717"   --->   Operation 3956 'add' 'add_ln712_662' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3957 [1/1] (1.31ns)   --->   "%add_ln712_663 = add i16 %sext_ln717_302, i16 60"   --->   Operation 3957 'add' 'add_ln712_663' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_664 = add i16 %add_ln712_663, i16 %sext_ln717_189"   --->   Operation 3958 'add' 'add_ln712_664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3959 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_666 = add i16 %add_ln712_665, i16 %add_ln712_664"   --->   Operation 3959 'add' 'add_ln712_666' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3960 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_667 = add i16 %add_ln712_666, i16 %add_ln712_662"   --->   Operation 3960 'add' 'add_ln712_667' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln712_188 = sext i15 %add_ln712_669"   --->   Operation 3961 'sext' 'sext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3962 [1/1] (1.31ns)   --->   "%add_ln712_670 = add i16 %sext_ln712_188, i16 %sext_ln717_341"   --->   Operation 3962 'add' 'add_ln712_670' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_671 = add i16 %add_ln712_670, i16 64629"   --->   Operation 3963 'add' 'add_ln712_671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_676 = add i16 %add_ln712_675, i16 %add_ln712_673"   --->   Operation 3964 'add' 'add_ln712_676' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3965 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_679 = add i16 %add_ln712_678, i16 %add_ln712_676"   --->   Operation 3965 'add' 'add_ln712_679' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3966 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_680 = add i16 %add_ln712_679, i16 %add_ln712_671"   --->   Operation 3966 'add' 'add_ln712_680' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3967 [1/1] (1.32ns)   --->   "%add_ln712_682 = add i15 %sext_ln43_278, i15 32682"   --->   Operation 3967 'add' 'add_ln712_682' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3968 [1/1] (0.00ns)   --->   "%sext_ln712_192 = sext i15 %add_ln712_682"   --->   Operation 3968 'sext' 'sext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln712_193 = sext i15 %add_ln712_683"   --->   Operation 3969 'sext' 'sext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_684 = add i16 %sext_ln712_193, i16 %sext_ln712_192"   --->   Operation 3970 'add' 'add_ln712_684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3971 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_685 = add i16 %add_ln712_684, i16 65353"   --->   Operation 3971 'add' 'add_ln712_685' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3972 [1/1] (1.32ns)   --->   "%add_ln712_686 = add i15 %sext_ln43_205, i15 32716"   --->   Operation 3972 'add' 'add_ln712_686' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln712_194 = sext i15 %add_ln712_686"   --->   Operation 3973 'sext' 'sext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln712_196 = sext i15 %add_ln712_688"   --->   Operation 3974 'sext' 'sext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3975 [1/1] (0.00ns)   --->   "%sext_ln712_197 = sext i14 %add_ln712_689"   --->   Operation 3975 'sext' 'sext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3976 [1/1] (1.32ns)   --->   "%add_ln712_690 = add i15 %sext_ln712_197, i15 %sext_ln43_337"   --->   Operation 3976 'add' 'add_ln712_690' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln712_198 = sext i15 %add_ln712_690"   --->   Operation 3977 'sext' 'sext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_691 = add i16 %sext_ln712_198, i16 %sext_ln712_196"   --->   Operation 3978 'add' 'add_ln712_691' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3979 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_692 = add i16 %add_ln712_691, i16 %sext_ln712_194"   --->   Operation 3979 'add' 'add_ln712_692' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln712_200 = sext i15 %add_ln712_695"   --->   Operation 3980 'sext' 'sext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3981 [1/1] (1.31ns)   --->   "%add_ln712_696 = add i16 %sext_ln712_200, i16 81"   --->   Operation 3981 'add' 'add_ln712_696' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln712_202 = sext i14 %add_ln712_698"   --->   Operation 3982 'sext' 'sext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3983 [1/1] (1.32ns)   --->   "%add_ln712_699 = add i15 %sext_ln712_202, i15 79"   --->   Operation 3983 'add' 'add_ln712_699' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln712_203 = sext i15 %add_ln712_699"   --->   Operation 3984 'sext' 'sext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_700 = add i16 %sext_ln712_203, i16 %add_ln712_696"   --->   Operation 3985 'add' 'add_ln712_700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3986 [1/1] (0.00ns)   --->   "%sext_ln712_204 = sext i13 %add_ln712_702"   --->   Operation 3986 'sext' 'sext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln712_205 = sext i12 %add_ln712_703"   --->   Operation 3987 'sext' 'sext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_704 = add i14 %sext_ln712_205, i14 %sext_ln712_204"   --->   Operation 3988 'add' 'add_ln712_704' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln712_208 = sext i13 %add_ln712_708"   --->   Operation 3989 'sext' 'sext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3990 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_709 = add i14 %sext_ln712_208, i14 %add_ln712_704"   --->   Operation 3990 'add' 'add_ln712_709' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln712_209 = sext i14 %add_ln712_709"   --->   Operation 3991 'sext' 'sext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3992 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_710 = add i16 %sext_ln712_209, i16 %add_ln712_700"   --->   Operation 3992 'add' 'add_ln712_710' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_713 = add i16 %mult_V_73, i16 %mult_V_137"   --->   Operation 3993 'add' 'add_ln712_713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_714 = add i16 %mult_V_425, i16 %mult_V_489"   --->   Operation 3994 'add' 'add_ln712_714' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3995 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_715 = add i16 %add_ln712_714, i16 %mult_V_201"   --->   Operation 3995 'add' 'add_ln712_715' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3996 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_716 = add i16 %add_ln712_715, i16 %add_ln712_713"   --->   Operation 3996 'add' 'add_ln712_716' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3997 [1/1] (1.31ns)   --->   "%add_ln712_717 = add i16 %sext_ln717_164, i16 %sext_ln717_181"   --->   Operation 3997 'add' 'add_ln712_717' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_718 = add i16 %add_ln712_717, i16 %sext_ln717_145"   --->   Operation 3998 'add' 'add_ln712_718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3999 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_719 = add i16 %add_ln712_718, i16 201"   --->   Operation 3999 'add' 'add_ln712_719' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_721 = add i16 %sext_ln717_237, i16 %sext_ln717_243"   --->   Operation 4000 'add' 'add_ln712_721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4001 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_722 = add i16 %add_ln712_721, i16 %sext_ln717_216"   --->   Operation 4001 'add' 'add_ln712_722' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4002 [1/1] (1.31ns)   --->   "%add_ln712_723 = add i16 %sext_ln717_289, i16 289"   --->   Operation 4002 'add' 'add_ln712_723' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_724 = add i16 %add_ln712_723, i16 %add_ln712_722"   --->   Operation 4003 'add' 'add_ln712_724' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_725 = add i16 %sext_ln717_319, i16 %sext_ln717_303"   --->   Operation 4004 'add' 'add_ln712_725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4005 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_726 = add i16 %add_ln712_725, i16 65088"   --->   Operation 4005 'add' 'add_ln712_726' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4006 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_727 = add i16 %add_ln712_726, i16 %add_ln712_724"   --->   Operation 4006 'add' 'add_ln712_727' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4007 [1/1] (1.31ns)   --->   "%add_ln712_729 = add i16 %sext_ln717_402, i16 %sext_ln717_350"   --->   Operation 4007 'add' 'add_ln712_729' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4008 [1/1] (1.31ns)   --->   "%add_ln712_731 = add i16 %sext_ln717_417, i16 %sext_ln717_412"   --->   Operation 4008 'add' 'add_ln712_731' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_732 = add i16 %add_ln712_731, i16 65195"   --->   Operation 4009 'add' 'add_ln712_732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln712_210 = sext i15 %add_ln712_733"   --->   Operation 4010 'sext' 'sext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_734 = add i16 %sext_ln712_210, i16 65453"   --->   Operation 4011 'add' 'add_ln712_734' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln712_211 = sext i15 %add_ln712_735"   --->   Operation 4012 'sext' 'sext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4013 [1/1] (1.31ns)   --->   "%add_ln712_736 = add i16 %sext_ln712_211, i16 %sext_ln717_227"   --->   Operation 4013 'add' 'add_ln712_736' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4014 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_737 = add i16 %add_ln712_736, i16 %add_ln712_734"   --->   Operation 4014 'add' 'add_ln712_737' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4015 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_738 = add i16 %add_ln712_737, i16 %add_ln712_732"   --->   Operation 4015 'add' 'add_ln712_738' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4016 [1/1] (1.32ns)   --->   "%add_ln712_741 = add i15 %sext_ln43_236, i15 32657"   --->   Operation 4016 'add' 'add_ln712_741' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4017 [1/1] (0.00ns)   --->   "%sext_ln712_212 = sext i15 %add_ln712_741"   --->   Operation 4017 'sext' 'sext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_742 = add i16 %sext_ln712_212, i16 247"   --->   Operation 4018 'add' 'add_ln712_742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_743 = add i16 %sext_ln717_356, i16 65492"   --->   Operation 4019 'add' 'add_ln712_743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln712_213 = sext i15 %add_ln712_744"   --->   Operation 4020 'sext' 'sext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4021 [1/1] (1.31ns)   --->   "%add_ln712_745 = add i16 %sext_ln712_213, i16 %sext_ln717_362"   --->   Operation 4021 'add' 'add_ln712_745' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4022 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_746 = add i16 %add_ln712_745, i16 %add_ln712_743"   --->   Operation 4022 'add' 'add_ln712_746' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4023 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_747 = add i16 %add_ln712_746, i16 %add_ln712_742"   --->   Operation 4023 'add' 'add_ln712_747' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_748 = add i16 %sext_ln717_381, i16 65326"   --->   Operation 4024 'add' 'add_ln712_748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4025 [1/1] (1.32ns)   --->   "%add_ln712_749 = add i15 %sext_ln43_5, i15 32631"   --->   Operation 4025 'add' 'add_ln712_749' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln712_214 = sext i15 %add_ln712_749"   --->   Operation 4026 'sext' 'sext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4027 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_750 = add i16 %sext_ln712_214, i16 %add_ln712_748"   --->   Operation 4027 'add' 'add_ln712_750' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln712_215 = sext i15 %add_ln712_752"   --->   Operation 4028 'sext' 'sext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln712_217 = sext i15 %add_ln712_754"   --->   Operation 4029 'sext' 'sext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4030 [1/1] (1.31ns)   --->   "%add_ln712_755 = add i16 %sext_ln712_217, i16 %sext_ln712_215"   --->   Operation 4030 'add' 'add_ln712_755' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln712_219 = sext i14 %add_ln712_757"   --->   Operation 4031 'sext' 'sext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4032 [1/1] (1.32ns)   --->   "%add_ln712_758 = add i15 %sext_ln712_219, i15 28"   --->   Operation 4032 'add' 'add_ln712_758' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln712_220 = sext i15 %add_ln712_758"   --->   Operation 4033 'sext' 'sext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_759 = add i16 %sext_ln712_220, i16 %add_ln712_755"   --->   Operation 4034 'add' 'add_ln712_759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln712_222 = sext i13 %add_ln712_762"   --->   Operation 4035 'sext' 'sext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4036 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_763 = add i16 %sext_ln712_222, i16 %add_ln712_759"   --->   Operation 4036 'add' 'add_ln712_763' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_766 = add i16 %mult_V_106, i16 %mult_V_138"   --->   Operation 4037 'add' 'add_ln712_766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_767 = add i16 %mult_V_362, i16 %mult_V_490"   --->   Operation 4038 'add' 'add_ln712_767' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4039 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_768 = add i16 %add_ln712_767, i16 %mult_V_234"   --->   Operation 4039 'add' 'add_ln712_768' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4040 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_769 = add i16 %add_ln712_768, i16 %add_ln712_766"   --->   Operation 4040 'add' 'add_ln712_769' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4041 [1/1] (1.30ns)   --->   "%add_ln712_770 = add i16 %mult_V_2698, i16 65091"   --->   Operation 4041 'add' 'add_ln712_770' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_772 = add i16 %sext_ln717_262, i16 65475"   --->   Operation 4042 'add' 'add_ln712_772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4043 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_773 = add i16 %add_ln712_772, i16 %sext_ln717_207"   --->   Operation 4043 'add' 'add_ln712_773' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_774 = add i16 %sext_ln717_309, i16 %sext_ln717_327"   --->   Operation 4044 'add' 'add_ln712_774' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4045 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_775 = add i16 %add_ln712_774, i16 %sext_ln717_290"   --->   Operation 4045 'add' 'add_ln712_775' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_776 = add i16 %add_ln712_775, i16 %add_ln712_773"   --->   Operation 4046 'add' 'add_ln712_776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4047 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_777 = add i16 %add_ln712_776, i16 64872"   --->   Operation 4047 'add' 'add_ln712_777' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4048 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_779 = add i16 %sext_ln717_351, i16 171"   --->   Operation 4048 'add' 'add_ln712_779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_780 = add i16 %sext_ln717_391, i16 402"   --->   Operation 4049 'add' 'add_ln712_780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4050 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_781 = add i16 %add_ln712_780, i16 %sext_ln717_382"   --->   Operation 4050 'add' 'add_ln712_781' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4051 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_782 = add i16 %add_ln712_781, i16 %add_ln712_779"   --->   Operation 4051 'add' 'add_ln712_782' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_783 = add i16 %sext_ln717_403, i16 79"   --->   Operation 4052 'add' 'add_ln712_783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_784 = add i16 %sext_ln717_425, i16 65495"   --->   Operation 4053 'add' 'add_ln712_784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4054 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_785 = add i16 %add_ln712_784, i16 %sext_ln717_417"   --->   Operation 4054 'add' 'add_ln712_785' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4055 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_786 = add i16 %add_ln712_785, i16 %add_ln712_783"   --->   Operation 4055 'add' 'add_ln712_786' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln712_223 = sext i15 %add_ln712_788"   --->   Operation 4056 'sext' 'sext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4057 [1/1] (1.31ns)   --->   "%add_ln712_789 = add i16 %sext_ln712_223, i16 %sext_ln717_146"   --->   Operation 4057 'add' 'add_ln712_789' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_792 = add i16 %add_ln712_791, i16 %add_ln712_789"   --->   Operation 4058 'add' 'add_ln712_792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4059 [1/1] (0.00ns)   --->   "%sext_ln712_225 = sext i15 %add_ln712_793"   --->   Operation 4059 'sext' 'sext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4060 [1/1] (1.31ns)   --->   "%add_ln712_794 = add i16 %sext_ln712_225, i16 126"   --->   Operation 4060 'add' 'add_ln712_794' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4061 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_795 = add i16 %add_ln712_794, i16 %add_ln712_792"   --->   Operation 4061 'add' 'add_ln712_795' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4062 [1/1] (0.00ns)   --->   "%sext_ln712_228 = sext i15 %add_ln712_801"   --->   Operation 4062 'sext' 'sext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_802 = add i16 %sext_ln712_228, i16 %add_ln712_799"   --->   Operation 4063 'add' 'add_ln712_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln712_229 = sext i14 %add_ln712_803"   --->   Operation 4064 'sext' 'sext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4065 [1/1] (1.32ns)   --->   "%add_ln712_804 = add i15 %sext_ln712_229, i15 32758"   --->   Operation 4065 'add' 'add_ln712_804' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln712_230 = sext i15 %add_ln712_804"   --->   Operation 4066 'sext' 'sext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln712_232 = sext i15 %add_ln712_806"   --->   Operation 4067 'sext' 'sext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4068 [1/1] (1.31ns)   --->   "%add_ln712_807 = add i16 %sext_ln712_232, i16 %sext_ln712_230"   --->   Operation 4068 'add' 'add_ln712_807' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4069 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_808 = add i16 %add_ln712_807, i16 %add_ln712_802"   --->   Operation 4069 'add' 'add_ln712_808' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln712_234 = sext i15 %add_ln712_811"   --->   Operation 4070 'sext' 'sext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4071 [1/1] (1.31ns)   --->   "%add_ln712_812 = add i16 %sext_ln712_234, i16 65513"   --->   Operation 4071 'add' 'add_ln712_812' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4072 [1/1] (1.33ns)   --->   "%add_ln712_813 = add i13 %sext_ln43_65, i13 8180"   --->   Operation 4072 'add' 'add_ln712_813' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln712_235 = sext i13 %add_ln712_813"   --->   Operation 4073 'sext' 'sext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_814 = add i16 %sext_ln712_235, i16 %add_ln712_812"   --->   Operation 4074 'add' 'add_ln712_814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4075 [1/1] (1.33ns)   --->   "%add_ln712_815 = add i12 %sext_ln43_106, i12 32"   --->   Operation 4075 'add' 'add_ln712_815' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln712_236 = sext i12 %add_ln712_815"   --->   Operation 4076 'sext' 'sext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4077 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_816 = add i16 %sext_ln712_236, i16 %add_ln712_814"   --->   Operation 4077 'add' 'add_ln712_816' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_819 = add i16 %mult_V_75, i16 %mult_V_107"   --->   Operation 4078 'add' 'add_ln712_819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_820 = add i16 %mult_V_459, i16 %mult_V_523"   --->   Operation 4079 'add' 'add_ln712_820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4080 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_821 = add i16 %add_ln712_820, i16 %mult_V_171"   --->   Operation 4080 'add' 'add_ln712_821' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4081 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_822 = add i16 %add_ln712_821, i16 %add_ln712_819"   --->   Operation 4081 'add' 'add_ln712_822' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4082 [1/1] (1.30ns)   --->   "%add_ln712_823 = add i16 %mult_V_1547, i16 210"   --->   Operation 4082 'add' 'add_ln712_823' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_824 = add i16 %add_ln712_823, i16 %mult_V_1035"   --->   Operation 4083 'add' 'add_ln712_824' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4084 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_825 = add i16 %add_ln712_824, i16 65067"   --->   Operation 4084 'add' 'add_ln712_825' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_829 = add i16 %sext_ln717_251, i16 %sext_ln717_269"   --->   Operation 4085 'add' 'add_ln712_829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4086 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_830 = add i16 %add_ln712_829, i16 %sext_ln717_217"   --->   Operation 4086 'add' 'add_ln712_830' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_831 = add i16 %add_ln712_830, i16 %add_ln712_828"   --->   Operation 4087 'add' 'add_ln712_831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4088 [1/1] (1.31ns)   --->   "%add_ln712_832 = add i16 %sext_ln717_291, i16 1"   --->   Operation 4088 'add' 'add_ln712_832' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4089 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_833 = add i16 %add_ln712_832, i16 %add_ln712_831"   --->   Operation 4089 'add' 'add_ln712_833' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4090 [1/1] (1.31ns)   --->   "%add_ln712_835 = add i16 %sext_ln717_208, i16 %sext_ln717_372"   --->   Operation 4090 'add' 'add_ln712_835' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln712_237 = sext i15 %add_ln712_836"   --->   Operation 4091 'sext' 'sext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4092 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_837 = add i16 %sext_ln712_237, i16 %sext_ln717_246"   --->   Operation 4092 'add' 'add_ln712_837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4093 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_838 = add i16 %sext_ln717_381, i16 %add_ln712_837"   --->   Operation 4093 'add' 'add_ln712_838' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_839 = add i16 %add_ln712_838, i16 %add_ln712_835"   --->   Operation 4094 'add' 'add_ln712_839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4095 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_840 = add i16 %add_ln712_839, i16 1398"   --->   Operation 4095 'add' 'add_ln712_840' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4096 [1/1] (1.32ns)   --->   "%add_ln712_844 = add i15 %sext_ln43_48, i15 61"   --->   Operation 4096 'add' 'add_ln712_844' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln712_239 = sext i15 %add_ln712_844"   --->   Operation 4097 'sext' 'sext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_845 = add i16 %sext_ln712_239, i16 %add_ln712_843"   --->   Operation 4098 'add' 'add_ln712_845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4099 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_846 = add i16 %add_ln712_845, i16 329"   --->   Operation 4099 'add' 'add_ln712_846' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln712_240 = sext i14 %add_ln712_847"   --->   Operation 4100 'sext' 'sext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4101 [1/1] (1.32ns)   --->   "%add_ln712_848 = add i15 %sext_ln712_240, i15 49"   --->   Operation 4101 'add' 'add_ln712_848' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln712_241 = sext i15 %add_ln712_848"   --->   Operation 4102 'sext' 'sext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4103 [1/1] (1.32ns)   --->   "%add_ln712_849 = add i15 %sext_ln43_263, i15 83"   --->   Operation 4103 'add' 'add_ln712_849' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln712_242 = sext i15 %add_ln712_849"   --->   Operation 4104 'sext' 'sext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_850 = add i16 %sext_ln712_242, i16 %sext_ln712_241"   --->   Operation 4105 'add' 'add_ln712_850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln712_243 = sext i14 %add_ln712_851"   --->   Operation 4106 'sext' 'sext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4107 [1/1] (1.32ns)   --->   "%add_ln712_852 = add i15 %sext_ln712_243, i15 %sext_ln43_313"   --->   Operation 4107 'add' 'add_ln712_852' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4108 [1/1] (0.00ns)   --->   "%sext_ln712_244 = sext i15 %add_ln712_852"   --->   Operation 4108 'sext' 'sext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln712_246 = sext i15 %add_ln712_854"   --->   Operation 4109 'sext' 'sext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4110 [1/1] (1.31ns)   --->   "%add_ln712_855 = add i16 %sext_ln712_246, i16 %sext_ln712_244"   --->   Operation 4110 'add' 'add_ln712_855' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4111 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_856 = add i16 %add_ln712_855, i16 %add_ln712_850"   --->   Operation 4111 'add' 'add_ln712_856' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln712_250 = sext i14 %add_ln712_862"   --->   Operation 4112 'sext' 'sext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4113 [1/1] (1.32ns)   --->   "%add_ln712_863 = add i15 %sext_ln712_250, i15 32716"   --->   Operation 4113 'add' 'add_ln712_863' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln712_251 = sext i15 %add_ln712_863"   --->   Operation 4114 'sext' 'sext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_864 = add i16 %sext_ln712_251, i16 %add_ln712_860"   --->   Operation 4115 'add' 'add_ln712_864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln712_252 = sext i13 %add_ln712_865"   --->   Operation 4116 'sext' 'sext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_866 = add i14 %sext_ln712_252, i14 55"   --->   Operation 4117 'add' 'add_ln712_866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln712_256 = sext i13 %add_ln712_870"   --->   Operation 4118 'sext' 'sext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4119 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_871 = add i14 %sext_ln712_256, i14 %add_ln712_866"   --->   Operation 4119 'add' 'add_ln712_871' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln712_257 = sext i14 %add_ln712_871"   --->   Operation 4120 'sext' 'sext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4121 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_872 = add i16 %sext_ln712_257, i16 %add_ln712_864"   --->   Operation 4121 'add' 'add_ln712_872' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_875 = add i16 %mult_V_34, i16 %mult_V_172"   --->   Operation 4122 'add' 'add_ln712_875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4123 [1/1] (1.30ns)   --->   "%add_ln712_876 = add i16 %mult_V_428, i16 65237"   --->   Operation 4123 'add' 'add_ln712_876' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4124 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_877 = add i16 %add_ln712_876, i16 %add_ln712_875"   --->   Operation 4124 'add' 'add_ln712_877' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_878 = add i16 %mult_V_1548, i16 %mult_V_1164"   --->   Operation 4125 'add' 'add_ln712_878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4126 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_879 = add i16 %add_ln712_878, i16 64554"   --->   Operation 4126 'add' 'add_ln712_879' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4127 [1/1] (1.31ns)   --->   "%add_ln712_881 = add i16 %sext_ln717_270, i16 65475"   --->   Operation 4127 'add' 'add_ln712_881' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_882 = add i16 %add_ln712_881, i16 %sext_ln717_136"   --->   Operation 4128 'add' 'add_ln712_882' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4129 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_883 = add i16 %add_ln712_882, i16 1790"   --->   Operation 4129 'add' 'add_ln712_883' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_885 = add i16 %sext_ln717_404, i16 %sext_ln717_373"   --->   Operation 4130 'add' 'add_ln712_885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4131 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_886 = add i16 %add_ln712_885, i16 %sext_ln717_330"   --->   Operation 4131 'add' 'add_ln712_886' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln712_258 = sext i15 %add_ln712_887"   --->   Operation 4132 'sext' 'sext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_888 = add i16 %sext_ln712_258, i16 %sext_ln717_152"   --->   Operation 4133 'add' 'add_ln712_888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4134 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_891 = add i16 %add_ln712_890, i16 %add_ln712_888"   --->   Operation 4134 'add' 'add_ln712_891' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_892 = add i16 %add_ln712_891, i16 %add_ln712_886"   --->   Operation 4135 'add' 'add_ln712_892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4136 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_893 = add i16 %add_ln712_892, i16 435"   --->   Operation 4136 'add' 'add_ln712_893' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4137 [1/1] (0.00ns)   --->   "%sext_ln712_261 = sext i15 %add_ln712_897"   --->   Operation 4137 'sext' 'sext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4138 [1/1] (1.31ns)   --->   "%add_ln712_898 = add i16 %sext_ln712_261, i16 %sext_ln717_418"   --->   Operation 4138 'add' 'add_ln712_898' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_899 = add i16 %add_ln712_898, i16 %add_ln712_896"   --->   Operation 4139 'add' 'add_ln712_899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4140 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_900 = add i16 %add_ln712_899, i16 448"   --->   Operation 4140 'add' 'add_ln712_900' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln712_262 = sext i14 %add_ln712_901"   --->   Operation 4141 'sext' 'sext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4142 [1/1] (1.32ns)   --->   "%add_ln712_902 = add i15 %sext_ln712_262, i15 %sext_ln43_33"   --->   Operation 4142 'add' 'add_ln712_902' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln712_263 = sext i15 %add_ln712_902"   --->   Operation 4143 'sext' 'sext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4144 [1/1] (1.32ns)   --->   "%add_ln712_903 = add i15 %sext_ln43_136, i15 32661"   --->   Operation 4144 'add' 'add_ln712_903' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln712_264 = sext i15 %add_ln712_903"   --->   Operation 4145 'sext' 'sext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_904 = add i16 %sext_ln712_264, i16 %sext_ln712_263"   --->   Operation 4146 'add' 'add_ln712_904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln712_266 = sext i15 %add_ln712_906"   --->   Operation 4147 'sext' 'sext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4148 [1/1] (1.31ns)   --->   "%add_ln712_907 = add i16 %sext_ln712_266, i16 15"   --->   Operation 4148 'add' 'add_ln712_907' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4149 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_908 = add i16 %add_ln712_907, i16 %add_ln712_904"   --->   Operation 4149 'add' 'add_ln712_908' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln712_267 = sext i14 %add_ln712_910"   --->   Operation 4150 'sext' 'sext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln712_269 = sext i15 %add_ln712_912"   --->   Operation 4151 'sext' 'sext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4152 [1/1] (1.31ns)   --->   "%add_ln712_913 = add i16 %sext_ln712_269, i16 %sext_ln712_267"   --->   Operation 4152 'add' 'add_ln712_913' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_914 = add i15 %sext_ln43_370, i15 36"   --->   Operation 4153 'add' 'add_ln712_914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln712_271 = sext i14 %add_ln712_916"   --->   Operation 4154 'sext' 'sext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4155 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_917 = add i15 %sext_ln712_271, i15 %add_ln712_914"   --->   Operation 4155 'add' 'add_ln712_917' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln712_272 = sext i15 %add_ln712_917"   --->   Operation 4156 'sext' 'sext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_918 = add i16 %sext_ln712_272, i16 %add_ln712_913"   --->   Operation 4157 'add' 'add_ln712_918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln712_274 = sext i12 %add_ln712_921"   --->   Operation 4158 'sext' 'sext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_922 = add i14 %sext_ln712_274, i14 %add_ln712_920"   --->   Operation 4159 'add' 'add_ln712_922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln712_275 = sext i12 %add_ln712_924"   --->   Operation 4160 'sext' 'sext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4161 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_925 = add i14 %sext_ln712_275, i14 %add_ln712_922"   --->   Operation 4161 'add' 'add_ln712_925' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln712_276 = sext i14 %add_ln712_925"   --->   Operation 4162 'sext' 'sext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4163 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_926 = add i16 %sext_ln712_276, i16 %add_ln712_918"   --->   Operation 4163 'add' 'add_ln712_926' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_929 = add i16 %mult_V_106, i16 %mult_V_493"   --->   Operation 4164 'add' 'add_ln712_929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_930 = add i16 %mult_V_1421, i16 448"   --->   Operation 4165 'add' 'add_ln712_930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4166 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_931 = add i16 %add_ln712_930, i16 %mult_V_1037"   --->   Operation 4166 'add' 'add_ln712_931' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4167 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_932 = add i16 %add_ln712_931, i16 %add_ln712_929"   --->   Operation 4167 'add' 'add_ln712_932' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_933 = add i16 %mult_V_2573, i16 %mult_V_2061"   --->   Operation 4168 'add' 'add_ln712_933' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4169 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_934 = add i16 %add_ln712_933, i16 1156"   --->   Operation 4169 'add' 'add_ln712_934' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_938 = add i16 %sext_ln717_263, i16 %sext_ln717_278"   --->   Operation 4170 'add' 'add_ln712_938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4171 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_939 = add i16 %add_ln712_938, i16 %sext_ln717_201"   --->   Operation 4171 'add' 'add_ln712_939' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_940 = add i16 %add_ln712_939, i16 %add_ln712_937"   --->   Operation 4172 'add' 'add_ln712_940' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4173 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_941 = add i16 %add_ln712_940, i16 683"   --->   Operation 4173 'add' 'add_ln712_941' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_943 = add i16 %sext_ln717_419, i16 %sext_ln717_147"   --->   Operation 4174 'add' 'add_ln712_943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4175 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_944 = add i16 %add_ln712_943, i16 %sext_ln717_347"   --->   Operation 4175 'add' 'add_ln712_944' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_945 = add i16 %add_ln712_944, i16 767"   --->   Operation 4176 'add' 'add_ln712_945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_949 = add i16 %add_ln712_948, i16 %add_ln712_947"   --->   Operation 4177 'add' 'add_ln712_949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4178 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_952 = add i16 %add_ln712_951, i16 %add_ln712_949"   --->   Operation 4178 'add' 'add_ln712_952' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4179 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_953 = add i16 %add_ln712_952, i16 %add_ln712_945"   --->   Operation 4179 'add' 'add_ln712_953' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln712_278 = sext i15 %add_ln712_955"   --->   Operation 4180 'sext' 'sext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4181 [1/1] (0.00ns)   --->   "%sext_ln712_279 = sext i15 %add_ln712_956"   --->   Operation 4181 'sext' 'sext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_957 = add i16 %sext_ln712_279, i16 65349"   --->   Operation 4182 'add' 'add_ln712_957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4183 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_958 = add i16 %add_ln712_957, i16 %sext_ln712_278"   --->   Operation 4183 'add' 'add_ln712_958' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4184 [1/1] (0.00ns)   --->   "%sext_ln712_280 = sext i14 %add_ln712_959"   --->   Operation 4184 'sext' 'sext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4185 [1/1] (1.32ns)   --->   "%add_ln712_960 = add i15 %sext_ln712_280, i15 %sext_ln43_57"   --->   Operation 4185 'add' 'add_ln712_960' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln712_281 = sext i15 %add_ln712_960"   --->   Operation 4186 'sext' 'sext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4187 [1/1] (1.31ns)   --->   "%add_ln712_961 = add i16 %sext_ln712_281, i16 65516"   --->   Operation 4187 'add' 'add_ln712_961' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_962 = add i16 %add_ln712_961, i16 %add_ln712_958"   --->   Operation 4188 'add' 'add_ln712_962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln712_282 = sext i14 %add_ln712_963"   --->   Operation 4189 'sext' 'sext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4190 [1/1] (1.32ns)   --->   "%add_ln712_964 = add i15 %sext_ln712_282, i15 %sext_ln43_143"   --->   Operation 4190 'add' 'add_ln712_964' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln712_283 = sext i15 %add_ln712_964"   --->   Operation 4191 'sext' 'sext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln712_285 = sext i15 %add_ln712_966"   --->   Operation 4192 'sext' 'sext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_967 = add i16 %sext_ln712_285, i16 %sext_ln712_283"   --->   Operation 4193 'add' 'add_ln712_967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4194 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_968 = add i16 %add_ln712_967, i16 65497"   --->   Operation 4194 'add' 'add_ln712_968' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4195 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_969 = add i16 %add_ln712_968, i16 %add_ln712_962"   --->   Operation 4195 'add' 'add_ln712_969' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln712_287 = sext i13 %add_ln712_972"   --->   Operation 4196 'sext' 'sext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4197 [1/1] (1.32ns)   --->   "%add_ln712_973 = add i16 %sext_ln712_287, i16 65482"   --->   Operation 4197 'add' 'add_ln712_973' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4198 [1/1] (1.33ns)   --->   "%add_ln712_974 = add i12 %sext_ln43_239, i12 3"   --->   Operation 4198 'add' 'add_ln712_974' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4199 [1/1] (0.00ns)   --->   "%sext_ln712_288 = sext i12 %add_ln712_974"   --->   Operation 4199 'sext' 'sext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln712_290 = sext i12 %add_ln712_977"   --->   Operation 4200 'sext' 'sext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4201 [1/1] (1.33ns)   --->   "%add_ln712_978 = add i13 %sext_ln712_290, i13 %sext_ln712_288"   --->   Operation 4201 'add' 'add_ln712_978' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_982 = add i16 %mult_V_46, i16 %mult_V_174"   --->   Operation 4202 'add' 'add_ln712_982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_983 = add i16 %mult_V_494, i16 65414"   --->   Operation 4203 'add' 'add_ln712_983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4204 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_984 = add i16 %add_ln712_983, i16 %mult_V_430"   --->   Operation 4204 'add' 'add_ln712_984' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4205 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_985 = add i16 %add_ln712_984, i16 %add_ln712_982"   --->   Operation 4205 'add' 'add_ln712_985' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4206 [1/1] (1.31ns)   --->   "%add_ln712_986 = add i16 %sext_ln717_165, i16 %sext_ln717_202"   --->   Operation 4206 'add' 'add_ln712_986' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_987 = add i16 %add_ln712_986, i16 137"   --->   Operation 4207 'add' 'add_ln712_987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4208 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_990 = add i16 %add_ln712_989, i16 %add_ln712_987"   --->   Operation 4208 'add' 'add_ln712_990' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4209 [1/1] (1.31ns)   --->   "%add_ln712_993 = add i16 %sext_ln717_328, i16 135"   --->   Operation 4209 'add' 'add_ln712_993' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_994 = add i16 %add_ln712_993, i16 %sext_ln717_321"   --->   Operation 4210 'add' 'add_ln712_994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4211 [1/1] (1.31ns)   --->   "%add_ln712_995 = add i16 %sext_ln717_374, i16 %sext_ln717_368"   --->   Operation 4211 'add' 'add_ln712_995' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4212 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_996 = add i16 %add_ln712_995, i16 %add_ln712_994"   --->   Operation 4212 'add' 'add_ln712_996' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4213 [1/1] (1.31ns)   --->   "%add_ln712_998 = add i16 %sext_ln717_427, i16 %sext_ln717_404"   --->   Operation 4213 'add' 'add_ln712_998' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_999 = add i16 %add_ln712_998, i16 756"   --->   Operation 4214 'add' 'add_ln712_999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln712_292 = sext i15 %add_ln712_1000"   --->   Operation 4215 'sext' 'sext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1001 = add i16 %sext_ln712_292, i16 65480"   --->   Operation 4216 'add' 'add_ln712_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4217 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1004 = add i16 %add_ln712_1003, i16 %add_ln712_1001"   --->   Operation 4217 'add' 'add_ln712_1004' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4218 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1005 = add i16 %add_ln712_1004, i16 %add_ln712_999"   --->   Operation 4218 'add' 'add_ln712_1005' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1010 = add i16 %add_ln712_1009, i16 65488"   --->   Operation 4219 'add' 'add_ln712_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln712_295 = sext i15 %add_ln712_1011"   --->   Operation 4220 'sext' 'sext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1012 = add i16 %sext_ln712_295, i16 %sext_ln717_357"   --->   Operation 4221 'add' 'add_ln712_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4222 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1015 = add i16 %add_ln712_1014, i16 %add_ln712_1012"   --->   Operation 4222 'add' 'add_ln712_1015' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4223 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1016 = add i16 %add_ln712_1015, i16 %add_ln712_1010"   --->   Operation 4223 'add' 'add_ln712_1016' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln712_297 = sext i15 %add_ln712_1017"   --->   Operation 4224 'sext' 'sext_ln712_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4225 [1/1] (1.31ns)   --->   "%add_ln712_1018 = add i16 %sext_ln712_297, i16 65514"   --->   Operation 4225 'add' 'add_ln712_1018' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln712_298 = sext i14 %add_ln712_1019"   --->   Operation 4226 'sext' 'sext_ln712_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4227 [1/1] (1.32ns)   --->   "%add_ln712_1020 = add i15 %sext_ln712_298, i15 30"   --->   Operation 4227 'add' 'add_ln712_1020' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln712_299 = sext i15 %add_ln712_1020"   --->   Operation 4228 'sext' 'sext_ln712_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1021 = add i16 %sext_ln712_299, i16 %add_ln712_1018"   --->   Operation 4229 'add' 'add_ln712_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln712_301 = sext i15 %add_ln712_1023"   --->   Operation 4230 'sext' 'sext_ln712_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4231 [1/1] (1.31ns)   --->   "%add_ln712_1024 = add i16 %sext_ln712_301, i16 65402"   --->   Operation 4231 'add' 'add_ln712_1024' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4232 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1025 = add i16 %add_ln712_1024, i16 %add_ln712_1021"   --->   Operation 4232 'add' 'add_ln712_1025' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln712_303 = sext i15 %add_ln712_1028"   --->   Operation 4233 'sext' 'sext_ln712_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4234 [1/1] (1.31ns)   --->   "%add_ln712_1029 = add i16 %sext_ln712_303, i16 24"   --->   Operation 4234 'add' 'add_ln712_1029' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln712_305 = sext i14 %add_ln712_1031"   --->   Operation 4235 'sext' 'sext_ln712_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4236 [1/1] (1.32ns)   --->   "%add_ln712_1032 = add i15 %sext_ln712_305, i15 32683"   --->   Operation 4236 'add' 'add_ln712_1032' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln712_306 = sext i15 %add_ln712_1032"   --->   Operation 4237 'sext' 'sext_ln712_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1033 = add i16 %sext_ln712_306, i16 %add_ln712_1029"   --->   Operation 4238 'add' 'add_ln712_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4239 [1/1] (0.00ns)   --->   "%sext_ln712_309 = sext i13 %add_ln712_1037"   --->   Operation 4239 'sext' 'sext_ln712_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1038 = add i14 %sext_ln712_309, i14 %add_ln712_1035"   --->   Operation 4240 'add' 'add_ln712_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4241 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_1039 = add i14 %add_ln712_1038, i14 177"   --->   Operation 4241 'add' 'add_ln712_1039' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln712_310 = sext i14 %add_ln712_1039"   --->   Operation 4242 'sext' 'sext_ln712_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4243 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1040 = add i16 %sext_ln712_310, i16 %add_ln712_1033"   --->   Operation 4243 'add' 'add_ln712_1040' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1043 = add i16 %mult_V_431, i16 %mult_V_463"   --->   Operation 4244 'add' 'add_ln712_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4245 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1044 = add i16 %add_ln712_1043, i16 65330"   --->   Operation 4245 'add' 'add_ln712_1044' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4246 [1/1] (1.30ns)   --->   "%add_ln712_1045 = add i16 %mult_V_2575, i16 147"   --->   Operation 4246 'add' 'add_ln712_1045' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1046 = add i16 %add_ln712_1045, i16 %mult_V_1797"   --->   Operation 4247 'add' 'add_ln712_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4248 [1/1] (1.31ns)   --->   "%add_ln712_1047 = add i16 %sext_ln717_153, i16 452"   --->   Operation 4248 'add' 'add_ln712_1047' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4249 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1048 = add i16 %add_ln712_1047, i16 %add_ln712_1046"   --->   Operation 4249 'add' 'add_ln712_1048' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1050 = add i16 %sext_ln717_247, i16 %sext_ln717_269"   --->   Operation 4250 'add' 'add_ln712_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4251 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1051 = add i16 %add_ln712_1050, i16 %sext_ln717_170"   --->   Operation 4251 'add' 'add_ln712_1051' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4252 [1/1] (1.31ns)   --->   "%add_ln712_1052 = add i16 %sext_ln717_304, i16 65404"   --->   Operation 4252 'add' 'add_ln712_1052' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1053 = add i16 %add_ln712_1052, i16 %add_ln712_1051"   --->   Operation 4253 'add' 'add_ln712_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4254 [1/1] (1.31ns)   --->   "%add_ln712_1054 = add i16 %sext_ln717_311, i16 64836"   --->   Operation 4254 'add' 'add_ln712_1054' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4255 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1055 = add i16 %add_ln712_1054, i16 %add_ln712_1053"   --->   Operation 4255 'add' 'add_ln712_1055' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4256 [1/1] (0.00ns)   --->   "%sext_ln712_311 = sext i15 %add_ln712_1057"   --->   Operation 4256 'sext' 'sext_ln712_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1058 = add i16 %sext_ln712_311, i16 %sext_ln717_138"   --->   Operation 4257 'add' 'add_ln712_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4258 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1061 = add i16 %add_ln712_1060, i16 %add_ln712_1058"   --->   Operation 4258 'add' 'add_ln712_1061' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1062 = add i16 %add_ln712_1061, i16 %sext_ln717_372"   --->   Operation 4259 'add' 'add_ln712_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4260 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1063 = add i16 %add_ln712_1062, i16 289"   --->   Operation 4260 'add' 'add_ln712_1063' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4261 [1/1] (1.32ns)   --->   "%add_ln712_1065 = add i15 %sext_ln43_371, i15 87"   --->   Operation 4261 'add' 'add_ln712_1065' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4262 [1/1] (0.00ns)   --->   "%sext_ln712_313 = sext i15 %add_ln712_1065"   --->   Operation 4262 'sext' 'sext_ln712_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1066 = add i16 %sext_ln712_313, i16 196"   --->   Operation 4263 'add' 'add_ln712_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4264 [1/1] (1.32ns)   --->   "%add_ln712_1067 = add i15 %sext_ln43_34, i15 55"   --->   Operation 4264 'add' 'add_ln712_1067' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln712_314 = sext i15 %add_ln712_1067"   --->   Operation 4265 'sext' 'sext_ln712_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4266 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1068 = add i16 %sext_ln712_314, i16 %add_ln712_1066"   --->   Operation 4266 'add' 'add_ln712_1068' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln712_315 = sext i14 %add_ln712_1069"   --->   Operation 4267 'sext' 'sext_ln712_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4268 [1/1] (1.32ns)   --->   "%add_ln712_1070 = add i15 %sext_ln712_315, i15 32751"   --->   Operation 4268 'add' 'add_ln712_1070' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln712_316 = sext i15 %add_ln712_1070"   --->   Operation 4269 'sext' 'sext_ln712_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4270 [1/1] (1.32ns)   --->   "%add_ln712_1071 = add i15 %sext_ln43_280, i15 25"   --->   Operation 4270 'add' 'add_ln712_1071' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln712_317 = sext i15 %add_ln712_1071"   --->   Operation 4271 'sext' 'sext_ln712_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1072 = add i16 %sext_ln712_317, i16 %sext_ln712_316"   --->   Operation 4272 'add' 'add_ln712_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4273 [1/1] (0.00ns)   --->   "%sext_ln712_319 = sext i15 %add_ln712_1074"   --->   Operation 4273 'sext' 'sext_ln712_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln712_321 = sext i14 %add_ln712_1076"   --->   Operation 4274 'sext' 'sext_ln712_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4275 [1/1] (1.31ns)   --->   "%add_ln712_1077 = add i16 %sext_ln712_321, i16 %sext_ln712_319"   --->   Operation 4275 'add' 'add_ln712_1077' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4276 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1078 = add i16 %add_ln712_1077, i16 %add_ln712_1072"   --->   Operation 4276 'add' 'add_ln712_1078' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln712_324 = sext i14 %add_ln712_1082"   --->   Operation 4277 'sext' 'sext_ln712_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln712_326 = sext i14 %add_ln712_1084"   --->   Operation 4278 'sext' 'sext_ln712_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln712_328 = sext i13 %add_ln712_1086"   --->   Operation 4279 'sext' 'sext_ln712_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4280 [1/1] (1.32ns)   --->   "%add_ln712_1087 = add i15 %sext_ln712_328, i15 %sext_ln712_326"   --->   Operation 4280 'add' 'add_ln712_1087' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1088 = add i15 %add_ln712_1087, i15 %sext_ln712_324"   --->   Operation 4281 'add' 'add_ln712_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln712_329 = sext i12 %add_ln712_1089"   --->   Operation 4282 'sext' 'sext_ln712_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln712_331 = sext i12 %add_ln712_1092"   --->   Operation 4283 'sext' 'sext_ln712_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4284 [1/1] (1.33ns)   --->   "%add_ln712_1093 = add i13 %sext_ln712_331, i13 %sext_ln712_329"   --->   Operation 4284 'add' 'add_ln712_1093' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4285 [1/1] (0.00ns)   --->   "%sext_ln712_332 = sext i13 %add_ln712_1093"   --->   Operation 4285 'sext' 'sext_ln712_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4286 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1094 = add i15 %sext_ln712_332, i15 %add_ln712_1088"   --->   Operation 4286 'add' 'add_ln712_1094' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1097 = add i16 %mult_V_112, i16 %mult_V_144"   --->   Operation 4287 'add' 'add_ln712_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1098 = add i16 %mult_V_432, i16 %mult_V_496"   --->   Operation 4288 'add' 'add_ln712_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4289 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1099 = add i16 %add_ln712_1098, i16 %mult_V_240"   --->   Operation 4289 'add' 'add_ln712_1099' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4290 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1100 = add i16 %add_ln712_1099, i16 %add_ln712_1097"   --->   Operation 4290 'add' 'add_ln712_1100' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4291 [1/1] (1.31ns)   --->   "%add_ln712_1101 = add i16 %sext_ln717_180, i16 %sext_ln717_216"   --->   Operation 4291 'add' 'add_ln712_1101' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1102 = add i16 %add_ln712_1101, i16 65409"   --->   Operation 4292 'add' 'add_ln712_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1103 = add i16 %sext_ln717_279, i16 65442"   --->   Operation 4293 'add' 'add_ln712_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4294 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1104 = add i16 %add_ln712_1103, i16 %sext_ln717_239"   --->   Operation 4294 'add' 'add_ln712_1104' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4295 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1105 = add i16 %add_ln712_1104, i16 %add_ln712_1102"   --->   Operation 4295 'add' 'add_ln712_1105' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln712_335 = sext i15 %add_ln712_1109"   --->   Operation 4296 'sext' 'sext_ln712_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4297 [1/1] (1.31ns)   --->   "%add_ln712_1110 = add i16 %sext_ln712_335, i16 %sext_ln717_320"   --->   Operation 4297 'add' 'add_ln712_1110' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1111 = add i16 %add_ln712_1110, i16 %add_ln712_1108"   --->   Operation 4298 'add' 'add_ln712_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln712_336 = sext i15 %add_ln712_1112"   --->   Operation 4299 'sext' 'sext_ln712_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1113 = add i16 %sext_ln712_336, i16 236"   --->   Operation 4300 'add' 'add_ln712_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4301 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1116 = add i16 %add_ln712_1115, i16 %add_ln712_1113"   --->   Operation 4301 'add' 'add_ln712_1116' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4302 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1117 = add i16 %add_ln712_1116, i16 %add_ln712_1111"   --->   Operation 4302 'add' 'add_ln712_1117' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4303 [1/1] (1.32ns)   --->   "%add_ln712_1120 = add i15 %sext_ln43_372, i15 165"   --->   Operation 4303 'add' 'add_ln712_1120' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln712_338 = sext i15 %add_ln712_1120"   --->   Operation 4304 'sext' 'sext_ln712_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1123 = add i16 %add_ln712_1122, i16 %sext_ln712_338"   --->   Operation 4305 'add' 'add_ln712_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4306 [1/1] (0.00ns)   --->   "%sext_ln712_341 = sext i15 %add_ln712_1125"   --->   Operation 4306 'sext' 'sext_ln712_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4307 [1/1] (0.00ns)   --->   "%sext_ln712_343 = sext i15 %add_ln712_1127"   --->   Operation 4307 'sext' 'sext_ln712_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4308 [1/1] (1.31ns)   --->   "%add_ln712_1128 = add i16 %sext_ln712_343, i16 %sext_ln712_341"   --->   Operation 4308 'add' 'add_ln712_1128' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4309 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1129 = add i16 %add_ln712_1128, i16 %add_ln712_1123"   --->   Operation 4309 'add' 'add_ln712_1129' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln712_344 = sext i14 %add_ln712_1131"   --->   Operation 4310 'sext' 'sext_ln712_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1132 = add i15 %sext_ln712_344, i15 %sext_ln43_404"   --->   Operation 4311 'add' 'add_ln712_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln712_346 = sext i14 %add_ln712_1134"   --->   Operation 4312 'sext' 'sext_ln712_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4313 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1135 = add i15 %sext_ln712_346, i15 %add_ln712_1132"   --->   Operation 4313 'add' 'add_ln712_1135' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln712_347 = sext i15 %add_ln712_1135"   --->   Operation 4314 'sext' 'sext_ln712_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4315 [1/1] (0.00ns)   --->   "%sext_ln712_348 = sext i13 %add_ln712_1136"   --->   Operation 4315 'sext' 'sext_ln712_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4316 [1/1] (1.32ns)   --->   "%add_ln712_1137 = add i14 %sext_ln712_348, i14 16359"   --->   Operation 4316 'add' 'add_ln712_1137' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4317 [1/1] (0.00ns)   --->   "%sext_ln712_349 = sext i14 %add_ln712_1137"   --->   Operation 4317 'sext' 'sext_ln712_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1138 = add i16 %sext_ln712_349, i16 %sext_ln712_347"   --->   Operation 4318 'add' 'add_ln712_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4319 [1/1] (0.00ns)   --->   "%sext_ln712_350 = sext i12 %add_ln712_1139"   --->   Operation 4319 'sext' 'sext_ln712_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln712_353 = sext i12 %add_ln712_1143"   --->   Operation 4320 'sext' 'sext_ln712_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4321 [1/1] (1.33ns)   --->   "%add_ln712_1144 = add i13 %sext_ln712_353, i13 %sext_ln712_350"   --->   Operation 4321 'add' 'add_ln712_1144' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4322 [1/1] (0.00ns)   --->   "%sext_ln712_354 = sext i13 %add_ln712_1144"   --->   Operation 4322 'sext' 'sext_ln712_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4323 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1145 = add i16 %sext_ln712_354, i16 %add_ln712_1138"   --->   Operation 4323 'add' 'add_ln712_1145' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1148 = add i16 %mult_V_529, i16 %mult_V_1041"   --->   Operation 4324 'add' 'add_ln712_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4325 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1151 = add i16 %add_ln712_1150, i16 %add_ln712_1148"   --->   Operation 4325 'add' 'add_ln712_1151' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1153 = add i16 %sext_ln717_173, i16 %sext_ln717_192"   --->   Operation 4326 'add' 'add_ln712_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4327 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1154 = add i16 %add_ln712_1153, i16 %sext_ln717_166"   --->   Operation 4327 'add' 'add_ln712_1154' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1155 = add i16 %sext_ln717_240, i16 147"   --->   Operation 4328 'add' 'add_ln712_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4329 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1156 = add i16 %add_ln712_1155, i16 %sext_ln717_203"   --->   Operation 4329 'add' 'add_ln712_1156' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1157 = add i16 %add_ln712_1156, i16 %add_ln712_1154"   --->   Operation 4330 'add' 'add_ln712_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4331 [1/1] (1.31ns)   --->   "%add_ln712_1158 = add i16 %sext_ln717_304, i16 171"   --->   Operation 4331 'add' 'add_ln712_1158' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1159 = add i16 %add_ln712_1158, i16 %sext_ln717_288"   --->   Operation 4332 'add' 'add_ln712_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4333 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1161 = add i16 %add_ln712_1160, i16 %add_ln712_1159"   --->   Operation 4333 'add' 'add_ln712_1161' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4334 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1162 = add i16 %add_ln712_1161, i16 %add_ln712_1157"   --->   Operation 4334 'add' 'add_ln712_1162' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4335 [1/1] (1.31ns)   --->   "%add_ln712_1164 = add i16 %sext_ln717_383, i16 %sext_ln717_343"   --->   Operation 4335 'add' 'add_ln712_1164' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4336 [1/1] (0.00ns)   --->   "%sext_ln712_355 = sext i15 %add_ln712_1166"   --->   Operation 4336 'sext' 'sext_ln712_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4337 [1/1] (1.31ns)   --->   "%add_ln712_1167 = add i16 %sext_ln712_355, i16 65453"   --->   Operation 4337 'add' 'add_ln712_1167' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1170 = add i16 %add_ln712_1169, i16 %add_ln712_1167"   --->   Operation 4338 'add' 'add_ln712_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln712_357 = sext i15 %add_ln712_1171"   --->   Operation 4339 'sext' 'sext_ln712_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4340 [1/1] (1.31ns)   --->   "%add_ln712_1172 = add i16 %sext_ln712_357, i16 59"   --->   Operation 4340 'add' 'add_ln712_1172' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4341 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1173 = add i16 %add_ln712_1172, i16 %add_ln712_1170"   --->   Operation 4341 'add' 'add_ln712_1173' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1180 = add i16 %add_ln712_1179, i16 %add_ln712_1177"   --->   Operation 4342 'add' 'add_ln712_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4343 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1181 = add i16 %add_ln712_1180, i16 21"   --->   Operation 4343 'add' 'add_ln712_1181' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln712_360 = sext i15 %add_ln712_1182"   --->   Operation 4344 'sext' 'sext_ln712_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4345 [1/1] (1.31ns)   --->   "%add_ln712_1183 = add i16 %sext_ln712_360, i16 65505"   --->   Operation 4345 'add' 'add_ln712_1183' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4346 [1/1] (0.00ns)   --->   "%sext_ln712_362 = sext i15 %add_ln712_1185"   --->   Operation 4346 'sext' 'sext_ln712_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1186 = add i16 %sext_ln712_362, i16 %add_ln712_1183"   --->   Operation 4347 'add' 'add_ln712_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln712_364 = sext i15 %add_ln712_1188"   --->   Operation 4348 'sext' 'sext_ln712_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4349 [1/1] (1.31ns)   --->   "%add_ln712_1189 = add i16 %sext_ln712_364, i16 16"   --->   Operation 4349 'add' 'add_ln712_1189' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4350 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1190 = add i16 %add_ln712_1189, i16 %add_ln712_1186"   --->   Operation 4350 'add' 'add_ln712_1190' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln712_365 = sext i15 %add_ln712_1192"   --->   Operation 4351 'sext' 'sext_ln712_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln712_367 = sext i15 %add_ln712_1194"   --->   Operation 4352 'sext' 'sext_ln712_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4353 [1/1] (1.31ns)   --->   "%add_ln712_1195 = add i16 %sext_ln712_367, i16 %sext_ln712_365"   --->   Operation 4353 'add' 'add_ln712_1195' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4354 [1/1] (1.32ns)   --->   "%add_ln712_1196 = add i15 %sext_ln43_404, i15 32678"   --->   Operation 4354 'add' 'add_ln712_1196' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4355 [1/1] (0.00ns)   --->   "%sext_ln712_368 = sext i15 %add_ln712_1196"   --->   Operation 4355 'sext' 'sext_ln712_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1197 = add i16 %sext_ln712_368, i16 %add_ln712_1195"   --->   Operation 4356 'add' 'add_ln712_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln712_370 = sext i14 %add_ln712_1200"   --->   Operation 4357 'sext' 'sext_ln712_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4358 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1201 = add i16 %sext_ln712_370, i16 %add_ln712_1197"   --->   Operation 4358 'add' 'add_ln712_1201' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1204 = add i16 %mult_V_82, i16 %mult_V_178"   --->   Operation 4359 'add' 'add_ln712_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1205 = add i16 %mult_V_402, i16 %mult_V_530"   --->   Operation 4360 'add' 'add_ln712_1205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4361 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1206 = add i16 %add_ln712_1205, i16 %mult_V_338"   --->   Operation 4361 'add' 'add_ln712_1206' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4362 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1207 = add i16 %add_ln712_1206, i16 %add_ln712_1204"   --->   Operation 4362 'add' 'add_ln712_1207' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4363 [1/1] (1.30ns)   --->   "%add_ln712_1208 = add i16 %mult_V_2706, i16 903"   --->   Operation 4363 'add' 'add_ln712_1208' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1212 = add i16 %sext_ln717_264, i16 %sext_ln717_271"   --->   Operation 4364 'add' 'add_ln712_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4365 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1213 = add i16 %add_ln712_1212, i16 %sext_ln717_220"   --->   Operation 4365 'add' 'add_ln712_1213' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1214 = add i16 %add_ln712_1213, i16 %add_ln712_1211"   --->   Operation 4366 'add' 'add_ln712_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4367 [1/1] (1.31ns)   --->   "%add_ln712_1215 = add i16 %sext_ln717_309, i16 65403"   --->   Operation 4367 'add' 'add_ln712_1215' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4368 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1216 = add i16 %add_ln712_1215, i16 %add_ln712_1214"   --->   Operation 4368 'add' 'add_ln712_1216' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4369 [1/1] (0.00ns)   --->   "%sext_ln712_371 = sext i15 %add_ln712_1219"   --->   Operation 4369 'sext' 'sext_ln712_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1220 = add i16 %sext_ln712_371, i16 %sext_ln717_423"   --->   Operation 4370 'add' 'add_ln712_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4371 [1/1] (0.00ns)   --->   "%sext_ln712_372 = sext i15 %add_ln712_1221"   --->   Operation 4371 'sext' 'sext_ln712_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4372 [1/1] (1.31ns)   --->   "%add_ln712_1222 = add i16 %sext_ln712_372, i16 %sext_ln717_193"   --->   Operation 4372 'add' 'add_ln712_1222' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4373 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1223 = add i16 %add_ln712_1222, i16 %add_ln712_1220"   --->   Operation 4373 'add' 'add_ln712_1223' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4374 [1/1] (1.32ns)   --->   "%add_ln712_1227 = add i15 %sext_ln43_241, i15 32618"   --->   Operation 4374 'add' 'add_ln712_1227' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln712_373 = sext i15 %add_ln712_1227"   --->   Operation 4375 'sext' 'sext_ln712_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4376 [1/1] (0.00ns)   --->   "%sext_ln712_374 = sext i15 %add_ln712_1228"   --->   Operation 4376 'sext' 'sext_ln712_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4377 [1/1] (1.31ns)   --->   "%add_ln712_1229 = add i16 %sext_ln712_374, i16 85"   --->   Operation 4377 'add' 'add_ln712_1229' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1230 = add i16 %add_ln712_1229, i16 %sext_ln712_373"   --->   Operation 4378 'add' 'add_ln712_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln712_375 = sext i15 %add_ln712_1231"   --->   Operation 4379 'sext' 'sext_ln712_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4380 [1/1] (0.00ns)   --->   "%sext_ln712_376 = sext i15 %add_ln712_1232"   --->   Operation 4380 'sext' 'sext_ln712_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1233 = add i16 %sext_ln712_376, i16 %sext_ln712_375"   --->   Operation 4381 'add' 'add_ln712_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4382 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1234 = add i16 %add_ln712_1233, i16 65390"   --->   Operation 4382 'add' 'add_ln712_1234' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4383 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1235 = add i16 %add_ln712_1234, i16 %add_ln712_1230"   --->   Operation 4383 'add' 'add_ln712_1235' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4384 [1/1] (0.00ns)   --->   "%sext_ln712_377 = sext i14 %add_ln712_1236"   --->   Operation 4384 'sext' 'sext_ln712_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4385 [1/1] (1.32ns)   --->   "%add_ln712_1237 = add i15 %sext_ln712_377, i15 %sext_ln43_416"   --->   Operation 4385 'add' 'add_ln712_1237' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4386 [1/1] (0.00ns)   --->   "%sext_ln712_378 = sext i15 %add_ln712_1237"   --->   Operation 4386 'sext' 'sext_ln712_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln712_379 = sext i14 %add_ln712_1238"   --->   Operation 4387 'sext' 'sext_ln712_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4388 [1/1] (1.32ns)   --->   "%add_ln712_1239 = add i15 %sext_ln712_379, i15 32731"   --->   Operation 4388 'add' 'add_ln712_1239' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4389 [1/1] (0.00ns)   --->   "%sext_ln712_380 = sext i15 %add_ln712_1239"   --->   Operation 4389 'sext' 'sext_ln712_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1240 = add i16 %sext_ln712_380, i16 %sext_ln712_378"   --->   Operation 4390 'add' 'add_ln712_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4391 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1241 = add i16 %add_ln712_1240, i16 65075"   --->   Operation 4391 'add' 'add_ln712_1241' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln712_382 = sext i15 %add_ln712_1244"   --->   Operation 4392 'sext' 'sext_ln712_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4393 [1/1] (1.31ns)   --->   "%add_ln712_1245 = add i16 %sext_ln712_382, i16 94"   --->   Operation 4393 'add' 'add_ln712_1245' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln712_386 = sext i15 %add_ln712_1249"   --->   Operation 4394 'sext' 'sext_ln712_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1250 = add i16 %sext_ln712_386, i16 %add_ln712_1245"   --->   Operation 4395 'add' 'add_ln712_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1253 = add i14 %add_ln712_1252, i14 16364"   --->   Operation 4396 'add' 'add_ln712_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln712_389 = sext i13 %add_ln712_1256"   --->   Operation 4397 'sext' 'sext_ln712_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4398 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_1257 = add i14 %sext_ln712_389, i14 %add_ln712_1253"   --->   Operation 4398 'add' 'add_ln712_1257' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln712_390 = sext i14 %add_ln712_1257"   --->   Operation 4399 'sext' 'sext_ln712_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4400 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1258 = add i16 %sext_ln712_390, i16 %add_ln712_1250"   --->   Operation 4400 'add' 'add_ln712_1258' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4401 [1/1] (1.30ns)   --->   "%add_ln712_1261 = add i16 %mult_V_243, i16 %mult_V_371"   --->   Operation 4401 'add' 'add_ln712_1261' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1262 = add i16 %add_ln712_1261, i16 %mult_V_179"   --->   Operation 4402 'add' 'add_ln712_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1263 = add i16 %mult_V_499, i16 154"   --->   Operation 4403 'add' 'add_ln712_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4404 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1264 = add i16 %add_ln712_1263, i16 %mult_V_435"   --->   Operation 4404 'add' 'add_ln712_1264' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4405 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1265 = add i16 %add_ln712_1264, i16 %add_ln712_1262"   --->   Operation 4405 'add' 'add_ln712_1265' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1266 = add i16 %sext_ln717_150, i16 %sext_ln717_280"   --->   Operation 4406 'add' 'add_ln712_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4407 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1267 = add i16 %sext_ln717_293, i16 %add_ln712_1266"   --->   Operation 4407 'add' 'add_ln712_1267' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4408 [1/1] (1.31ns)   --->   "%add_ln712_1270 = add i16 %sext_ln717_353, i16 66"   --->   Operation 4408 'add' 'add_ln712_1270' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1271 = add i16 %add_ln712_1270, i16 %sext_ln717_352"   --->   Operation 4409 'add' 'add_ln712_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4410 [1/1] (1.31ns)   --->   "%add_ln712_1272 = add i16 %sext_ln717_385, i16 355"   --->   Operation 4410 'add' 'add_ln712_1272' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4411 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1273 = add i16 %add_ln712_1272, i16 %add_ln712_1271"   --->   Operation 4411 'add' 'add_ln712_1273' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln712_391 = sext i15 %add_ln712_1274"   --->   Operation 4412 'sext' 'sext_ln712_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1275 = add i16 %sext_ln712_391, i16 %sext_ln717_421"   --->   Operation 4413 'add' 'add_ln712_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4414 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1276 = add i16 %add_ln712_1275, i16 6"   --->   Operation 4414 'add' 'add_ln712_1276' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4415 [1/1] (0.00ns)   --->   "%sext_ln712_392 = sext i15 %add_ln712_1278"   --->   Operation 4415 'sext' 'sext_ln712_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1279 = add i16 %sext_ln712_392, i16 %sext_ln717_175"   --->   Operation 4416 'add' 'add_ln712_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4417 [1/1] (0.00ns)   --->   "%sext_ln712_393 = sext i15 %add_ln712_1280"   --->   Operation 4417 'sext' 'sext_ln712_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4418 [1/1] (1.31ns)   --->   "%add_ln712_1281 = add i16 %sext_ln712_393, i16 238"   --->   Operation 4418 'add' 'add_ln712_1281' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4419 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1282 = add i16 %add_ln712_1281, i16 %add_ln712_1279"   --->   Operation 4419 'add' 'add_ln712_1282' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1283 = add i16 %sext_ln717_333, i16 65365"   --->   Operation 4420 'add' 'add_ln712_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4421 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1284 = add i16 %add_ln712_1283, i16 %add_ln712_1282"   --->   Operation 4421 'add' 'add_ln712_1284' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1287 = add i16 %sext_ln717_398, i16 65224"   --->   Operation 4422 'add' 'add_ln712_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4423 [1/1] (0.00ns)   --->   "%sext_ln712_394 = sext i15 %add_ln712_1288"   --->   Operation 4423 'sext' 'sext_ln712_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln712_396 = sext i15 %add_ln712_1290"   --->   Operation 4424 'sext' 'sext_ln712_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4425 [1/1] (1.31ns)   --->   "%add_ln712_1291 = add i16 %sext_ln712_396, i16 %sext_ln712_394"   --->   Operation 4425 'add' 'add_ln712_1291' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4426 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1292 = add i16 %add_ln712_1291, i16 %add_ln712_1287"   --->   Operation 4426 'add' 'add_ln712_1292' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln712_398 = sext i15 %add_ln712_1294"   --->   Operation 4427 'sext' 'sext_ln712_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4428 [1/1] (1.32ns)   --->   "%add_ln712_1295 = add i15 %sext_ln43_225, i15 72"   --->   Operation 4428 'add' 'add_ln712_1295' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln712_399 = sext i15 %add_ln712_1295"   --->   Operation 4429 'sext' 'sext_ln712_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1296 = add i16 %sext_ln712_399, i16 %sext_ln712_398"   --->   Operation 4430 'add' 'add_ln712_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4431 [1/1] (0.00ns)   --->   "%sext_ln712_401 = sext i15 %add_ln712_1298"   --->   Operation 4431 'sext' 'sext_ln712_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln712_403 = sext i15 %add_ln712_1300"   --->   Operation 4432 'sext' 'sext_ln712_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4433 [1/1] (1.31ns)   --->   "%add_ln712_1301 = add i16 %sext_ln712_403, i16 %sext_ln712_401"   --->   Operation 4433 'add' 'add_ln712_1301' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4434 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1302 = add i16 %add_ln712_1301, i16 %add_ln712_1296"   --->   Operation 4434 'add' 'add_ln712_1302' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4435 [1/1] (0.00ns)   --->   "%sext_ln712_405 = sext i14 %add_ln712_1305"   --->   Operation 4435 'sext' 'sext_ln712_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4436 [1/1] (1.32ns)   --->   "%add_ln712_1306 = add i15 %sext_ln712_405, i15 32767"   --->   Operation 4436 'add' 'add_ln712_1306' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln712_406 = sext i15 %add_ln712_1306"   --->   Operation 4437 'sext' 'sext_ln712_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln712_408 = sext i14 %add_ln712_1308"   --->   Operation 4438 'sext' 'sext_ln712_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln712_410 = sext i14 %add_ln712_1310"   --->   Operation 4439 'sext' 'sext_ln712_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4440 [1/1] (1.32ns)   --->   "%add_ln712_1311 = add i15 %sext_ln712_410, i15 %sext_ln712_408"   --->   Operation 4440 'add' 'add_ln712_1311' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln712_411 = sext i15 %add_ln712_1311"   --->   Operation 4441 'sext' 'sext_ln712_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1312 = add i16 %sext_ln712_411, i16 %sext_ln712_406"   --->   Operation 4442 'add' 'add_ln712_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln712_412 = sext i12 %add_ln712_1313"   --->   Operation 4443 'sext' 'sext_ln712_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln712_414 = sext i12 %add_ln712_1316"   --->   Operation 4444 'sext' 'sext_ln712_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4445 [1/1] (1.33ns)   --->   "%add_ln712_1317 = add i13 %sext_ln712_414, i13 %sext_ln712_412"   --->   Operation 4445 'add' 'add_ln712_1317' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln712_415 = sext i13 %add_ln712_1317"   --->   Operation 4446 'sext' 'sext_ln712_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4447 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1318 = add i16 %sext_ln712_415, i16 %add_ln712_1312"   --->   Operation 4447 'add' 'add_ln712_1318' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1321 = add i16 %mult_V_52, i16 %add_ln712_212"   --->   Operation 4448 'add' 'add_ln712_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1322 = add i16 %mult_V_116, i16 %mult_V_244"   --->   Operation 4449 'add' 'add_ln712_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4450 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1323 = add i16 %add_ln712_1322, i16 %mult_V_84"   --->   Operation 4450 'add' 'add_ln712_1323' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4451 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1324 = add i16 %add_ln712_1323, i16 %add_ln712_1321"   --->   Operation 4451 'add' 'add_ln712_1324' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4452 [1/1] (1.30ns)   --->   "%add_ln712_1325 = add i16 %mult_V_660, i16 65478"   --->   Operation 4452 'add' 'add_ln712_1325' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4453 [1/1] (1.30ns)   --->   "%add_ln712_1327 = add i16 %mult_V_2964, i16 %sext_ln717_173"   --->   Operation 4453 'add' 'add_ln712_1327' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1328 = add i16 %sext_ln717_235, i16 %sext_ln717_248"   --->   Operation 4454 'add' 'add_ln712_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4455 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1329 = add i16 %add_ln712_1328, i16 %sext_ln717_231"   --->   Operation 4455 'add' 'add_ln712_1329' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1330 = add i16 %add_ln712_1329, i16 %add_ln712_1327"   --->   Operation 4456 'add' 'add_ln712_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4457 [1/1] (1.31ns)   --->   "%add_ln712_1331 = add i16 %sext_ln717_270, i16 %sext_ln717_278"   --->   Operation 4457 'add' 'add_ln712_1331' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1332 = add i16 %add_ln712_1331, i16 %sext_ln717_265"   --->   Operation 4458 'add' 'add_ln712_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4459 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1333 = add i16 %add_ln712_1332, i16 65270"   --->   Operation 4459 'add' 'add_ln712_1333' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4460 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1334 = add i16 %add_ln712_1333, i16 %add_ln712_1330"   --->   Operation 4460 'add' 'add_ln712_1334' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4461 [1/1] (1.31ns)   --->   "%add_ln712_1336 = add i16 %sext_ln717_359, i16 65426"   --->   Operation 4461 'add' 'add_ln712_1336' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4462 [1/1] (1.31ns)   --->   "%add_ln712_1337 = add i16 %sext_ln717_388, i16 %sext_ln717_405"   --->   Operation 4462 'add' 'add_ln712_1337' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1338 = add i16 %add_ln712_1337, i16 65400"   --->   Operation 4463 'add' 'add_ln712_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln712_416 = sext i15 %add_ln712_1339"   --->   Operation 4464 'sext' 'sext_ln712_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4465 [1/1] (1.31ns)   --->   "%add_ln712_1340 = add i16 %sext_ln712_416, i16 %sext_ln717_415"   --->   Operation 4465 'add' 'add_ln712_1340' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4466 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1341 = add i16 %add_ln712_1340, i16 %add_ln712_1338"   --->   Operation 4466 'add' 'add_ln712_1341' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4467 [1/1] (1.32ns)   --->   "%add_ln712_1343 = add i15 %sext_ln43_105, i15 32740"   --->   Operation 4467 'add' 'add_ln712_1343' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln712_417 = sext i15 %add_ln712_1343"   --->   Operation 4468 'sext' 'sext_ln712_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln712_418 = sext i15 %add_ln712_1344"   --->   Operation 4469 'sext' 'sext_ln712_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4470 [1/1] (1.31ns)   --->   "%add_ln712_1345 = add i16 %sext_ln712_418, i16 30"   --->   Operation 4470 'add' 'add_ln712_1345' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1346 = add i16 %add_ln712_1345, i16 %sext_ln712_417"   --->   Operation 4471 'add' 'add_ln712_1346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln712_419 = sext i15 %add_ln712_1347"   --->   Operation 4472 'sext' 'sext_ln712_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1348 = add i16 %sext_ln712_419, i16 %sext_ln717_326"   --->   Operation 4473 'add' 'add_ln712_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4474 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1349 = add i16 %add_ln712_1348, i16 65447"   --->   Operation 4474 'add' 'add_ln712_1349' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4475 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1350 = add i16 %add_ln712_1349, i16 %add_ln712_1346"   --->   Operation 4475 'add' 'add_ln712_1350' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4476 [1/1] (1.32ns)   --->   "%add_ln712_1353 = add i16 %sext_ln717_413, i16 2"   --->   Operation 4476 'add' 'add_ln712_1353' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4477 [1/1] (0.00ns)   --->   "%sext_ln712_420 = sext i14 %add_ln712_1354"   --->   Operation 4477 'sext' 'sext_ln712_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4478 [1/1] (1.32ns)   --->   "%add_ln712_1355 = add i15 %sext_ln712_420, i15 12"   --->   Operation 4478 'add' 'add_ln712_1355' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln712_421 = sext i15 %add_ln712_1355"   --->   Operation 4479 'sext' 'sext_ln712_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1356 = add i16 %sext_ln712_421, i16 %add_ln712_1353"   --->   Operation 4480 'add' 'add_ln712_1356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4481 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1357 = add i16 %add_ln712_1356, i16 65453"   --->   Operation 4481 'add' 'add_ln712_1357' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4482 [1/1] (1.32ns)   --->   "%add_ln712_1358 = add i15 %sext_ln43_266, i15 32626"   --->   Operation 4482 'add' 'add_ln712_1358' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4483 [1/1] (0.00ns)   --->   "%sext_ln712_422 = sext i15 %add_ln712_1358"   --->   Operation 4483 'sext' 'sext_ln712_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4484 [1/1] (0.00ns)   --->   "%sext_ln712_423 = sext i14 %add_ln712_1359"   --->   Operation 4484 'sext' 'sext_ln712_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln712_424 = sext i14 %add_ln712_1360"   --->   Operation 4485 'sext' 'sext_ln712_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1361 = add i15 %sext_ln712_424, i15 118"   --->   Operation 4486 'add' 'add_ln712_1361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4487 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1362 = add i15 %add_ln712_1361, i15 %sext_ln712_423"   --->   Operation 4487 'add' 'add_ln712_1362' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln712_425 = sext i15 %add_ln712_1362"   --->   Operation 4488 'sext' 'sext_ln712_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4489 [1/1] (1.31ns)   --->   "%add_ln712_1363 = add i16 %sext_ln712_425, i16 %sext_ln712_422"   --->   Operation 4489 'add' 'add_ln712_1363' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1368 = add i15 %add_ln712_1367, i15 32639"   --->   Operation 4490 'add' 'add_ln712_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4491 [1/1] (0.00ns)   --->   "%sext_ln712_429 = sext i12 %add_ln712_1371"   --->   Operation 4491 'sext' 'sext_ln712_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln712_430 = sext i11 %add_ln712_1372"   --->   Operation 4492 'sext' 'sext_ln712_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4493 [1/1] (1.33ns)   --->   "%add_ln712_1373 = add i13 %sext_ln712_430, i13 %sext_ln712_429"   --->   Operation 4493 'add' 'add_ln712_1373' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln712_431 = sext i13 %add_ln712_1373"   --->   Operation 4494 'sext' 'sext_ln712_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4495 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1374 = add i15 %sext_ln712_431, i15 %add_ln712_1368"   --->   Operation 4495 'add' 'add_ln712_1374' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1378 = add i16 %sext_ln717_164, i16 %sext_ln717_182"   --->   Operation 4496 'add' 'add_ln712_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4497 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1379 = add i16 %add_ln712_1378, i16 %sext_ln717_154"   --->   Operation 4497 'add' 'add_ln712_1379' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1382 = add i16 %add_ln712_1381, i16 %add_ln712_1379"   --->   Operation 4498 'add' 'add_ln712_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4499 [1/1] (1.31ns)   --->   "%add_ln712_1383 = add i16 %sext_ln717_281, i16 577"   --->   Operation 4499 'add' 'add_ln712_1383' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4500 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1384 = add i16 %add_ln712_1383, i16 %add_ln712_1382"   --->   Operation 4500 'add' 'add_ln712_1384' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4501 [1/1] (1.31ns)   --->   "%add_ln712_1386 = add i16 %sext_ln717_151, i16 %sext_ln717_376"   --->   Operation 4501 'add' 'add_ln712_1386' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln712_433 = sext i15 %add_ln712_1387"   --->   Operation 4502 'sext' 'sext_ln712_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1388 = add i16 %sext_ln712_433, i16 %sext_ln717_176"   --->   Operation 4503 'add' 'add_ln712_1388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4504 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1389 = add i16 %sext_ln717_322, i16 %add_ln712_1388"   --->   Operation 4504 'add' 'add_ln712_1389' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1390 = add i16 %add_ln712_1389, i16 %add_ln712_1386"   --->   Operation 4505 'add' 'add_ln712_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4506 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1391 = add i16 %add_ln712_1390, i16 65268"   --->   Operation 4506 'add' 'add_ln712_1391' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln712_434 = sext i15 %add_ln712_1393"   --->   Operation 4507 'sext' 'sext_ln712_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4508 [1/1] (0.00ns)   --->   "%sext_ln712_435 = sext i15 %add_ln712_1394"   --->   Operation 4508 'sext' 'sext_ln712_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1395 = add i16 %sext_ln712_435, i16 98"   --->   Operation 4509 'add' 'add_ln712_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4510 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1396 = add i16 %add_ln712_1395, i16 %sext_ln712_434"   --->   Operation 4510 'add' 'add_ln712_1396' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1397 = add i16 %sext_ln717_393, i16 65063"   --->   Operation 4511 'add' 'add_ln712_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4512 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1398 = add i16 %add_ln712_1397, i16 %add_ln712_1396"   --->   Operation 4512 'add' 'add_ln712_1398' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln712_437 = sext i15 %add_ln712_1400"   --->   Operation 4513 'sext' 'sext_ln712_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1401 = add i16 %sext_ln712_437, i16 65277"   --->   Operation 4514 'add' 'add_ln712_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln712_439 = sext i15 %add_ln712_1403"   --->   Operation 4515 'sext' 'sext_ln712_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln712_441 = sext i15 %add_ln712_1405"   --->   Operation 4516 'sext' 'sext_ln712_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4517 [1/1] (1.31ns)   --->   "%add_ln712_1406 = add i16 %sext_ln712_441, i16 %sext_ln712_439"   --->   Operation 4517 'add' 'add_ln712_1406' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4518 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1407 = add i16 %add_ln712_1406, i16 %add_ln712_1401"   --->   Operation 4518 'add' 'add_ln712_1407' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln712_443 = sext i15 %add_ln712_1410"   --->   Operation 4519 'sext' 'sext_ln712_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4520 [1/1] (1.31ns)   --->   "%add_ln712_1411 = add i16 %sext_ln712_443, i16 65463"   --->   Operation 4520 'add' 'add_ln712_1411' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln712_444 = sext i14 %add_ln712_1412"   --->   Operation 4521 'sext' 'sext_ln712_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1413 = add i15 %sext_ln712_444, i15 %sext_ln43_422"   --->   Operation 4522 'add' 'add_ln712_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln712_446 = sext i14 %add_ln712_1415"   --->   Operation 4523 'sext' 'sext_ln712_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4524 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_1416 = add i15 %sext_ln712_446, i15 %add_ln712_1413"   --->   Operation 4524 'add' 'add_ln712_1416' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4525 [1/1] (0.00ns)   --->   "%sext_ln712_447 = sext i15 %add_ln712_1416"   --->   Operation 4525 'sext' 'sext_ln712_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1417 = add i16 %sext_ln712_447, i16 %add_ln712_1411"   --->   Operation 4526 'add' 'add_ln712_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4527 [1/1] (0.00ns)   --->   "%sext_ln712_448 = sext i13 %add_ln712_1418"   --->   Operation 4527 'sext' 'sext_ln712_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4528 [1/1] (0.00ns)   --->   "%sext_ln712_449 = sext i12 %add_ln712_1419"   --->   Operation 4528 'sext' 'sext_ln712_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1420 = add i13 %sext_ln712_449, i13 %sext_ln43_181"   --->   Operation 4529 'add' 'add_ln712_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln712_451 = sext i12 %add_ln712_1422"   --->   Operation 4530 'sext' 'sext_ln712_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4531 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1423 = add i13 %sext_ln712_451, i13 %add_ln712_1420"   --->   Operation 4531 'add' 'add_ln712_1423' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln712_452 = sext i13 %add_ln712_1423"   --->   Operation 4532 'sext' 'sext_ln712_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4533 [1/1] (1.32ns)   --->   "%add_ln712_1424 = add i15 %sext_ln712_452, i15 %sext_ln712_448"   --->   Operation 4533 'add' 'add_ln712_1424' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln712_453 = sext i15 %add_ln712_1424"   --->   Operation 4534 'sext' 'sext_ln712_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4535 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1425 = add i16 %sext_ln712_453, i16 %add_ln712_1417"   --->   Operation 4535 'add' 'add_ln712_1425' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4536 [1/1] (1.30ns)   --->   "%add_ln712_1428 = add i16 %mult_V_438, i16 %mult_V_487"   --->   Operation 4536 'add' 'add_ln712_1428' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1430 = add i16 %sext_ln717_150, i16 %sext_ln717_158"   --->   Operation 4537 'add' 'add_ln712_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4538 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1431 = add i16 %add_ln712_1430, i16 %sext_ln717_137"   --->   Operation 4538 'add' 'add_ln712_1431' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1432 = add i16 %add_ln712_1431, i16 65055"   --->   Operation 4539 'add' 'add_ln712_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1434 = add i16 %add_ln712_1433, i16 %sext_ln717_182"   --->   Operation 4540 'add' 'add_ln712_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4541 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1437 = add i16 %add_ln712_1436, i16 %add_ln712_1434"   --->   Operation 4541 'add' 'add_ln712_1437' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4542 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1438 = add i16 %add_ln712_1437, i16 %add_ln712_1432"   --->   Operation 4542 'add' 'add_ln712_1438' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4543 [1/1] (1.31ns)   --->   "%add_ln712_1440 = add i16 %sext_ln717_323, i16 %sext_ln717_312"   --->   Operation 4543 'add' 'add_ln712_1440' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1442 = add i16 %sext_ln717_402, i16 46"   --->   Operation 4544 'add' 'add_ln712_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4545 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1443 = add i16 %add_ln712_1442, i16 %sext_ln717_391"   --->   Operation 4545 'add' 'add_ln712_1443' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4546 [1/1] (1.31ns)   --->   "%add_ln712_1444 = add i16 %sext_ln717_422, i16 65300"   --->   Operation 4546 'add' 'add_ln712_1444' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1445 = add i16 %add_ln712_1444, i16 %add_ln712_1443"   --->   Operation 4547 'add' 'add_ln712_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln712_454 = sext i15 %add_ln712_1446"   --->   Operation 4548 'sext' 'sext_ln712_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4549 [1/1] (1.31ns)   --->   "%add_ln712_1447 = add i16 %sext_ln712_454, i16 %sext_ln717_236"   --->   Operation 4549 'add' 'add_ln712_1447' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1448 = add i16 %sext_ln717_305, i16 232"   --->   Operation 4550 'add' 'add_ln712_1448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4551 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1449 = add i16 %add_ln712_1448, i16 %add_ln712_1447"   --->   Operation 4551 'add' 'add_ln712_1449' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4552 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1450 = add i16 %add_ln712_1449, i16 %add_ln712_1445"   --->   Operation 4552 'add' 'add_ln712_1450' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1456 = add i16 %add_ln712_1455, i16 %sext_ln717_348"   --->   Operation 4553 'add' 'add_ln712_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln712_457 = sext i15 %add_ln712_1457"   --->   Operation 4554 'sext' 'sext_ln712_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1458 = add i16 %sext_ln712_457, i16 %sext_ln717_416"   --->   Operation 4555 'add' 'add_ln712_1458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln712_459 = sext i15 %add_ln712_1460"   --->   Operation 4556 'sext' 'sext_ln712_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4557 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1461 = add i16 %sext_ln712_459, i16 %add_ln712_1458"   --->   Operation 4557 'add' 'add_ln712_1461' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4558 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1462 = add i16 %add_ln712_1461, i16 %add_ln712_1456"   --->   Operation 4558 'add' 'add_ln712_1462' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln712_460 = sext i15 %add_ln712_1464"   --->   Operation 4559 'sext' 'sext_ln712_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln712_462 = sext i15 %add_ln712_1466"   --->   Operation 4560 'sext' 'sext_ln712_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4561 [1/1] (1.31ns)   --->   "%add_ln712_1467 = add i16 %sext_ln712_462, i16 %sext_ln712_460"   --->   Operation 4561 'add' 'add_ln712_1467' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4562 [1/1] (0.00ns)   --->   "%sext_ln712_464 = sext i15 %add_ln712_1469"   --->   Operation 4562 'sext' 'sext_ln712_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln712_466 = sext i15 %add_ln712_1471"   --->   Operation 4563 'sext' 'sext_ln712_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4564 [1/1] (1.31ns)   --->   "%add_ln712_1472 = add i16 %sext_ln712_466, i16 %sext_ln712_464"   --->   Operation 4564 'add' 'add_ln712_1472' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1473 = add i16 %add_ln712_1472, i16 %add_ln712_1467"   --->   Operation 4565 'add' 'add_ln712_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4566 [1/1] (0.00ns)   --->   "%sext_ln712_468 = sext i14 %add_ln712_1475"   --->   Operation 4566 'sext' 'sext_ln712_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1476 = add i16 %sext_ln712_468, i16 65421"   --->   Operation 4567 'add' 'add_ln712_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4568 [1/1] (0.00ns)   --->   "%sext_ln712_469 = sext i12 %add_ln712_1477"   --->   Operation 4568 'sext' 'sext_ln712_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4569 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1478 = add i16 %sext_ln712_469, i16 %add_ln712_1476"   --->   Operation 4569 'add' 'add_ln712_1478' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4570 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1479 = add i16 %add_ln712_1478, i16 %add_ln712_1473"   --->   Operation 4570 'add' 'add_ln712_1479' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1482 = add i16 %mult_V_55, i16 %mult_V_138"   --->   Operation 4571 'add' 'add_ln712_1482' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1483 = add i16 %mult_V_439, i16 %mult_V_490"   --->   Operation 4572 'add' 'add_ln712_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4573 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1484 = add i16 %add_ln712_1483, i16 %mult_V_247"   --->   Operation 4573 'add' 'add_ln712_1484' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4574 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1485 = add i16 %add_ln712_1484, i16 %add_ln712_1482"   --->   Operation 4574 'add' 'add_ln712_1485' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4575 [1/1] (1.31ns)   --->   "%add_ln712_1490 = add i16 %sext_ln717_394, i16 65130"   --->   Operation 4575 'add' 'add_ln712_1490' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1491 = add i16 %add_ln712_1490, i16 %sext_ln717_376"   --->   Operation 4576 'add' 'add_ln712_1491' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1492 = add i16 %sext_ln717_429, i16 %sext_ln717_167"   --->   Operation 4577 'add' 'add_ln712_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4578 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1493 = add i16 %add_ln712_1492, i16 %sext_ln717_414"   --->   Operation 4578 'add' 'add_ln712_1493' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4579 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1494 = add i16 %add_ln712_1493, i16 %add_ln712_1491"   --->   Operation 4579 'add' 'add_ln712_1494' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln712_470 = sext i15 %add_ln712_1496"   --->   Operation 4580 'sext' 'sext_ln712_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4581 [1/1] (1.31ns)   --->   "%add_ln712_1497 = add i16 %sext_ln712_470, i16 %sext_ln717_211"   --->   Operation 4581 'add' 'add_ln712_1497' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4582 [1/1] (1.32ns)   --->   "%add_ln712_1498 = add i16 %sext_ln717_282, i16 65373"   --->   Operation 4582 'add' 'add_ln712_1498' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1499 = add i16 %add_ln712_1498, i16 %add_ln712_1497"   --->   Operation 4583 'add' 'add_ln712_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln712_471 = sext i15 %add_ln712_1500"   --->   Operation 4584 'sext' 'sext_ln712_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln712_472 = sext i15 %add_ln712_1501"   --->   Operation 4585 'sext' 'sext_ln712_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1502 = add i16 %sext_ln712_472, i16 %sext_ln712_471"   --->   Operation 4586 'add' 'add_ln712_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4587 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1503 = add i16 %add_ln712_1502, i16 65523"   --->   Operation 4587 'add' 'add_ln712_1503' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4588 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1504 = add i16 %add_ln712_1503, i16 %add_ln712_1499"   --->   Operation 4588 'add' 'add_ln712_1504' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1511 = add i16 %add_ln712_1510, i16 %add_ln712_1508"   --->   Operation 4589 'add' 'add_ln712_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4590 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1512 = add i16 %add_ln712_1511, i16 165"   --->   Operation 4590 'add' 'add_ln712_1512' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4591 [1/1] (0.00ns)   --->   "%sext_ln712_476 = sext i15 %add_ln712_1514"   --->   Operation 4591 'sext' 'sext_ln712_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4592 [1/1] (1.32ns)   --->   "%add_ln712_1515 = add i15 %sext_ln43_209, i15 32681"   --->   Operation 4592 'add' 'add_ln712_1515' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln712_477 = sext i15 %add_ln712_1515"   --->   Operation 4593 'sext' 'sext_ln712_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1516 = add i16 %sext_ln712_477, i16 %sext_ln712_476"   --->   Operation 4594 'add' 'add_ln712_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln712_478 = sext i14 %add_ln712_1517"   --->   Operation 4595 'sext' 'sext_ln712_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4596 [1/1] (1.32ns)   --->   "%add_ln712_1518 = add i15 %sext_ln712_478, i15 %sext_ln43_257"   --->   Operation 4596 'add' 'add_ln712_1518' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4597 [1/1] (0.00ns)   --->   "%sext_ln712_479 = sext i15 %add_ln712_1518"   --->   Operation 4597 'sext' 'sext_ln712_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln712_480 = sext i14 %add_ln712_1519"   --->   Operation 4598 'sext' 'sext_ln712_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4599 [1/1] (1.31ns)   --->   "%add_ln712_1520 = add i16 %sext_ln712_480, i16 %sext_ln712_479"   --->   Operation 4599 'add' 'add_ln712_1520' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4600 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1521 = add i16 %add_ln712_1520, i16 %add_ln712_1516"   --->   Operation 4600 'add' 'add_ln712_1521' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4601 [1/1] (0.00ns)   --->   "%sext_ln712_481 = sext i14 %add_ln712_1523"   --->   Operation 4601 'sext' 'sext_ln712_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4602 [1/1] (1.32ns)   --->   "%add_ln712_1524 = add i16 %sext_ln712_481, i16 21"   --->   Operation 4602 'add' 'add_ln712_1524' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4603 [1/1] (0.00ns)   --->   "%sext_ln712_482 = sext i14 %add_ln712_1525"   --->   Operation 4603 'sext' 'sext_ln712_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln712_484 = sext i14 %add_ln712_1527"   --->   Operation 4604 'sext' 'sext_ln712_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4605 [1/1] (1.32ns)   --->   "%add_ln712_1528 = add i15 %sext_ln712_484, i15 %sext_ln712_482"   --->   Operation 4605 'add' 'add_ln712_1528' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln712_485 = sext i15 %add_ln712_1528"   --->   Operation 4606 'sext' 'sext_ln712_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1529 = add i16 %sext_ln712_485, i16 %add_ln712_1524"   --->   Operation 4607 'add' 'add_ln712_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4608 [1/1] (0.00ns)   --->   "%sext_ln712_489 = sext i13 %add_ln712_1534"   --->   Operation 4608 'sext' 'sext_ln712_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4609 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1535 = add i16 %sext_ln712_489, i16 %add_ln712_1529"   --->   Operation 4609 'add' 'add_ln712_1535' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1538 = add i16 %mult_V_56, i16 %mult_V_184"   --->   Operation 4610 'add' 'add_ln712_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1539 = add i16 %mult_V_408, i16 %mult_V_431"   --->   Operation 4611 'add' 'add_ln712_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4612 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1540 = add i16 %add_ln712_1539, i16 %mult_V_344"   --->   Operation 4612 'add' 'add_ln712_1540' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4613 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1541 = add i16 %add_ln712_1540, i16 %add_ln712_1538"   --->   Operation 4613 'add' 'add_ln712_1541' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1542 = add i16 %sext_ln717_168, i16 %mult_V_472"   --->   Operation 4614 'add' 'add_ln712_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4615 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1543 = add i16 %add_ln712_1542, i16 64995"   --->   Operation 4615 'add' 'add_ln712_1543' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1545 = add i16 %sext_ln717_273, i16 %sext_ln717_283"   --->   Operation 4616 'add' 'add_ln712_1545' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4617 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1546 = add i16 %add_ln712_1545, i16 %sext_ln717_205"   --->   Operation 4617 'add' 'add_ln712_1546' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1547 = add i16 %sext_ln717_360, i16 %add_ln712_1546"   --->   Operation 4618 'add' 'add_ln712_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4619 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1548 = add i16 %add_ln712_1547, i16 948"   --->   Operation 4619 'add' 'add_ln712_1548' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4620 [1/1] (1.32ns)   --->   "%add_ln712_1550 = add i15 %sext_ln43_220, i15 %sext_ln43_273"   --->   Operation 4620 'add' 'add_ln712_1550' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln712_491 = sext i15 %add_ln712_1552"   --->   Operation 4621 'sext' 'sext_ln712_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4622 [1/1] (1.31ns)   --->   "%add_ln712_1553 = add i16 %sext_ln717_420, i16 %sext_ln712_491"   --->   Operation 4622 'add' 'add_ln712_1553' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1554 = add i16 %add_ln712_1553, i16 65351"   --->   Operation 4623 'add' 'add_ln712_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln712_492 = sext i15 %add_ln712_1555"   --->   Operation 4624 'sext' 'sext_ln712_492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1556 = add i16 %sext_ln712_492, i16 65462"   --->   Operation 4625 'add' 'add_ln712_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln712_493 = sext i14 %add_ln712_1557"   --->   Operation 4626 'sext' 'sext_ln712_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4627 [1/1] (1.32ns)   --->   "%add_ln712_1558 = add i15 %sext_ln712_493, i15 %sext_ln43_5"   --->   Operation 4627 'add' 'add_ln712_1558' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln712_494 = sext i15 %add_ln712_1558"   --->   Operation 4628 'sext' 'sext_ln712_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4629 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1559 = add i16 %sext_ln712_494, i16 %add_ln712_1556"   --->   Operation 4629 'add' 'add_ln712_1559' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4630 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1560 = add i16 %add_ln712_1559, i16 %add_ln712_1554"   --->   Operation 4630 'add' 'add_ln712_1560' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4631 [1/1] (1.32ns)   --->   "%add_ln712_1563 = add i14 %sext_ln43_189, i14 12"   --->   Operation 4631 'add' 'add_ln712_1563' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4632 [1/1] (0.00ns)   --->   "%sext_ln712_495 = sext i14 %add_ln712_1563"   --->   Operation 4632 'sext' 'sext_ln712_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1564 = add i16 %sext_ln712_495, i16 3"   --->   Operation 4633 'add' 'add_ln712_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4634 [1/1] (0.00ns)   --->   "%sext_ln712_497 = sext i15 %add_ln712_1566"   --->   Operation 4634 'sext' 'sext_ln712_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln712_498 = sext i15 %add_ln712_1567"   --->   Operation 4635 'sext' 'sext_ln712_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4636 [1/1] (1.31ns)   --->   "%add_ln712_1568 = add i16 %sext_ln712_498, i16 %sext_ln712_497"   --->   Operation 4636 'add' 'add_ln712_1568' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4637 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1569 = add i16 %add_ln712_1568, i16 %add_ln712_1564"   --->   Operation 4637 'add' 'add_ln712_1569' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4638 [1/1] (1.33ns)   --->   "%add_ln712_1570 = add i14 %sext_ln43_45, i14 63"   --->   Operation 4638 'add' 'add_ln712_1570' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4639 [1/1] (0.00ns)   --->   "%sext_ln712_499 = sext i14 %add_ln712_1570"   --->   Operation 4639 'sext' 'sext_ln712_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4640 [1/1] (0.00ns)   --->   "%sext_ln712_501 = sext i14 %add_ln712_1572"   --->   Operation 4640 'sext' 'sext_ln712_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4641 [1/1] (1.32ns)   --->   "%add_ln712_1573 = add i15 %sext_ln712_501, i15 %sext_ln712_499"   --->   Operation 4641 'add' 'add_ln712_1573' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln712_502 = sext i15 %add_ln712_1573"   --->   Operation 4642 'sext' 'sext_ln712_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4643 [1/1] (1.31ns)   --->   "%add_ln712_1574 = add i16 %sext_ln712_502, i16 65295"   --->   Operation 4643 'add' 'add_ln712_1574' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4644 [1/1] (0.00ns)   --->   "%sext_ln712_504 = sext i14 %add_ln712_1577"   --->   Operation 4644 'sext' 'sext_ln712_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln712_506 = sext i14 %add_ln712_1579"   --->   Operation 4645 'sext' 'sext_ln712_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4646 [1/1] (1.32ns)   --->   "%add_ln712_1580 = add i15 %sext_ln712_506, i15 %sext_ln712_504"   --->   Operation 4646 'add' 'add_ln712_1580' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4647 [1/1] (1.33ns)   --->   "%add_ln712_1581 = add i12 %sext_ln43_66, i12 4055"   --->   Operation 4647 'add' 'add_ln712_1581' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4648 [1/1] (0.00ns)   --->   "%sext_ln712_507 = sext i12 %add_ln712_1581"   --->   Operation 4648 'sext' 'sext_ln712_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1582 = add i15 %sext_ln712_507, i15 %add_ln712_1580"   --->   Operation 4649 'add' 'add_ln712_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln712_508 = sext i11 %add_ln712_1584"   --->   Operation 4650 'sext' 'sext_ln712_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1585 = add i12 %sext_ln712_508, i12 %add_ln712_1583"   --->   Operation 4651 'add' 'add_ln712_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4652 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln712_1586 = add i12 %add_ln712_1585, i12 123"   --->   Operation 4652 'add' 'add_ln712_1586' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln712_509 = sext i12 %add_ln712_1586"   --->   Operation 4653 'sext' 'sext_ln712_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4654 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1587 = add i15 %sext_ln712_509, i15 %add_ln712_1582"   --->   Operation 4654 'add' 'add_ln712_1587' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1590 = add i16 %mult_V_57, i16 %mult_V_121"   --->   Operation 4655 'add' 'add_ln712_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1591 = add i16 %mult_V_441, i16 170"   --->   Operation 4656 'add' 'add_ln712_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4657 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1592 = add i16 %add_ln712_1591, i16 %mult_V_313"   --->   Operation 4657 'add' 'add_ln712_1592' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4658 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1593 = add i16 %add_ln712_1592, i16 %add_ln712_1590"   --->   Operation 4658 'add' 'add_ln712_1593' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4659 [1/1] (1.31ns)   --->   "%add_ln712_1594 = add i16 %sext_ln717_360, i16 %sext_ln717_270"   --->   Operation 4659 'add' 'add_ln712_1594' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1597 = add i16 %sext_ln717_424, i16 %sext_ln717_407"   --->   Operation 4660 'add' 'add_ln712_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4661 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1598 = add i16 %add_ln712_1597, i16 %sext_ln717_395"   --->   Operation 4661 'add' 'add_ln712_1598' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1604 = add i16 %add_ln712_1603, i16 %add_ln712_1601"   --->   Operation 4662 'add' 'add_ln712_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln712_513 = sext i15 %add_ln712_1605"   --->   Operation 4663 'sext' 'sext_ln712_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1606 = add i16 %sext_ln717_320, i16 %sext_ln712_513"   --->   Operation 4664 'add' 'add_ln712_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4665 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1607 = add i16 %add_ln712_1606, i16 65223"   --->   Operation 4665 'add' 'add_ln712_1607' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4666 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1608 = add i16 %add_ln712_1607, i16 %add_ln712_1604"   --->   Operation 4666 'add' 'add_ln712_1608' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4667 [1/1] (1.32ns)   --->   "%add_ln712_1611 = add i15 %sext_ln43_342, i15 %sext_ln43_351"   --->   Operation 4667 'add' 'add_ln712_1611' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4668 [1/1] (0.00ns)   --->   "%sext_ln712_514 = sext i15 %add_ln712_1611"   --->   Operation 4668 'sext' 'sext_ln712_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4669 [1/1] (1.32ns)   --->   "%add_ln712_1612 = add i15 %sext_ln43_410, i15 32746"   --->   Operation 4669 'add' 'add_ln712_1612' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4670 [1/1] (0.00ns)   --->   "%sext_ln712_515 = sext i15 %add_ln712_1612"   --->   Operation 4670 'sext' 'sext_ln712_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1613 = add i16 %sext_ln712_515, i16 %sext_ln712_514"   --->   Operation 4671 'add' 'add_ln712_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4672 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1614 = add i16 %add_ln712_1613, i16 64925"   --->   Operation 4672 'add' 'add_ln712_1614' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln712_516 = sext i14 %add_ln712_1615"   --->   Operation 4673 'sext' 'sext_ln712_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4674 [1/1] (1.32ns)   --->   "%add_ln712_1616 = add i15 %sext_ln712_516, i15 27"   --->   Operation 4674 'add' 'add_ln712_1616' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4675 [1/1] (0.00ns)   --->   "%sext_ln712_517 = sext i15 %add_ln712_1616"   --->   Operation 4675 'sext' 'sext_ln712_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln712_518 = sext i14 %add_ln712_1617"   --->   Operation 4676 'sext' 'sext_ln712_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4677 [1/1] (1.32ns)   --->   "%add_ln712_1618 = add i15 %sext_ln712_518, i15 %sext_ln43_143"   --->   Operation 4677 'add' 'add_ln712_1618' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln712_519 = sext i15 %add_ln712_1618"   --->   Operation 4678 'sext' 'sext_ln712_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1619 = add i16 %sext_ln712_519, i16 %sext_ln712_517"   --->   Operation 4679 'add' 'add_ln712_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln712_521 = sext i15 %add_ln712_1621"   --->   Operation 4680 'sext' 'sext_ln712_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4681 [1/1] (1.31ns)   --->   "%add_ln712_1622 = add i16 %sext_ln712_521, i16 124"   --->   Operation 4681 'add' 'add_ln712_1622' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4682 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1623 = add i16 %add_ln712_1622, i16 %add_ln712_1619"   --->   Operation 4682 'add' 'add_ln712_1623' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4683 [1/1] (0.00ns)   --->   "%sext_ln712_522 = sext i15 %add_ln712_1625"   --->   Operation 4683 'sext' 'sext_ln712_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4684 [1/1] (0.00ns)   --->   "%sext_ln712_524 = sext i14 %add_ln712_1627"   --->   Operation 4684 'sext' 'sext_ln712_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4685 [1/1] (1.32ns)   --->   "%add_ln712_1628 = add i16 %sext_ln712_524, i16 %sext_ln712_522"   --->   Operation 4685 'add' 'add_ln712_1628' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln712_525 = sext i13 %add_ln712_1630"   --->   Operation 4686 'sext' 'sext_ln712_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4687 [1/1] (1.32ns)   --->   "%add_ln712_1631 = add i14 %sext_ln712_525, i14 50"   --->   Operation 4687 'add' 'add_ln712_1631' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln712_526 = sext i14 %add_ln712_1631"   --->   Operation 4688 'sext' 'sext_ln712_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1632 = add i16 %sext_ln712_526, i16 %add_ln712_1628"   --->   Operation 4689 'add' 'add_ln712_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4690 [1/1] (0.00ns)   --->   "%sext_ln712_530 = sext i13 %add_ln712_1636"   --->   Operation 4690 'sext' 'sext_ln712_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4691 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1637 = add i16 %sext_ln712_530, i16 %add_ln712_1632"   --->   Operation 4691 'add' 'add_ln712_1637' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1640 = add i16 %mult_V_46, i16 %mult_V_122"   --->   Operation 4692 'add' 'add_ln712_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1641 = add i16 %mult_V_250, i16 %mult_V_442"   --->   Operation 4693 'add' 'add_ln712_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4694 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1642 = add i16 %add_ln712_1641, i16 %mult_V_186"   --->   Operation 4694 'add' 'add_ln712_1642' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4695 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1643 = add i16 %add_ln712_1642, i16 %add_ln712_1640"   --->   Operation 4695 'add' 'add_ln712_1643' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4696 [1/1] (1.30ns)   --->   "%add_ln712_1644 = add i16 %mult_V_506, i16 1269"   --->   Operation 4696 'add' 'add_ln712_1644' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1647 = add i16 %sext_ln717_249, i16 %sext_ln717_284"   --->   Operation 4697 'add' 'add_ln712_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4698 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1648 = add i16 %add_ln712_1647, i16 %sext_ln717_241"   --->   Operation 4698 'add' 'add_ln712_1648' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1649 = add i16 %add_ln712_1648, i16 %add_ln712_1646"   --->   Operation 4699 'add' 'add_ln712_1649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4700 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1650 = add i16 %add_ln712_1649, i16 792"   --->   Operation 4700 'add' 'add_ln712_1650' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4701 [1/1] (1.32ns)   --->   "%add_ln712_1652 = add i15 %sext_ln43_73, i15 %sext_ln43_105"   --->   Operation 4701 'add' 'add_ln712_1652' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln712_531 = sext i15 %add_ln712_1652"   --->   Operation 4702 'sext' 'sext_ln712_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1653 = add i16 %sext_ln712_531, i16 %sext_ln717_159"   --->   Operation 4703 'add' 'add_ln712_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4704 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1654 = add i16 %add_ln712_1653, i16 %sext_ln717_430"   --->   Operation 4704 'add' 'add_ln712_1654' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1663 = add i16 %add_ln712_1662, i16 %add_ln712_1659"   --->   Operation 4705 'add' 'add_ln712_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4706 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1664 = add i16 %add_ln712_1663, i16 100"   --->   Operation 4706 'add' 'add_ln712_1664' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln712_535 = sext i14 %add_ln712_1665"   --->   Operation 4707 'sext' 'sext_ln712_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4708 [1/1] (1.32ns)   --->   "%add_ln712_1666 = add i15 %sext_ln712_535, i15 %sext_ln43_100"   --->   Operation 4708 'add' 'add_ln712_1666' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln712_536 = sext i15 %add_ln712_1666"   --->   Operation 4709 'sext' 'sext_ln712_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln712_538 = sext i15 %add_ln712_1668"   --->   Operation 4710 'sext' 'sext_ln712_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1669 = add i16 %sext_ln712_538, i16 %sext_ln712_536"   --->   Operation 4711 'add' 'add_ln712_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln712_540 = sext i15 %add_ln712_1671"   --->   Operation 4712 'sext' 'sext_ln712_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4713 [1/1] (1.31ns)   --->   "%add_ln712_1672 = add i16 %sext_ln712_540, i16 65478"   --->   Operation 4713 'add' 'add_ln712_1672' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4714 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1673 = add i16 %add_ln712_1672, i16 %add_ln712_1669"   --->   Operation 4714 'add' 'add_ln712_1673' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4715 [1/1] (0.00ns)   --->   "%sext_ln712_541 = sext i14 %add_ln712_1675"   --->   Operation 4715 'sext' 'sext_ln712_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln712_543 = sext i14 %add_ln712_1677"   --->   Operation 4716 'sext' 'sext_ln712_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4717 [1/1] (1.32ns)   --->   "%add_ln712_1678 = add i15 %sext_ln712_543, i15 %sext_ln712_541"   --->   Operation 4717 'add' 'add_ln712_1678' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln712_544 = sext i15 %add_ln712_1678"   --->   Operation 4718 'sext' 'sext_ln712_544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1679 = add i16 %sext_ln712_544, i16 60"   --->   Operation 4719 'add' 'add_ln712_1679' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4720 [1/1] (0.00ns)   --->   "%sext_ln712_547 = sext i12 %add_ln712_1683"   --->   Operation 4720 'sext' 'sext_ln712_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1684 = add i14 %sext_ln712_547, i14 %add_ln712_1681"   --->   Operation 4721 'add' 'add_ln712_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln712_549 = sext i12 %add_ln712_1686"   --->   Operation 4722 'sext' 'sext_ln712_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4723 [1/1] (2.01ns) (root node of TernaryAdder)   --->   "%add_ln712_1687 = add i14 %sext_ln712_549, i14 %add_ln712_1684"   --->   Operation 4723 'add' 'add_ln712_1687' <Predicate = true> <Delay = 2.01> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln712_550 = sext i14 %add_ln712_1687"   --->   Operation 4724 'sext' 'sext_ln712_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4725 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1688 = add i16 %sext_ln712_550, i16 %add_ln712_1679"   --->   Operation 4725 'add' 'add_ln712_1688' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4726 [1/1] (1.30ns)   --->   "%add_ln712_1691 = add i16 %sext_ln717_263, i16 %mult_V_1051"   --->   Operation 4726 'add' 'add_ln712_1691' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1694 = add i16 %add_ln712_1693, i16 %add_ln712_1691"   --->   Operation 4727 'add' 'add_ln712_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4728 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1695 = add i16 %add_ln712_1694, i16 699"   --->   Operation 4728 'add' 'add_ln712_1695' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4729 [1/1] (0.00ns)   --->   "%sext_ln712_551 = sext i15 %add_ln712_1696"   --->   Operation 4729 'sext' 'sext_ln712_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1697 = add i16 %sext_ln712_551, i16 %sext_ln717_187"   --->   Operation 4730 'add' 'add_ln712_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4731 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1698 = add i16 %add_ln712_1697, i16 65270"   --->   Operation 4731 'add' 'add_ln712_1698' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1701 = add i16 %sext_ln717_295, i16 170"   --->   Operation 4732 'add' 'add_ln712_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4733 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1702 = add i16 %add_ln712_1701, i16 %add_ln712_1700"   --->   Operation 4733 'add' 'add_ln712_1702' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1703 = add i16 %add_ln712_1702, i16 %add_ln712_1698"   --->   Operation 4734 'add' 'add_ln712_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4735 [1/1] (0.00ns)   --->   "%sext_ln712_555 = sext i15 %add_ln712_1707"   --->   Operation 4735 'sext' 'sext_ln712_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1708 = add i16 %sext_ln712_555, i16 %add_ln712_1705"   --->   Operation 4736 'add' 'add_ln712_1708' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4737 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1709 = add i16 %add_ln712_1708, i16 65443"   --->   Operation 4737 'add' 'add_ln712_1709' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4738 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1710 = add i16 %add_ln712_1709, i16 %add_ln712_1703"   --->   Operation 4738 'add' 'add_ln712_1710' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4739 [1/1] (1.32ns)   --->   "%add_ln712_1712 = add i14 %sext_ln43_114, i14 16"   --->   Operation 4739 'add' 'add_ln712_1712' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4740 [1/1] (0.00ns)   --->   "%sext_ln712_556 = sext i14 %add_ln712_1712"   --->   Operation 4740 'sext' 'sext_ln712_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1713 = add i16 %sext_ln712_556, i16 23"   --->   Operation 4741 'add' 'add_ln712_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln712_558 = sext i15 %add_ln712_1715"   --->   Operation 4742 'sext' 'sext_ln712_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln712_559 = sext i14 %add_ln712_1716"   --->   Operation 4743 'sext' 'sext_ln712_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4744 [1/1] (1.32ns)   --->   "%add_ln712_1717 = add i15 %sext_ln712_559, i15 32671"   --->   Operation 4744 'add' 'add_ln712_1717' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln712_560 = sext i15 %add_ln712_1717"   --->   Operation 4745 'sext' 'sext_ln712_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4746 [1/1] (1.31ns)   --->   "%add_ln712_1718 = add i16 %sext_ln712_560, i16 %sext_ln712_558"   --->   Operation 4746 'add' 'add_ln712_1718' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4747 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1719 = add i16 %add_ln712_1718, i16 %add_ln712_1713"   --->   Operation 4747 'add' 'add_ln712_1719' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4748 [1/1] (0.00ns)   --->   "%sext_ln712_561 = sext i14 %add_ln712_1720"   --->   Operation 4748 'sext' 'sext_ln712_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4749 [1/1] (1.32ns)   --->   "%add_ln712_1721 = add i15 %sext_ln712_561, i15 32740"   --->   Operation 4749 'add' 'add_ln712_1721' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln712_562 = sext i15 %add_ln712_1721"   --->   Operation 4750 'sext' 'sext_ln712_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4751 [1/1] (1.33ns)   --->   "%add_ln712_1722 = add i14 %sext_ln43_53, i14 35"   --->   Operation 4751 'add' 'add_ln712_1722' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4752 [1/1] (0.00ns)   --->   "%sext_ln712_563 = sext i14 %add_ln712_1722"   --->   Operation 4752 'sext' 'sext_ln712_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1723 = add i16 %sext_ln712_563, i16 %sext_ln712_562"   --->   Operation 4753 'add' 'add_ln712_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4754 [1/1] (0.00ns)   --->   "%sext_ln712_565 = sext i14 %add_ln712_1725"   --->   Operation 4754 'sext' 'sext_ln712_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4755 [1/1] (0.00ns)   --->   "%sext_ln712_566 = sext i14 %add_ln712_1726"   --->   Operation 4755 'sext' 'sext_ln712_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4756 [1/1] (1.32ns)   --->   "%add_ln712_1727 = add i15 %sext_ln712_566, i15 %sext_ln712_565"   --->   Operation 4756 'add' 'add_ln712_1727' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln712_567 = sext i15 %add_ln712_1727"   --->   Operation 4757 'sext' 'sext_ln712_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4758 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1728 = add i16 %sext_ln712_567, i16 %add_ln712_1723"   --->   Operation 4758 'add' 'add_ln712_1728' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln712_568 = sext i13 %add_ln712_1730"   --->   Operation 4759 'sext' 'sext_ln712_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4760 [1/1] (0.00ns)   --->   "%sext_ln712_570 = sext i13 %add_ln712_1732"   --->   Operation 4760 'sext' 'sext_ln712_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4761 [1/1] (1.32ns)   --->   "%add_ln712_1733 = add i14 %sext_ln712_570, i14 %sext_ln712_568"   --->   Operation 4761 'add' 'add_ln712_1733' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln712_571 = sext i14 %add_ln712_1733"   --->   Operation 4762 'sext' 'sext_ln712_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln712_572 = sext i12 %add_ln712_1734"   --->   Operation 4763 'sext' 'sext_ln712_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1735 = add i13 %sext_ln712_572, i13 %sext_ln43_153"   --->   Operation 4764 'add' 'add_ln712_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln712_573 = sext i12 %add_ln712_1736"   --->   Operation 4765 'sext' 'sext_ln712_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4766 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1737 = add i13 %sext_ln712_573, i13 %add_ln712_1735"   --->   Operation 4766 'add' 'add_ln712_1737' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln712_574 = sext i13 %add_ln712_1737"   --->   Operation 4767 'sext' 'sext_ln712_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1738 = add i15 %sext_ln712_574, i15 %sext_ln712_571"   --->   Operation 4768 'add' 'add_ln712_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4769 [1/1] (1.33ns)   --->   "%add_ln712_1739 = add i12 %sext_ln43_335, i12 112"   --->   Operation 4769 'add' 'add_ln712_1739' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln712_575 = sext i12 %add_ln712_1739"   --->   Operation 4770 'sext' 'sext_ln712_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4771 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1740 = add i15 %sext_ln712_575, i15 %add_ln712_1738"   --->   Operation 4771 'add' 'add_ln712_1740' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1743 = add i16 %mult_V_60, i16 %add_ln712_212"   --->   Operation 4772 'add' 'add_ln712_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1744 = add i16 %mult_V_156, i16 %mult_V_188"   --->   Operation 4773 'add' 'add_ln712_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4774 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1745 = add i16 %add_ln712_1744, i16 %mult_V_124"   --->   Operation 4774 'add' 'add_ln712_1745' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4775 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1746 = add i16 %add_ln712_1745, i16 %add_ln712_1743"   --->   Operation 4775 'add' 'add_ln712_1746' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4776 [1/1] (1.30ns)   --->   "%add_ln712_1747 = add i16 %mult_V_508, i16 65421"   --->   Operation 4776 'add' 'add_ln712_1747' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1748 = add i16 %add_ln712_1747, i16 %mult_V_438"   --->   Operation 4777 'add' 'add_ln712_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4778 [1/1] (1.30ns)   --->   "%add_ln712_1749 = add i16 %mult_V_2054, i16 277"   --->   Operation 4778 'add' 'add_ln712_1749' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4779 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1750 = add i16 %add_ln712_1749, i16 %add_ln712_1748"   --->   Operation 4779 'add' 'add_ln712_1750' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4780 [1/1] (1.31ns)   --->   "%add_ln712_1752 = add i16 %sext_ln717_206, i16 %sext_ln717_216"   --->   Operation 4780 'add' 'add_ln712_1752' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1753 = add i16 %sext_ln717_262, i16 %sext_ln717_284"   --->   Operation 4781 'add' 'add_ln712_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4782 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1754 = add i16 %add_ln712_1753, i16 %sext_ln717_239"   --->   Operation 4782 'add' 'add_ln712_1754' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1755 = add i16 %add_ln712_1754, i16 %add_ln712_1752"   --->   Operation 4783 'add' 'add_ln712_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4784 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1756 = add i16 %add_ln712_1755, i16 65232"   --->   Operation 4784 'add' 'add_ln712_1756' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1758 = add i16 %sext_ln717_412, i16 %sext_ln717_389"   --->   Operation 4785 'add' 'add_ln712_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4786 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1759 = add i16 %add_ln712_1758, i16 %sext_ln717_386"   --->   Operation 4786 'add' 'add_ln712_1759' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1761 = add i16 %add_ln712_1760, i16 %sext_ln717_429"   --->   Operation 4787 'add' 'add_ln712_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4788 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1762 = add i16 %sext_ln717_195, i16 %add_ln712_1761"   --->   Operation 4788 'add' 'add_ln712_1762' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1763 = add i16 %add_ln712_1762, i16 %add_ln712_1759"   --->   Operation 4789 'add' 'add_ln712_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4790 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1764 = add i16 %add_ln712_1763, i16 65044"   --->   Operation 4790 'add' 'add_ln712_1764' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4791 [1/1] (1.32ns)   --->   "%add_ln712_1766 = add i15 %sext_ln43_227, i15 32531"   --->   Operation 4791 'add' 'add_ln712_1766' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln712_577 = sext i15 %add_ln712_1766"   --->   Operation 4792 'sext' 'sext_ln712_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1769 = add i16 %add_ln712_1768, i16 %sext_ln712_577"   --->   Operation 4793 'add' 'add_ln712_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln712_579 = sext i15 %add_ln712_1770"   --->   Operation 4794 'sext' 'sext_ln712_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4795 [1/1] (1.31ns)   --->   "%add_ln712_1771 = add i16 %sext_ln712_579, i16 261"   --->   Operation 4795 'add' 'add_ln712_1771' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4796 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1772 = add i16 %add_ln712_1771, i16 %add_ln712_1769"   --->   Operation 4796 'add' 'add_ln712_1772' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln712_580 = sext i15 %add_ln712_1774"   --->   Operation 4797 'sext' 'sext_ln712_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4798 [1/1] (1.31ns)   --->   "%add_ln712_1775 = add i16 %sext_ln712_580, i16 272"   --->   Operation 4798 'add' 'add_ln712_1775' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln712_582 = sext i13 %add_ln712_1778"   --->   Operation 4799 'sext' 'sext_ln712_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4800 [1/1] (1.32ns)   --->   "%add_ln712_1779 = add i14 %sext_ln712_582, i14 35"   --->   Operation 4800 'add' 'add_ln712_1779' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4801 [1/1] (0.00ns)   --->   "%sext_ln712_583 = sext i14 %add_ln712_1779"   --->   Operation 4801 'sext' 'sext_ln712_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1780 = add i15 %sext_ln712_583, i15 30"   --->   Operation 4802 'add' 'add_ln712_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln712_586 = sext i13 %add_ln712_1783"   --->   Operation 4803 'sext' 'sext_ln712_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln712_589 = sext i12 %add_ln712_1787"   --->   Operation 4804 'sext' 'sext_ln712_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4805 [1/1] (1.32ns)   --->   "%add_ln712_1788 = add i14 %sext_ln712_589, i14 %sext_ln712_586"   --->   Operation 4805 'add' 'add_ln712_1788' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln712_590 = sext i14 %add_ln712_1788"   --->   Operation 4806 'sext' 'sext_ln712_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4807 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1789 = add i15 %sext_ln712_590, i15 %add_ln712_1780"   --->   Operation 4807 'add' 'add_ln712_1789' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4808 [1/1] (1.30ns)   --->   "%add_ln712_1792 = add i16 %mult_V_2573, i16 931"   --->   Operation 4808 'add' 'add_ln712_1792' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4809 [1/1] (1.31ns)   --->   "%add_ln712_1793 = add i16 %sext_ln717_186, i16 %sext_ln717_266"   --->   Operation 4809 'add' 'add_ln712_1793' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1794 = add i16 %add_ln712_1793, i16 %sext_ln717_177"   --->   Operation 4810 'add' 'add_ln712_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4811 [1/1] (1.31ns)   --->   "%add_ln712_1795 = add i16 %sext_ln717_285, i16 8"   --->   Operation 4811 'add' 'add_ln712_1795' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4812 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1796 = add i16 %add_ln712_1795, i16 %add_ln712_1794"   --->   Operation 4812 'add' 'add_ln712_1796' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4813 [1/1] (1.31ns)   --->   "%add_ln712_1798 = add i16 %sext_ln717_306, i16 %sext_ln717_329"   --->   Operation 4813 'add' 'add_ln712_1798' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1799 = add i16 %sext_ln717_374, i16 %add_ln712_1798"   --->   Operation 4814 'add' 'add_ln712_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4815 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1800 = add i16 %add_ln712_1799, i16 108"   --->   Operation 4815 'add' 'add_ln712_1800' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4816 [1/1] (1.31ns)   --->   "%add_ln712_1802 = add i16 %sext_ln717_431, i16 467"   --->   Operation 4816 'add' 'add_ln712_1802' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4817 [1/1] (0.00ns)   --->   "%sext_ln712_592 = sext i15 %add_ln712_1803"   --->   Operation 4817 'sext' 'sext_ln712_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1804 = add i16 %sext_ln712_592, i16 65400"   --->   Operation 4818 'add' 'add_ln712_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4819 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1807 = add i16 %add_ln712_1806, i16 %add_ln712_1804"   --->   Operation 4819 'add' 'add_ln712_1807' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln712_594 = sext i15 %add_ln712_1809"   --->   Operation 4820 'sext' 'sext_ln712_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4821 [1/1] (1.31ns)   --->   "%add_ln712_1810 = add i16 %sext_ln717_332, i16 %sext_ln712_594"   --->   Operation 4821 'add' 'add_ln712_1810' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1814 = add i16 %add_ln712_1813, i16 %add_ln712_1810"   --->   Operation 4822 'add' 'add_ln712_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4823 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1815 = add i16 %add_ln712_1814, i16 65170"   --->   Operation 4823 'add' 'add_ln712_1815' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4824 [1/1] (1.32ns)   --->   "%add_ln712_1818 = add i15 %sext_ln43_389, i15 172"   --->   Operation 4824 'add' 'add_ln712_1818' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4825 [1/1] (0.00ns)   --->   "%sext_ln712_597 = sext i15 %add_ln712_1818"   --->   Operation 4825 'sext' 'sext_ln712_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln712_598 = sext i15 %add_ln712_1819"   --->   Operation 4826 'sext' 'sext_ln712_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4827 [1/1] (1.31ns)   --->   "%add_ln712_1820 = add i16 %sext_ln712_598, i16 54"   --->   Operation 4827 'add' 'add_ln712_1820' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1821 = add i16 %add_ln712_1820, i16 %sext_ln712_597"   --->   Operation 4828 'add' 'add_ln712_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln712_599 = sext i14 %add_ln712_1822"   --->   Operation 4829 'sext' 'sext_ln712_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4830 [1/1] (1.32ns)   --->   "%add_ln712_1823 = add i15 %sext_ln712_599, i15 %sext_ln43_27"   --->   Operation 4830 'add' 'add_ln712_1823' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln712_600 = sext i15 %add_ln712_1823"   --->   Operation 4831 'sext' 'sext_ln712_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4832 [1/1] (1.31ns)   --->   "%add_ln712_1824 = add i16 %sext_ln712_600, i16 65495"   --->   Operation 4832 'add' 'add_ln712_1824' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4833 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1825 = add i16 %add_ln712_1824, i16 %add_ln712_1821"   --->   Operation 4833 'add' 'add_ln712_1825' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4834 [1/1] (1.32ns)   --->   "%add_ln712_1826 = add i14 %sext_ln43_219, i14 16312"   --->   Operation 4834 'add' 'add_ln712_1826' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4835 [1/1] (0.00ns)   --->   "%sext_ln712_601 = sext i14 %add_ln712_1826"   --->   Operation 4835 'sext' 'sext_ln712_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln712_602 = sext i14 %add_ln712_1827"   --->   Operation 4836 'sext' 'sext_ln712_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4837 [1/1] (1.32ns)   --->   "%add_ln712_1828 = add i15 %sext_ln712_602, i15 32710"   --->   Operation 4837 'add' 'add_ln712_1828' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4838 [1/1] (0.00ns)   --->   "%sext_ln712_603 = sext i15 %add_ln712_1828"   --->   Operation 4838 'sext' 'sext_ln712_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1829 = add i16 %sext_ln712_603, i16 %sext_ln712_601"   --->   Operation 4839 'add' 'add_ln712_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4840 [1/1] (0.00ns)   --->   "%sext_ln712_604 = sext i14 %add_ln712_1830"   --->   Operation 4840 'sext' 'sext_ln712_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4841 [1/1] (1.32ns)   --->   "%add_ln712_1831 = add i15 %sext_ln712_604, i15 32751"   --->   Operation 4841 'add' 'add_ln712_1831' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln712_605 = sext i15 %add_ln712_1831"   --->   Operation 4842 'sext' 'sext_ln712_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln712_606 = sext i14 %add_ln712_1832"   --->   Operation 4843 'sext' 'sext_ln712_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4844 [1/1] (1.31ns)   --->   "%add_ln712_1833 = add i16 %sext_ln712_606, i16 %sext_ln712_605"   --->   Operation 4844 'add' 'add_ln712_1833' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4845 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1834 = add i16 %add_ln712_1833, i16 %add_ln712_1829"   --->   Operation 4845 'add' 'add_ln712_1834' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln712_609 = sext i13 %add_ln712_1840"   --->   Operation 4846 'sext' 'sext_ln712_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4847 [1/1] (0.00ns)   --->   "%sext_ln712_610 = sext i12 %add_ln712_1841"   --->   Operation 4847 'sext' 'sext_ln712_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4848 [1/1] (1.32ns)   --->   "%add_ln712_1842 = add i14 %sext_ln712_610, i14 %sext_ln712_609"   --->   Operation 4848 'add' 'add_ln712_1842' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln712_611 = sext i14 %add_ln712_1842"   --->   Operation 4849 'sext' 'sext_ln712_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1843 = add i15 %sext_ln712_611, i15 %add_ln712_1838"   --->   Operation 4850 'add' 'add_ln712_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4851 [1/1] (1.33ns)   --->   "%add_ln712_1844 = add i12 %sext_ln43_329, i12 3996"   --->   Operation 4851 'add' 'add_ln712_1844' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln712_612 = sext i12 %add_ln712_1844"   --->   Operation 4852 'sext' 'sext_ln712_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4853 [1/1] (2.02ns) (root node of TernaryAdder)   --->   "%add_ln712_1845 = add i15 %sext_ln712_612, i15 %add_ln712_1843"   --->   Operation 4853 'add' 'add_ln712_1845' <Predicate = true> <Delay = 2.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1848 = add i16 %mult_V_107, i16 %mult_V_318"   --->   Operation 4854 'add' 'add_ln712_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1849 = add i16 %mult_V_493, i16 65414"   --->   Operation 4855 'add' 'add_ln712_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4856 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1850 = add i16 %add_ln712_1849, i16 %mult_V_446"   --->   Operation 4856 'add' 'add_ln712_1850' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4857 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1851 = add i16 %add_ln712_1850, i16 %add_ln712_1848"   --->   Operation 4857 'add' 'add_ln712_1851' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4858 [1/1] (1.30ns)   --->   "%add_ln712_1852 = add i16 %mult_V_926, i16 312"   --->   Operation 4858 'add' 'add_ln712_1852' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1854 = add i16 %sext_ln717_212, i16 %sext_ln717_235"   --->   Operation 4859 'add' 'add_ln712_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4860 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1855 = add i16 %add_ln712_1854, i16 %sext_ln717_179"   --->   Operation 4860 'add' 'add_ln712_1855' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1856 = add i16 %sext_ln717_303, i16 43"   --->   Operation 4861 'add' 'add_ln712_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4862 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1857 = add i16 %add_ln712_1856, i16 %sext_ln717_281"   --->   Operation 4862 'add' 'add_ln712_1857' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1858 = add i16 %add_ln712_1857, i16 %add_ln712_1855"   --->   Operation 4863 'add' 'add_ln712_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4864 [1/1] (1.31ns)   --->   "%add_ln712_1859 = add i16 %sext_ln717_318, i16 64915"   --->   Operation 4864 'add' 'add_ln712_1859' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4865 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1860 = add i16 %add_ln712_1859, i16 %add_ln712_1858"   --->   Operation 4865 'add' 'add_ln712_1860' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4866 [1/1] (1.31ns)   --->   "%add_ln712_1862 = add i16 %sext_ln717_391, i16 %sext_ln717_378"   --->   Operation 4866 'add' 'add_ln712_1862' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4867 [1/1] (1.31ns)   --->   "%add_ln712_1864 = add i16 %sext_ln717_432, i16 192"   --->   Operation 4867 'add' 'add_ln712_1864' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln712_614 = sext i15 %add_ln712_1865"   --->   Operation 4868 'sext' 'sext_ln712_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4869 [1/1] (1.31ns)   --->   "%add_ln712_1866 = add i16 %sext_ln712_614, i16 %sext_ln717_138"   --->   Operation 4869 'add' 'add_ln712_1866' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1867 = add i16 %add_ln712_1866, i16 %add_ln712_1864"   --->   Operation 4870 'add' 'add_ln712_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4871 [1/1] (0.00ns)   --->   "%sext_ln712_615 = sext i15 %add_ln712_1868"   --->   Operation 4871 'sext' 'sext_ln712_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4872 [1/1] (1.31ns)   --->   "%add_ln712_1869 = add i16 %sext_ln712_615, i16 %sext_ln717_229"   --->   Operation 4872 'add' 'add_ln712_1869' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1870 = add i16 %sext_ln717_292, i16 65411"   --->   Operation 4873 'add' 'add_ln712_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4874 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1871 = add i16 %add_ln712_1870, i16 %add_ln712_1869"   --->   Operation 4874 'add' 'add_ln712_1871' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4875 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1872 = add i16 %add_ln712_1871, i16 %add_ln712_1867"   --->   Operation 4875 'add' 'add_ln712_1872' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4876 [1/1] (1.32ns)   --->   "%add_ln712_1875 = add i16 %sext_ln717_363, i16 65394"   --->   Operation 4876 'add' 'add_ln712_1875' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4877 [1/1] (0.00ns)   --->   "%sext_ln712_616 = sext i15 %add_ln712_1876"   --->   Operation 4877 'sext' 'sext_ln712_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4878 [1/1] (1.31ns)   --->   "%add_ln712_1877 = add i16 %sext_ln712_616, i16 %sext_ln717_370"   --->   Operation 4878 'add' 'add_ln712_1877' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4879 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1878 = add i16 %add_ln712_1877, i16 %add_ln712_1875"   --->   Operation 4879 'add' 'add_ln712_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4880 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1879 = add i16 %add_ln712_1878, i16 65404"   --->   Operation 4880 'add' 'add_ln712_1879' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4881 [1/1] (1.32ns)   --->   "%add_ln712_1880 = add i15 %sext_ln43_412, i15 26"   --->   Operation 4881 'add' 'add_ln712_1880' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln712_617 = sext i15 %add_ln712_1880"   --->   Operation 4882 'sext' 'sext_ln712_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1881 = add i16 %sext_ln712_617, i16 303"   --->   Operation 4883 'add' 'add_ln712_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4884 [1/1] (0.00ns)   --->   "%sext_ln712_619 = sext i15 %add_ln712_1883"   --->   Operation 4884 'sext' 'sext_ln712_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln712_621 = sext i15 %add_ln712_1885"   --->   Operation 4885 'sext' 'sext_ln712_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4886 [1/1] (1.31ns)   --->   "%add_ln712_1886 = add i16 %sext_ln712_621, i16 %sext_ln712_619"   --->   Operation 4886 'add' 'add_ln712_1886' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4887 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1887 = add i16 %add_ln712_1886, i16 %add_ln712_1881"   --->   Operation 4887 'add' 'add_ln712_1887' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln712_623 = sext i15 %add_ln712_1890"   --->   Operation 4888 'sext' 'sext_ln712_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln712_625 = sext i15 %add_ln712_1892"   --->   Operation 4889 'sext' 'sext_ln712_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4890 [1/1] (1.31ns)   --->   "%add_ln712_1893 = add i16 %sext_ln712_625, i16 %sext_ln712_623"   --->   Operation 4890 'add' 'add_ln712_1893' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln712_627 = sext i14 %add_ln712_1895"   --->   Operation 4891 'sext' 'sext_ln712_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln712_629 = sext i14 %add_ln712_1897"   --->   Operation 4892 'sext' 'sext_ln712_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4893 [1/1] (1.32ns)   --->   "%add_ln712_1898 = add i15 %sext_ln712_629, i15 %sext_ln712_627"   --->   Operation 4893 'add' 'add_ln712_1898' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4894 [1/1] (0.00ns)   --->   "%sext_ln712_630 = sext i15 %add_ln712_1898"   --->   Operation 4894 'sext' 'sext_ln712_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1899 = add i16 %sext_ln712_630, i16 %add_ln712_1893"   --->   Operation 4895 'add' 'add_ln712_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4896 [1/1] (0.00ns)   --->   "%sext_ln712_633 = sext i13 %add_ln712_1903"   --->   Operation 4896 'sext' 'sext_ln712_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4897 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1904 = add i16 %sext_ln712_633, i16 %add_ln712_1899"   --->   Operation 4897 'add' 'add_ln712_1904' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4898 [1/1] (1.31ns)   --->   "%add_ln712_1907 = add i16 %sext_ln717_274, i16 %sext_ln717_307"   --->   Operation 4898 'add' 'add_ln712_1907' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1908 = add i16 %add_ln712_1907, i16 %sext_ln717_160"   --->   Operation 4899 'add' 'add_ln712_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4900 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1909 = add i16 %sext_ln717_313, i16 %add_ln712_1908"   --->   Operation 4900 'add' 'add_ln712_1909' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4901 [1/1] (1.32ns)   --->   "%add_ln712_1910 = add i15 %sext_ln43_117, i15 %sext_ln43_141"   --->   Operation 4901 'add' 'add_ln712_1910' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln712_634 = sext i15 %add_ln712_1910"   --->   Operation 4902 'sext' 'sext_ln712_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1911 = add i16 %sext_ln712_634, i16 %sext_ln717_209"   --->   Operation 4903 'add' 'add_ln712_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4904 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1912 = add i16 %add_ln712_1911, i16 %sext_ln717_396"   --->   Operation 4904 'add' 'add_ln712_1912' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4905 [1/1] (1.32ns)   --->   "%add_ln712_1915 = add i15 %sext_ln43_229, i15 165"   --->   Operation 4905 'add' 'add_ln712_1915' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4906 [1/1] (0.00ns)   --->   "%sext_ln712_635 = sext i15 %add_ln712_1915"   --->   Operation 4906 'sext' 'sext_ln712_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4907 [1/1] (1.32ns)   --->   "%add_ln712_1916 = add i15 %sext_ln43_273, i15 122"   --->   Operation 4907 'add' 'add_ln712_1916' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln712_636 = sext i15 %add_ln712_1916"   --->   Operation 4908 'sext' 'sext_ln712_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1917 = add i16 %sext_ln712_636, i16 %sext_ln712_635"   --->   Operation 4909 'add' 'add_ln712_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4910 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1921 = add i16 %add_ln712_1920, i16 %add_ln712_1917"   --->   Operation 4910 'add' 'add_ln712_1921' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4911 [1/1] (0.00ns)   --->   "%sext_ln712_639 = sext i15 %add_ln712_1923"   --->   Operation 4911 'sext' 'sext_ln712_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4912 [1/1] (1.31ns)   --->   "%add_ln712_1924 = add i16 %sext_ln712_639, i16 112"   --->   Operation 4912 'add' 'add_ln712_1924' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln712_640 = sext i15 %add_ln712_1925"   --->   Operation 4913 'sext' 'sext_ln712_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4914 [1/1] (1.31ns)   --->   "%add_ln712_1926 = add i16 %sext_ln712_640, i16 %sext_ln717_390"   --->   Operation 4914 'add' 'add_ln712_1926' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1927 = add i16 %add_ln712_1926, i16 %add_ln712_1924"   --->   Operation 4915 'add' 'add_ln712_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln712_641 = sext i14 %add_ln712_1928"   --->   Operation 4916 'sext' 'sext_ln712_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4917 [1/1] (1.32ns)   --->   "%add_ln712_1929 = add i15 %sext_ln712_641, i15 %sext_ln43_419"   --->   Operation 4917 'add' 'add_ln712_1929' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln712_642 = sext i15 %add_ln712_1929"   --->   Operation 4918 'sext' 'sext_ln712_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln712_644 = sext i15 %add_ln712_1931"   --->   Operation 4919 'sext' 'sext_ln712_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4920 [1/1] (1.31ns)   --->   "%add_ln712_1932 = add i16 %sext_ln712_644, i16 %sext_ln712_642"   --->   Operation 4920 'add' 'add_ln712_1932' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4921 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1933 = add i16 %add_ln712_1932, i16 %add_ln712_1927"   --->   Operation 4921 'add' 'add_ln712_1933' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4922 [1/1] (1.32ns)   --->   "%add_ln712_1936 = add i14 %sext_ln43_187, i14 22"   --->   Operation 4922 'add' 'add_ln712_1936' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln712_645 = sext i14 %add_ln712_1936"   --->   Operation 4923 'sext' 'sext_ln712_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4924 [1/1] (1.32ns)   --->   "%add_ln712_1937 = add i16 %sext_ln712_645, i16 182"   --->   Operation 4924 'add' 'add_ln712_1937' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4925 [1/1] (0.00ns)   --->   "%sext_ln712_646 = sext i13 %add_ln712_1938"   --->   Operation 4925 'sext' 'sext_ln712_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4926 [1/1] (1.32ns)   --->   "%add_ln712_1939 = add i14 %sext_ln712_646, i14 36"   --->   Operation 4926 'add' 'add_ln712_1939' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln712_647 = sext i14 %add_ln712_1939"   --->   Operation 4927 'sext' 'sext_ln712_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln712_649 = sext i14 %add_ln712_1941"   --->   Operation 4928 'sext' 'sext_ln712_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4929 [1/1] (1.32ns)   --->   "%add_ln712_1942 = add i15 %sext_ln712_649, i15 %sext_ln712_647"   --->   Operation 4929 'add' 'add_ln712_1942' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4930 [1/1] (0.00ns)   --->   "%sext_ln712_650 = sext i15 %add_ln712_1942"   --->   Operation 4930 'sext' 'sext_ln712_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4931 [1/1] (1.33ns)   --->   "%add_ln712_1943 = add i13 %sext_ln43_302, i13 11"   --->   Operation 4931 'add' 'add_ln712_1943' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4932 [1/1] (0.00ns)   --->   "%sext_ln712_651 = sext i13 %add_ln712_1943"   --->   Operation 4932 'sext' 'sext_ln712_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4933 [1/1] (1.32ns)   --->   "%add_ln712_1944 = add i14 %sext_ln712_651, i14 82"   --->   Operation 4933 'add' 'add_ln712_1944' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4934 [1/1] (0.00ns)   --->   "%sext_ln712_652 = sext i14 %add_ln712_1944"   --->   Operation 4934 'sext' 'sext_ln712_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4935 [1/1] (1.31ns)   --->   "%add_ln712_1945 = add i16 %sext_ln712_652, i16 %sext_ln712_650"   --->   Operation 4935 'add' 'add_ln712_1945' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln712_654 = sext i12 %add_ln712_1949"   --->   Operation 4936 'sext' 'sext_ln712_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1950 = add i13 %sext_ln712_654, i13 %add_ln712_1948"   --->   Operation 4937 'add' 'add_ln712_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4938 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1951 = add i13 %add_ln712_1950, i13 8053"   --->   Operation 4938 'add' 'add_ln712_1951' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4939 [1/1] (0.00ns)   --->   "%sext_ln712_655 = sext i13 %add_ln712_1951"   --->   Operation 4939 'sext' 'sext_ln712_655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4940 [1/1] (0.00ns)   --->   "%sext_ln712_656 = sext i12 %add_ln712_1952"   --->   Operation 4940 'sext' 'sext_ln712_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4941 [1/1] (0.00ns)   --->   "%sext_ln712_657 = sext i12 %add_ln712_1953"   --->   Operation 4941 'sext' 'sext_ln712_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4942 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1954 = add i13 %sext_ln712_657, i13 %sext_ln712_656"   --->   Operation 4942 'add' 'add_ln712_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4943 [1/1] (0.00ns)   --->   "%sext_ln712_660 = sext i12 %add_ln712_1958"   --->   Operation 4943 'sext' 'sext_ln712_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4944 [1/1] (2.00ns) (root node of TernaryAdder)   --->   "%add_ln712_1959 = add i13 %sext_ln712_660, i13 %add_ln712_1954"   --->   Operation 4944 'add' 'add_ln712_1959' <Predicate = true> <Delay = 2.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4945 [1/1] (0.00ns)   --->   "%sext_ln712_661 = sext i13 %add_ln712_1959"   --->   Operation 4945 'sext' 'sext_ln712_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4946 [1/1] (1.32ns)   --->   "%add_ln712_1960 = add i14 %sext_ln712_661, i14 %sext_ln712_655"   --->   Operation 4946 'add' 'add_ln712_1960' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 4947 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 4947 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4948 [1/1] (0.00ns)   --->   "%speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 2, void @empty_0"   --->   Operation 4948 'speclatency' 'speclatency_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4949 [1/1] (0.00ns)   --->   "%specresourcelimit_ln32 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1475, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [src/nnet_utils/nnet_dense_latency.h:32]   --->   Operation 4949 'specresourcelimit' 'specresourcelimit_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln717_377 = sext i15 %mult_V_2074"   --->   Operation 4950 'sext' 'sext_ln717_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_223 = add i16 %add_ln712_222, i16 %add_ln712_217"   --->   Operation 4951 'add' 'add_ln712_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4952 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_227 = add i16 %add_ln712_226, i16 %add_ln712_223"   --->   Operation 4952 'add' 'add_ln712_227' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_229 = add i16 %add_ln712_228, i16 541"   --->   Operation 4953 'add' 'add_ln712_229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4954 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_239 = add i16 %add_ln712_238, i16 %add_ln712_229"   --->   Operation 4954 'add' 'add_ln712_239' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_240 = add i16 %add_ln712_239, i16 %add_ln712_227"   --->   Operation 4955 'add' 'add_ln712_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4956 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i15 %add_ln712_257"   --->   Operation 4956 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_258 = add i16 %sext_ln712_41, i16 %add_ln712_249"   --->   Operation 4957 'add' 'add_ln712_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4958 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_259 = add i16 %add_ln712_258, i16 65221"   --->   Operation 4958 'add' 'add_ln712_259' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4959 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_260 = add i16 %add_ln712_259, i16 %add_ln712_240"   --->   Operation 4959 'add' 'add_ln712_260' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_263 = add i16 %add_ln712_262, i16 64824"   --->   Operation 4960 'add' 'add_ln712_263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4961 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_271 = add i16 %add_ln712_270, i16 %add_ln712_263"   --->   Operation 4961 'add' 'add_ln712_271' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_280 = add i16 %add_ln712_279, i16 %add_ln712_275"   --->   Operation 4962 'add' 'add_ln712_280' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4963 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_292 = add i16 %add_ln712_291, i16 %add_ln712_280"   --->   Operation 4963 'add' 'add_ln712_292' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_293 = add i16 %add_ln712_292, i16 %add_ln712_271"   --->   Operation 4964 'add' 'add_ln712_293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_308 = add i16 %add_ln712_307, i16 %add_ln712_301"   --->   Operation 4965 'add' 'add_ln712_308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4966 [1/1] (0.00ns)   --->   "%sext_ln712_67 = sext i15 %add_ln712_316"   --->   Operation 4966 'sext' 'sext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4967 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_317 = add i16 %sext_ln712_67, i16 %add_ln712_308"   --->   Operation 4967 'add' 'add_ln712_317' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4968 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_318 = add i16 %add_ln712_317, i16 %add_ln712_293"   --->   Operation 4968 'add' 'add_ln712_318' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_322 = add i16 %add_ln712_321, i16 573"   --->   Operation 4969 'add' 'add_ln712_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4970 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_331 = add i16 %add_ln712_330, i16 %add_ln712_322"   --->   Operation 4970 'add' 'add_ln712_331' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_340 = add i16 %add_ln712_339, i16 %add_ln712_331"   --->   Operation 4971 'add' 'add_ln712_340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_355 = add i16 %add_ln712_354, i16 %add_ln712_347"   --->   Operation 4972 'add' 'add_ln712_355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4973 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_375 = add i16 %add_ln712_374, i16 %add_ln712_355"   --->   Operation 4973 'add' 'add_ln712_375' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4974 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_376 = add i16 %add_ln712_375, i16 %add_ln712_340"   --->   Operation 4974 'add' 'add_ln712_376' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_385 = add i16 %add_ln712_384, i16 %add_ln712_380"   --->   Operation 4975 'add' 'add_ln712_385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4976 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_395 = add i16 %add_ln712_394, i16 %add_ln712_385"   --->   Operation 4976 'add' 'add_ln712_395' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_401 = add i16 %add_ln712_400, i16 %add_ln712_395"   --->   Operation 4977 'add' 'add_ln712_401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_418 = add i16 %add_ln712_417, i16 %add_ln712_406"   --->   Operation 4978 'add' 'add_ln712_418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4979 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_426 = add i16 %add_ln712_425, i16 %add_ln712_418"   --->   Operation 4979 'add' 'add_ln712_426' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4980 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_427 = add i16 %add_ln712_426, i16 %add_ln712_401"   --->   Operation 4980 'add' 'add_ln712_427' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_433 = add i16 %add_ln712_432, i16 %add_ln712_431"   --->   Operation 4981 'add' 'add_ln712_433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4982 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_442 = add i16 %add_ln712_441, i16 %add_ln712_433"   --->   Operation 4982 'add' 'add_ln712_442' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_451 = add i16 %add_ln712_450, i16 %add_ln712_442"   --->   Operation 4983 'add' 'add_ln712_451' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_471 = add i16 %add_ln712_470, i16 %add_ln712_459"   --->   Operation 4984 'add' 'add_ln712_471' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4985 [1/1] (0.00ns)   --->   "%sext_ln712_131 = sext i15 %add_ln712_485"   --->   Operation 4985 'sext' 'sext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4986 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_486 = add i16 %sext_ln712_131, i16 %add_ln712_471"   --->   Operation 4986 'add' 'add_ln712_486' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4987 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_487 = add i16 %add_ln712_486, i16 %add_ln712_451"   --->   Operation 4987 'add' 'add_ln712_487' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_497 = add i16 %add_ln712_496, i16 %add_ln712_491"   --->   Operation 4988 'add' 'add_ln712_497' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4989 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_504 = add i16 %add_ln712_503, i16 %add_ln712_497"   --->   Operation 4989 'add' 'add_ln712_504' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_517 = add i16 %add_ln712_516, i16 %add_ln712_504"   --->   Operation 4990 'add' 'add_ln712_517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_536 = add i16 %add_ln712_535, i16 %add_ln712_526"   --->   Operation 4991 'add' 'add_ln712_536' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln712_152 = sext i15 %add_ln712_544"   --->   Operation 4992 'sext' 'sext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4993 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_545 = add i16 %sext_ln712_152, i16 %add_ln712_536"   --->   Operation 4993 'add' 'add_ln712_545' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4994 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_546 = add i16 %add_ln712_545, i16 %add_ln712_517"   --->   Operation 4994 'add' 'add_ln712_546' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_554 = add i16 %add_ln712_553, i16 %add_ln712_550"   --->   Operation 4995 'add' 'add_ln712_554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4996 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_565 = add i16 %add_ln712_564, i16 %add_ln712_554"   --->   Operation 4996 'add' 'add_ln712_565' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_571 = add i16 %add_ln712_570, i16 %add_ln712_566"   --->   Operation 4997 'add' 'add_ln712_571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4998 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_572 = add i16 %add_ln712_571, i16 68"   --->   Operation 4998 'add' 'add_ln712_572' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_573 = add i16 %add_ln712_572, i16 %add_ln712_565"   --->   Operation 4999 'add' 'add_ln712_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_586 = add i16 %add_ln712_585, i16 %add_ln712_579"   --->   Operation 5000 'add' 'add_ln712_586' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5001 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_598 = add i16 %add_ln712_597, i16 %add_ln712_586"   --->   Operation 5001 'add' 'add_ln712_598' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5002 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_599 = add i16 %add_ln712_598, i16 %add_ln712_573"   --->   Operation 5002 'add' 'add_ln712_599' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_605 = add i16 %add_ln712_604, i16 %add_ln712_600"   --->   Operation 5003 'add' 'add_ln712_605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5004 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_611 = add i16 %add_ln712_610, i16 %add_ln712_605"   --->   Operation 5004 'add' 'add_ln712_611' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_618 = add i16 %add_ln712_617, i16 %add_ln712_613"   --->   Operation 5005 'add' 'add_ln712_618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5006 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_624 = add i16 %add_ln712_623, i16 %add_ln712_618"   --->   Operation 5006 'add' 'add_ln712_624' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_625 = add i16 %add_ln712_624, i16 %add_ln712_611"   --->   Operation 5007 'add' 'add_ln712_625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_638 = add i16 %add_ln712_637, i16 %add_ln712_629"   --->   Operation 5008 'add' 'add_ln712_638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5009 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_655 = add i16 %add_ln712_654, i16 %add_ln712_638"   --->   Operation 5009 'add' 'add_ln712_655' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5010 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_656 = add i16 %add_ln712_655, i16 %add_ln712_625"   --->   Operation 5010 'add' 'add_ln712_656' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_660 = add i16 %add_ln712_659, i16 164"   --->   Operation 5011 'add' 'add_ln712_660' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5012 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_668 = add i16 %add_ln712_667, i16 %add_ln712_660"   --->   Operation 5012 'add' 'add_ln712_668' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_681 = add i16 %add_ln712_680, i16 %add_ln712_668"   --->   Operation 5013 'add' 'add_ln712_681' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_693 = add i16 %add_ln712_692, i16 %add_ln712_685"   --->   Operation 5014 'add' 'add_ln712_693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5015 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_711 = add i16 %add_ln712_710, i16 %add_ln712_693"   --->   Operation 5015 'add' 'add_ln712_711' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5016 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_712 = add i16 %add_ln712_711, i16 %add_ln712_681"   --->   Operation 5016 'add' 'add_ln712_712' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_720 = add i16 %add_ln712_719, i16 %add_ln712_716"   --->   Operation 5017 'add' 'add_ln712_720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5018 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_728 = add i16 %add_ln712_727, i16 %add_ln712_720"   --->   Operation 5018 'add' 'add_ln712_728' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_730 = add i16 %add_ln712_729, i16 65258"   --->   Operation 5019 'add' 'add_ln712_730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5020 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_739 = add i16 %add_ln712_738, i16 %add_ln712_730"   --->   Operation 5020 'add' 'add_ln712_739' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_740 = add i16 %add_ln712_739, i16 %add_ln712_728"   --->   Operation 5021 'add' 'add_ln712_740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_751 = add i16 %add_ln712_750, i16 %add_ln712_747"   --->   Operation 5022 'add' 'add_ln712_751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5023 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_764 = add i16 %add_ln712_763, i16 %add_ln712_751"   --->   Operation 5023 'add' 'add_ln712_764' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5024 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_765 = add i16 %add_ln712_764, i16 %add_ln712_740"   --->   Operation 5024 'add' 'add_ln712_765' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_771 = add i16 %add_ln712_770, i16 %add_ln712_769"   --->   Operation 5025 'add' 'add_ln712_771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5026 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_778 = add i16 %add_ln712_777, i16 %add_ln712_771"   --->   Operation 5026 'add' 'add_ln712_778' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_787 = add i16 %add_ln712_786, i16 %add_ln712_782"   --->   Operation 5027 'add' 'add_ln712_787' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5028 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_796 = add i16 %add_ln712_795, i16 %add_ln712_787"   --->   Operation 5028 'add' 'add_ln712_796' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_797 = add i16 %add_ln712_796, i16 %add_ln712_778"   --->   Operation 5029 'add' 'add_ln712_797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_809 = add i16 %add_ln712_808, i16 65222"   --->   Operation 5030 'add' 'add_ln712_809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5031 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_817 = add i16 %add_ln712_816, i16 %add_ln712_809"   --->   Operation 5031 'add' 'add_ln712_817' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5032 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_818 = add i16 %add_ln712_817, i16 %add_ln712_797"   --->   Operation 5032 'add' 'add_ln712_818' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_826 = add i16 %add_ln712_825, i16 %add_ln712_822"   --->   Operation 5033 'add' 'add_ln712_826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5034 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_834 = add i16 %add_ln712_833, i16 %add_ln712_826"   --->   Operation 5034 'add' 'add_ln712_834' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_841 = add i16 %add_ln712_840, i16 %add_ln712_834"   --->   Operation 5035 'add' 'add_ln712_841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_857 = add i16 %add_ln712_856, i16 %add_ln712_846"   --->   Operation 5036 'add' 'add_ln712_857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5037 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_873 = add i16 %add_ln712_872, i16 %add_ln712_857"   --->   Operation 5037 'add' 'add_ln712_873' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5038 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_874 = add i16 %add_ln712_873, i16 %add_ln712_841"   --->   Operation 5038 'add' 'add_ln712_874' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_880 = add i16 %add_ln712_879, i16 %add_ln712_877"   --->   Operation 5039 'add' 'add_ln712_880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5040 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_884 = add i16 %add_ln712_883, i16 %add_ln712_880"   --->   Operation 5040 'add' 'add_ln712_884' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_894 = add i16 %add_ln712_893, i16 %add_ln712_884"   --->   Operation 5041 'add' 'add_ln712_894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5042 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_909 = add i16 %add_ln712_908, i16 %add_ln712_900"   --->   Operation 5042 'add' 'add_ln712_909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5043 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_927 = add i16 %add_ln712_926, i16 %add_ln712_909"   --->   Operation 5043 'add' 'add_ln712_927' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5044 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_928 = add i16 %add_ln712_927, i16 %add_ln712_894"   --->   Operation 5044 'add' 'add_ln712_928' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_935 = add i16 %add_ln712_934, i16 %add_ln712_932"   --->   Operation 5045 'add' 'add_ln712_935' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5046 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_942 = add i16 %add_ln712_941, i16 %add_ln712_935"   --->   Operation 5046 'add' 'add_ln712_942' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_954 = add i16 %add_ln712_953, i16 %add_ln712_942"   --->   Operation 5047 'add' 'add_ln712_954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5048 [1/1] (0.00ns)   --->   "%sext_ln712_291 = sext i13 %add_ln712_978"   --->   Operation 5048 'sext' 'sext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_979 = add i16 %sext_ln712_291, i16 %add_ln712_973"   --->   Operation 5049 'add' 'add_ln712_979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5050 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_980 = add i16 %add_ln712_979, i16 %add_ln712_969"   --->   Operation 5050 'add' 'add_ln712_980' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5051 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_981 = add i16 %add_ln712_980, i16 %add_ln712_954"   --->   Operation 5051 'add' 'add_ln712_981' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_991 = add i16 %add_ln712_990, i16 %add_ln712_985"   --->   Operation 5052 'add' 'add_ln712_991' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5053 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_992 = add i16 %add_ln712_991, i16 1240"   --->   Operation 5053 'add' 'add_ln712_992' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_997 = add i16 %add_ln712_996, i16 571"   --->   Operation 5054 'add' 'add_ln712_997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5055 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1006 = add i16 %add_ln712_1005, i16 %add_ln712_997"   --->   Operation 5055 'add' 'add_ln712_1006' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1007 = add i16 %add_ln712_1006, i16 %add_ln712_992"   --->   Operation 5056 'add' 'add_ln712_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1026 = add i16 %add_ln712_1025, i16 %add_ln712_1016"   --->   Operation 5057 'add' 'add_ln712_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5058 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1041 = add i16 %add_ln712_1040, i16 %add_ln712_1026"   --->   Operation 5058 'add' 'add_ln712_1041' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5059 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1042 = add i16 %add_ln712_1041, i16 %add_ln712_1007"   --->   Operation 5059 'add' 'add_ln712_1042' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1049 = add i16 %add_ln712_1048, i16 %add_ln712_1044"   --->   Operation 5060 'add' 'add_ln712_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5061 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1056 = add i16 %add_ln712_1055, i16 %add_ln712_1049"   --->   Operation 5061 'add' 'add_ln712_1056' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1064 = add i16 %add_ln712_1063, i16 %add_ln712_1056"   --->   Operation 5062 'add' 'add_ln712_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1079 = add i16 %add_ln712_1078, i16 %add_ln712_1068"   --->   Operation 5063 'add' 'add_ln712_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln712_333 = sext i15 %add_ln712_1094"   --->   Operation 5064 'sext' 'sext_ln712_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5065 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1095 = add i16 %sext_ln712_333, i16 %add_ln712_1079"   --->   Operation 5065 'add' 'add_ln712_1095' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5066 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1096 = add i16 %add_ln712_1095, i16 %add_ln712_1064"   --->   Operation 5066 'add' 'add_ln712_1096' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1106 = add i16 %add_ln712_1105, i16 %add_ln712_1100"   --->   Operation 5067 'add' 'add_ln712_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5068 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1118 = add i16 %add_ln712_1117, i16 %add_ln712_1106"   --->   Operation 5068 'add' 'add_ln712_1118' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1119 = add i16 %add_ln712_1118, i16 64786"   --->   Operation 5069 'add' 'add_ln712_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1130 = add i16 %add_ln712_1129, i16 65315"   --->   Operation 5070 'add' 'add_ln712_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5071 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1146 = add i16 %add_ln712_1145, i16 %add_ln712_1130"   --->   Operation 5071 'add' 'add_ln712_1146' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5072 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1147 = add i16 %add_ln712_1146, i16 %add_ln712_1119"   --->   Operation 5072 'add' 'add_ln712_1147' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1152 = add i16 %add_ln712_1151, i16 1020"   --->   Operation 5073 'add' 'add_ln712_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5074 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1163 = add i16 %add_ln712_1162, i16 %add_ln712_1152"   --->   Operation 5074 'add' 'add_ln712_1163' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1165 = add i16 %add_ln712_1164, i16 64441"   --->   Operation 5075 'add' 'add_ln712_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5076 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1174 = add i16 %add_ln712_1173, i16 %add_ln712_1165"   --->   Operation 5076 'add' 'add_ln712_1174' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1175 = add i16 %add_ln712_1174, i16 %add_ln712_1163"   --->   Operation 5077 'add' 'add_ln712_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1191 = add i16 %add_ln712_1190, i16 %add_ln712_1181"   --->   Operation 5078 'add' 'add_ln712_1191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5079 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1202 = add i16 %add_ln712_1201, i16 %add_ln712_1191"   --->   Operation 5079 'add' 'add_ln712_1202' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5080 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1203 = add i16 %add_ln712_1202, i16 %add_ln712_1175"   --->   Operation 5080 'add' 'add_ln712_1203' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1209 = add i16 %add_ln712_1208, i16 %add_ln712_1207"   --->   Operation 5081 'add' 'add_ln712_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5082 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1217 = add i16 %add_ln712_1216, i16 %add_ln712_1209"   --->   Operation 5082 'add' 'add_ln712_1217' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1224 = add i16 %add_ln712_1223, i16 %add_ln712_1218"   --->   Operation 5083 'add' 'add_ln712_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5084 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1225 = add i16 %add_ln712_1224, i16 168"   --->   Operation 5084 'add' 'add_ln712_1225' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1226 = add i16 %add_ln712_1225, i16 %add_ln712_1217"   --->   Operation 5085 'add' 'add_ln712_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1242 = add i16 %add_ln712_1241, i16 %add_ln712_1235"   --->   Operation 5086 'add' 'add_ln712_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5087 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1259 = add i16 %add_ln712_1258, i16 %add_ln712_1242"   --->   Operation 5087 'add' 'add_ln712_1259' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5088 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1260 = add i16 %add_ln712_1259, i16 %add_ln712_1226"   --->   Operation 5088 'add' 'add_ln712_1260' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1268 = add i16 %add_ln712_1267, i16 %add_ln712_1265"   --->   Operation 5089 'add' 'add_ln712_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5090 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1269 = add i16 %add_ln712_1268, i16 81"   --->   Operation 5090 'add' 'add_ln712_1269' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1277 = add i16 %add_ln712_1276, i16 %add_ln712_1273"   --->   Operation 5091 'add' 'add_ln712_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5092 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1285 = add i16 %add_ln712_1284, i16 %add_ln712_1277"   --->   Operation 5092 'add' 'add_ln712_1285' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1286 = add i16 %add_ln712_1285, i16 %add_ln712_1269"   --->   Operation 5093 'add' 'add_ln712_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1303 = add i16 %add_ln712_1302, i16 %add_ln712_1292"   --->   Operation 5094 'add' 'add_ln712_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5095 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1319 = add i16 %add_ln712_1318, i16 %add_ln712_1303"   --->   Operation 5095 'add' 'add_ln712_1319' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5096 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1320 = add i16 %add_ln712_1319, i16 %add_ln712_1286"   --->   Operation 5096 'add' 'add_ln712_1320' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1326 = add i16 %add_ln712_1325, i16 %add_ln712_1324"   --->   Operation 5097 'add' 'add_ln712_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5098 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1335 = add i16 %add_ln712_1334, i16 %add_ln712_1326"   --->   Operation 5098 'add' 'add_ln712_1335' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1342 = add i16 %add_ln712_1341, i16 %add_ln712_1336"   --->   Operation 5099 'add' 'add_ln712_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5100 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1351 = add i16 %add_ln712_1350, i16 %add_ln712_1342"   --->   Operation 5100 'add' 'add_ln712_1351' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1352 = add i16 %add_ln712_1351, i16 %add_ln712_1335"   --->   Operation 5101 'add' 'add_ln712_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1364 = add i16 %add_ln712_1363, i16 %add_ln712_1357"   --->   Operation 5102 'add' 'add_ln712_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5103 [1/1] (0.00ns)   --->   "%sext_ln712_432 = sext i15 %add_ln712_1374"   --->   Operation 5103 'sext' 'sext_ln712_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5104 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1375 = add i16 %sext_ln712_432, i16 %add_ln712_1364"   --->   Operation 5104 'add' 'add_ln712_1375' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5105 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1376 = add i16 %add_ln712_1375, i16 %add_ln712_1352"   --->   Operation 5105 'add' 'add_ln712_1376' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1377 = add i16 %mult_V_2581, i16 793"   --->   Operation 5106 'add' 'add_ln712_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5107 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1385 = add i16 %add_ln712_1384, i16 %add_ln712_1377"   --->   Operation 5107 'add' 'add_ln712_1385' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1392 = add i16 %add_ln712_1391, i16 %add_ln712_1385"   --->   Operation 5108 'add' 'add_ln712_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1408 = add i16 %add_ln712_1407, i16 %add_ln712_1398"   --->   Operation 5109 'add' 'add_ln712_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5110 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1426 = add i16 %add_ln712_1425, i16 %add_ln712_1408"   --->   Operation 5110 'add' 'add_ln712_1426' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5111 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1427 = add i16 %add_ln712_1426, i16 %add_ln712_1392"   --->   Operation 5111 'add' 'add_ln712_1427' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1429 = add i16 %add_ln712_1428, i16 1431"   --->   Operation 5112 'add' 'add_ln712_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5113 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1439 = add i16 %add_ln712_1438, i16 %add_ln712_1429"   --->   Operation 5113 'add' 'add_ln712_1439' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1441 = add i16 %add_ln712_1440, i16 64749"   --->   Operation 5114 'add' 'add_ln712_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5115 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1451 = add i16 %add_ln712_1450, i16 %add_ln712_1441"   --->   Operation 5115 'add' 'add_ln712_1451' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1452 = add i16 %add_ln712_1451, i16 %add_ln712_1439"   --->   Operation 5116 'add' 'add_ln712_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1463 = add i16 %add_ln712_1462, i16 65465"   --->   Operation 5117 'add' 'add_ln712_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5118 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1480 = add i16 %add_ln712_1479, i16 %add_ln712_1463"   --->   Operation 5118 'add' 'add_ln712_1480' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5119 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1481 = add i16 %add_ln712_1480, i16 %add_ln712_1452"   --->   Operation 5119 'add' 'add_ln712_1481' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1488 = add i16 %add_ln712_1487, i16 %add_ln712_1485"   --->   Operation 5120 'add' 'add_ln712_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5121 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1489 = add i16 %add_ln712_1488, i16 64739"   --->   Operation 5121 'add' 'add_ln712_1489' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1495 = add i16 %add_ln712_1494, i16 104"   --->   Operation 5122 'add' 'add_ln712_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5123 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1505 = add i16 %add_ln712_1504, i16 %add_ln712_1495"   --->   Operation 5123 'add' 'add_ln712_1505' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1506 = add i16 %add_ln712_1505, i16 %add_ln712_1489"   --->   Operation 5124 'add' 'add_ln712_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1522 = add i16 %add_ln712_1521, i16 %add_ln712_1512"   --->   Operation 5125 'add' 'add_ln712_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5126 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1536 = add i16 %add_ln712_1535, i16 %add_ln712_1522"   --->   Operation 5126 'add' 'add_ln712_1536' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5127 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1537 = add i16 %add_ln712_1536, i16 %add_ln712_1506"   --->   Operation 5127 'add' 'add_ln712_1537' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1544 = add i16 %add_ln712_1543, i16 %add_ln712_1541"   --->   Operation 5128 'add' 'add_ln712_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5129 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1549 = add i16 %add_ln712_1548, i16 %add_ln712_1544"   --->   Operation 5129 'add' 'add_ln712_1549' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln712_490 = sext i15 %add_ln712_1550"   --->   Operation 5130 'sext' 'sext_ln712_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1551 = add i16 %sext_ln712_490, i16 64912"   --->   Operation 5131 'add' 'add_ln712_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5132 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1561 = add i16 %add_ln712_1560, i16 %add_ln712_1551"   --->   Operation 5132 'add' 'add_ln712_1561' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1562 = add i16 %add_ln712_1561, i16 %add_ln712_1549"   --->   Operation 5133 'add' 'add_ln712_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1575 = add i16 %add_ln712_1574, i16 %add_ln712_1569"   --->   Operation 5134 'add' 'add_ln712_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5135 [1/1] (0.00ns)   --->   "%sext_ln712_510 = sext i15 %add_ln712_1587"   --->   Operation 5135 'sext' 'sext_ln712_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5136 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1588 = add i16 %sext_ln712_510, i16 %add_ln712_1575"   --->   Operation 5136 'add' 'add_ln712_1588' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5137 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1589 = add i16 %add_ln712_1588, i16 %add_ln712_1562"   --->   Operation 5137 'add' 'add_ln712_1589' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1595 = add i16 %add_ln712_1594, i16 %add_ln712_1593"   --->   Operation 5138 'add' 'add_ln712_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5139 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1596 = add i16 %add_ln712_1595, i16 177"   --->   Operation 5139 'add' 'add_ln712_1596' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1599 = add i16 %add_ln712_1598, i16 4"   --->   Operation 5140 'add' 'add_ln712_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5141 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1609 = add i16 %add_ln712_1608, i16 %add_ln712_1599"   --->   Operation 5141 'add' 'add_ln712_1609' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1610 = add i16 %add_ln712_1609, i16 %add_ln712_1596"   --->   Operation 5142 'add' 'add_ln712_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1624 = add i16 %add_ln712_1623, i16 %add_ln712_1614"   --->   Operation 5143 'add' 'add_ln712_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5144 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1638 = add i16 %add_ln712_1637, i16 %add_ln712_1624"   --->   Operation 5144 'add' 'add_ln712_1638' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5145 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1639 = add i16 %add_ln712_1638, i16 %add_ln712_1610"   --->   Operation 5145 'add' 'add_ln712_1639' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1645 = add i16 %add_ln712_1644, i16 %add_ln712_1643"   --->   Operation 5146 'add' 'add_ln712_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5147 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1651 = add i16 %add_ln712_1650, i16 %add_ln712_1645"   --->   Operation 5147 'add' 'add_ln712_1651' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1655 = add i16 %add_ln712_1654, i16 %sext_ln717_377"   --->   Operation 5148 'add' 'add_ln712_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5149 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1656 = add i16 %add_ln712_1655, i16 1870"   --->   Operation 5149 'add' 'add_ln712_1656' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1657 = add i16 %add_ln712_1656, i16 %add_ln712_1651"   --->   Operation 5150 'add' 'add_ln712_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1674 = add i16 %add_ln712_1673, i16 %add_ln712_1664"   --->   Operation 5151 'add' 'add_ln712_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5152 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1689 = add i16 %add_ln712_1688, i16 %add_ln712_1674"   --->   Operation 5152 'add' 'add_ln712_1689' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5153 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1690 = add i16 %add_ln712_1689, i16 %add_ln712_1657"   --->   Operation 5153 'add' 'add_ln712_1690' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1711 = add i16 %add_ln712_1710, i16 %add_ln712_1695"   --->   Operation 5154 'add' 'add_ln712_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1729 = add i16 %add_ln712_1728, i16 %add_ln712_1719"   --->   Operation 5155 'add' 'add_ln712_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln712_576 = sext i15 %add_ln712_1740"   --->   Operation 5156 'sext' 'sext_ln712_576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5157 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1741 = add i16 %sext_ln712_576, i16 %add_ln712_1729"   --->   Operation 5157 'add' 'add_ln712_1741' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5158 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1742 = add i16 %add_ln712_1741, i16 %add_ln712_1711"   --->   Operation 5158 'add' 'add_ln712_1742' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1751 = add i16 %add_ln712_1750, i16 %add_ln712_1746"   --->   Operation 5159 'add' 'add_ln712_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5160 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1757 = add i16 %add_ln712_1756, i16 %add_ln712_1751"   --->   Operation 5160 'add' 'add_ln712_1757' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1765 = add i16 %add_ln712_1764, i16 %add_ln712_1757"   --->   Operation 5161 'add' 'add_ln712_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1776 = add i16 %add_ln712_1775, i16 %add_ln712_1772"   --->   Operation 5162 'add' 'add_ln712_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5163 [1/1] (0.00ns)   --->   "%sext_ln712_591 = sext i15 %add_ln712_1789"   --->   Operation 5163 'sext' 'sext_ln712_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5164 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1790 = add i16 %sext_ln712_591, i16 %add_ln712_1776"   --->   Operation 5164 'add' 'add_ln712_1790' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5165 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1791 = add i16 %add_ln712_1790, i16 %add_ln712_1765"   --->   Operation 5165 'add' 'add_ln712_1791' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1797 = add i16 %add_ln712_1796, i16 %add_ln712_1792"   --->   Operation 5166 'add' 'add_ln712_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5167 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1801 = add i16 %add_ln712_1800, i16 %add_ln712_1797"   --->   Operation 5167 'add' 'add_ln712_1801' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1808 = add i16 %add_ln712_1807, i16 %add_ln712_1802"   --->   Operation 5168 'add' 'add_ln712_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5169 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1816 = add i16 %add_ln712_1815, i16 %add_ln712_1808"   --->   Operation 5169 'add' 'add_ln712_1816' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1817 = add i16 %add_ln712_1816, i16 %add_ln712_1801"   --->   Operation 5170 'add' 'add_ln712_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1835 = add i16 %add_ln712_1834, i16 %add_ln712_1825"   --->   Operation 5171 'add' 'add_ln712_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5172 [1/1] (0.00ns)   --->   "%sext_ln712_613 = sext i15 %add_ln712_1845"   --->   Operation 5172 'sext' 'sext_ln712_613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5173 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1846 = add i16 %sext_ln712_613, i16 %add_ln712_1835"   --->   Operation 5173 'add' 'add_ln712_1846' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5174 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1847 = add i16 %add_ln712_1846, i16 %add_ln712_1817"   --->   Operation 5174 'add' 'add_ln712_1847' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1853 = add i16 %add_ln712_1852, i16 %add_ln712_1851"   --->   Operation 5175 'add' 'add_ln712_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5176 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1861 = add i16 %add_ln712_1860, i16 %add_ln712_1853"   --->   Operation 5176 'add' 'add_ln712_1861' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1863 = add i16 %add_ln712_1862, i16 949"   --->   Operation 5177 'add' 'add_ln712_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5178 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1873 = add i16 %add_ln712_1872, i16 %add_ln712_1863"   --->   Operation 5178 'add' 'add_ln712_1873' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1874 = add i16 %add_ln712_1873, i16 %add_ln712_1861"   --->   Operation 5179 'add' 'add_ln712_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1888 = add i16 %add_ln712_1887, i16 %add_ln712_1879"   --->   Operation 5180 'add' 'add_ln712_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5181 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1905 = add i16 %add_ln712_1904, i16 %add_ln712_1888"   --->   Operation 5181 'add' 'add_ln712_1905' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5182 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1906 = add i16 %add_ln712_1905, i16 %add_ln712_1874"   --->   Operation 5182 'add' 'add_ln712_1906' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1913 = add i16 %add_ln712_1912, i16 %add_ln712_1909"   --->   Operation 5183 'add' 'add_ln712_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5184 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1914 = add i16 %add_ln712_1913, i16 128"   --->   Operation 5184 'add' 'add_ln712_1914' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1922 = add i16 %add_ln712_1921, i16 65200"   --->   Operation 5185 'add' 'add_ln712_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5186 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1934 = add i16 %add_ln712_1933, i16 %add_ln712_1922"   --->   Operation 5186 'add' 'add_ln712_1934' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1935 = add i16 %add_ln712_1934, i16 %add_ln712_1914"   --->   Operation 5187 'add' 'add_ln712_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1946 = add i16 %add_ln712_1945, i16 %add_ln712_1937"   --->   Operation 5188 'add' 'add_ln712_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln712_662 = sext i14 %add_ln712_1960"   --->   Operation 5189 'sext' 'sext_ln712_662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5190 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1961 = add i16 %sext_ln712_662, i16 %add_ln712_1946"   --->   Operation 5190 'add' 'add_ln712_1961' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5191 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_1962 = add i16 %add_ln712_1961, i16 %add_ln712_1935"   --->   Operation 5191 'add' 'add_ln712_1962' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5192 [1/1] (0.00ns)   --->   "%mrv = insertvalue i512 <undef>, i16 %add_ln712_260" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5192 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5193 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv, i16 %add_ln712_318" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5193 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5194 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i16 %add_ln712_376" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5194 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5195 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i16 %add_ln712_427" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5195 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5196 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i16 %add_ln712_487" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5196 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5197 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i16 %add_ln712_546" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5197 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5198 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i16 %add_ln712_599" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5198 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5199 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i16 %add_ln712_656" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5199 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5200 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i512 %mrv_7, i16 %add_ln712_712" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5200 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5201 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i512 %mrv_8, i16 %add_ln712_765" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5201 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5202 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i512 %mrv_9, i16 %add_ln712_818" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5202 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5203 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i512 %mrv_10, i16 %add_ln712_874" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5203 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5204 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i512 %mrv_11, i16 %add_ln712_928" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5204 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5205 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i512 %mrv_12, i16 %add_ln712_981" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5205 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5206 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i512 %mrv_13, i16 %add_ln712_1042" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5206 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5207 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i512 %mrv_14, i16 %add_ln712_1096" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5207 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5208 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i512 %mrv_15, i16 %add_ln712_1147" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5208 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5209 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i512 %mrv_16, i16 %add_ln712_1203" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5209 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5210 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i512 %mrv_17, i16 %add_ln712_1260" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5210 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5211 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i512 %mrv_18, i16 %add_ln712_1320" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5211 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5212 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i512 %mrv_19, i16 %add_ln712_1376" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5212 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5213 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i512 %mrv_20, i16 %add_ln712_1427" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5213 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5214 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i512 %mrv_21, i16 %add_ln712_1481" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5214 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5215 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i512 %mrv_22, i16 %add_ln712_1537" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5215 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5216 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i512 %mrv_23, i16 %add_ln712_1589" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5216 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5217 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i512 %mrv_24, i16 %add_ln712_1639" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5217 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5218 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i512 %mrv_25, i16 %add_ln712_1690" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5218 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5219 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i512 %mrv_26, i16 %add_ln712_1742" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5219 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5220 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i512 %mrv_27, i16 %add_ln712_1791" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5220 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5221 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i512 %mrv_28, i16 %add_ln712_1847" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5221 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5222 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i512 %mrv_29, i16 %add_ln712_1906" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5222 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5223 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i512 %mrv_30, i16 %add_ln712_1962" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5223 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5224 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i512 %mrv_s" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 5224 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 5.76ns
The critical path consists of the following:
	wire read operation ('p_read_345') on port 'p_read14' [61]  (0 ns)
	'mul' operation ('mul_ln1171_108') [1216]  (3.72 ns)
	'add' operation ('add_ln712_392') [3079]  (2.04 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'add' operation ('add_ln712_964') [3845]  (1.32 ns)
	'add' operation ('add_ln712_967') [3851]  (0 ns)
	'add' operation ('add_ln712_968') [3852]  (2.04 ns)
	'add' operation ('add_ln712_969') [3853]  (2.04 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'add' operation ('add_ln712_223') [2849]  (0 ns)
	'add' operation ('add_ln712_227') [2853]  (2.04 ns)
	'add' operation ('add_ln712_240') [2868]  (0 ns)
	'add' operation ('add_ln712_260') [2900]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
