This is a course project, a basic implementation of RISC-V Arch. with 5-stages pipeline structure. Verilog source code, assembly test code, Modelsim project file are also included.
