$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 8 ' result [7:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 8 , result [7:0] $end
   $var wire 8 - dataa_copy [7:0] $end
   $var wire 8 . datab_copy [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00111100 #
b01001001 $
1%
1&
b00000000 '
b00111100 (
b01001001 )
1*
1+
b00000000 ,
b00000000 -
b00000000 .
#1000
0&
0+
#2000
b01010011 #
b01100011 $
1&
b10000101 '
b01010011 (
b01100011 )
1+
b10000101 ,
b00111100 -
b01001001 .
#3000
0&
0+
#4000
b00100001 #
b01010010 $
1&
b10110110 '
b00100001 (
b01010010 )
1+
b10110110 ,
b01010011 -
b01100011 .
#5000
0&
0+
#6000
b01010011 #
b00011011 $
1&
b01110011 '
b01010011 (
b00011011 )
1+
b01110011 ,
b00100001 -
b01010010 .
#7000
0&
0+
#8000
b01001001 #
b00011101 $
1&
b01101110 '
b01001001 (
b00011101 )
1+
b01101110 ,
b01010011 -
b00011011 .
#9000
0&
0+
#10000
b00100000 #
b01000001 $
1&
b01100110 '
b00100000 (
b01000001 )
1+
b01100110 ,
b01001001 -
b00011101 .
#11000
0&
0+
#12000
b01100100 #
b00000101 $
1&
b01100001 '
b01100100 (
b00000101 )
1+
b01100001 ,
b00100000 -
b01000001 .
#13000
0&
0+
#14000
b00011001 #
b00111100 $
1&
b01101001 '
b00011001 (
b00111100 )
1+
b01101001 ,
b01100100 -
b00000101 .
#15000
0&
0+
#16000
b01001101 #
b01010000 $
1&
b01010101 '
b01001101 (
b01010000 )
1+
b01010101 ,
b00011001 -
b00111100 .
#17000
0&
0+
#18000
1&
b10011101 '
1+
b10011101 ,
b01001101 -
b01010000 .
#18001
