<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 321</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page321-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce321.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:774px;white-space:nowrap" class="ft00">Vol. 3A&#160;9-9</p>
<p style="position:absolute;top:47px;left:560px;white-space:nowrap" class="ft01">PROCESSOR&#160;MANAGEMENT&#160;AND INITIALIZATION</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft06">changed&#160;by using&#160;the&#160;LIDT&#160;instruction to&#160;change the&#160;base&#160;address&#160;value&#160;in the&#160;IDTR. Software&#160;initialization code&#160;<br/>needs&#160;to load interrupt-&#160;and&#160;exception-handler pointers&#160;into&#160;the IDT before interrupts&#160;can be enabled.&#160;<br/>The&#160;actual interrupt-&#160;and exception-handler code can be&#160;contained either in EPROM or&#160;RAM;&#160;however,&#160;the code&#160;<br/>must&#160;be&#160;located&#160;within the&#160;1-MByte&#160;addressable&#160;range&#160;of&#160;the processor in&#160;real-address mode. If&#160;the&#160;handler code&#160;<br/>is&#160;to be stored in&#160;RAM, it&#160;must be loaded&#160;along with&#160;the&#160;IDT.</p>
<p style="position:absolute;top:224px;left:69px;white-space:nowrap" class="ft03">9.7.2&#160;</p>
<p style="position:absolute;top:224px;left:149px;white-space:nowrap" class="ft03">NMI Interrupt&#160;Handling</p>
<p style="position:absolute;top:255px;left:69px;white-space:nowrap" class="ft06">The&#160;NMI interrupt is&#160;always&#160;enabled (except&#160;when&#160;multiple NMIs are&#160;nested).&#160;If&#160;the IDT and&#160;the NMI interrupt&#160;<br/>handler need&#160;to be loaded&#160;into RAM, there will be a period&#160;of time following hardware&#160;reset when an NMI interrupt&#160;<br/>cannot be&#160;handled. During this&#160;time, hardware must provide a&#160;mechanism&#160;to prevent an NMI interrupt from halting&#160;<br/>code execution&#160;until the&#160;IDT and&#160;the&#160;necessary&#160;NMI handler software&#160;is loaded. Here&#160;are two examples of how&#160;<br/>NMIs&#160;can be&#160;handled during&#160;the&#160;initial states&#160;of processor initialization:</p>
<p style="position:absolute;top:343px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:343px;left:95px;white-space:nowrap" class="ft06">A simple IDT and NMI&#160;interrupt handler can be provided&#160;in&#160;EPROM. This allows an NMI interrupt to be&#160;handled&#160;<br/>immediately&#160;after reset initialization.</p>
<p style="position:absolute;top:382px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:382px;left:95px;white-space:nowrap" class="ft06">The&#160;system hardware can&#160;provide a&#160;mechanism to&#160;enable&#160;and disable&#160;NMIs by passing&#160;the NMI# signal through&#160;<br/>an AND&#160;gate controlled&#160;by a flag in an&#160;I/O port. Hardware&#160;can clear the&#160;flag when the&#160;processor&#160;is reset,&#160;and&#160;<br/>software can&#160;set the&#160;flag when&#160;it&#160;is ready to&#160;handle NMI interrupts.</p>
<p style="position:absolute;top:471px;left:69px;white-space:nowrap" class="ft05">9.8&#160;</p>
<p style="position:absolute;top:471px;left:148px;white-space:nowrap" class="ft05">SOFTWARE&#160;INITIALIZATION FOR PROTECTED-MODE OPERATION</p>
<p style="position:absolute;top:507px;left:69px;white-space:nowrap" class="ft06">The processor is placed&#160;in real-address&#160;mode&#160;following&#160;a hardware&#160;reset. At&#160;this point&#160;in the initialization process,&#160;<br/>some basic data structures and code modules must&#160;be loaded into physical&#160;memory to&#160;support further initialization&#160;<br/>of&#160;the&#160;processor,&#160;as de<a href="o_fe12b1e2a880e0ce-320.html">scribed in Section 9.7,&#160;“Software&#160;Initialization&#160;for Real-Address Mode Operation.” Before the&#160;<br/></a>processor&#160;can be&#160;switched&#160;to protected&#160;mode, the&#160;software&#160;initialization code&#160;must load a minimum&#160;number of&#160;<br/>protected mode&#160;data structures and&#160;code&#160;modules&#160;into memory to&#160;support&#160;reliable operation of the&#160;processor&#160;in&#160;<br/>protected&#160;mode. These data structures&#160;include&#160;the following:</p>
<p style="position:absolute;top:611px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:612px;left:95px;white-space:nowrap" class="ft02">A IDT.</p>
<p style="position:absolute;top:634px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:634px;left:95px;white-space:nowrap" class="ft02">A GDT.</p>
<p style="position:absolute;top:656px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:657px;left:95px;white-space:nowrap" class="ft02">A&#160;TSS.</p>
<p style="position:absolute;top:679px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:679px;left:95px;white-space:nowrap" class="ft02">(Optional) An&#160;LDT.</p>
<p style="position:absolute;top:701px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:702px;left:95px;white-space:nowrap" class="ft02">If paging&#160;is to&#160;be&#160;used,&#160;at&#160;least&#160;one&#160;page&#160;directory and&#160;one&#160;page&#160;table.</p>
<p style="position:absolute;top:724px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:724px;left:95px;white-space:nowrap" class="ft02">A code segment that contains&#160;the code to&#160;be&#160;executed when&#160;the&#160;processor switches&#160;to protected&#160;mode.</p>
<p style="position:absolute;top:746px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:747px;left:95px;white-space:nowrap" class="ft02">One&#160;or&#160;more code modules&#160;that contain the necessary&#160;interrupt and exception handlers.</p>
<p style="position:absolute;top:771px;left:69px;white-space:nowrap" class="ft06">Software initialization code&#160;must also initialize&#160;the&#160;following system registers before&#160;the processor can&#160;be switched&#160;<br/>to protected&#160;mode:</p>
<p style="position:absolute;top:809px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:810px;left:95px;white-space:nowrap" class="ft02">The&#160;GDTR.</p>
<p style="position:absolute;top:832px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:832px;left:95px;white-space:nowrap" class="ft06">(Optional.) The&#160;IDTR.&#160;This&#160;register&#160;can&#160;also be&#160;initialized immediately after&#160;switching to&#160;protected mode,&#160;prior&#160;<br/>to enabling interrupts.</p>
<p style="position:absolute;top:871px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:871px;left:95px;white-space:nowrap" class="ft02">Control registers&#160;CR1 through&#160;CR4.</p>
<p style="position:absolute;top:893px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:894px;left:95px;white-space:nowrap" class="ft02">(Pentium 4,&#160;Intel&#160;Xeon,&#160;and&#160;P6&#160;family&#160;processors&#160;only.) The memory&#160;type&#160;range registers (MTRRs).</p>
<p style="position:absolute;top:918px;left:69px;white-space:nowrap" class="ft06">With these&#160;data structures, code&#160;modules, and&#160;system&#160;registers initialized,&#160;the processor&#160;can&#160;be switched&#160;to&#160;<br/>protected mode&#160;by loading&#160;control register&#160;CR0&#160;with&#160;a value that&#160;sets&#160;the PE&#160;flag (bit 0).</p>
<p style="position:absolute;top:985px;left:69px;white-space:nowrap" class="ft03">9.8.1&#160;</p>
<p style="position:absolute;top:985px;left:149px;white-space:nowrap" class="ft03">Protected-Mode System Data Structures</p>
<p style="position:absolute;top:1015px;left:69px;white-space:nowrap" class="ft06">The contents&#160;of&#160;the protected-mode system&#160;data structures&#160;loaded into&#160;memory during&#160;software initialization,&#160;<br/>depend&#160;largely&#160;on the&#160;type&#160;of memory management the&#160;protected-mode operating-system or&#160;executive is going to&#160;<br/>support: flat,&#160;flat with paging,&#160;segmented,&#160;or segmented&#160;with&#160;paging.</p>
</div>
</body>
</html>
