Library IEEE;
Use IEEE.std_logic_1164.all;

Entity Encoder8_3 is
	Port( EN:in std_logic;
			A: in std_logic_vector(7 downto 0);
			Y: out std_logic_vector(2 downto 0));
End Encoder8_3;

Architecture ARCH of Encoder8_3 is
Begin
	Y <= "111" When (EN and A(7))= '1' Else
		  "111" When (EN and A(6))= '1' Else
		  "111" When (EN and A(5))= '1' Else
		  "111" When (EN and A(4))= '1' Else
		  "111" When (EN and A(3))= '1' Else
		  "111" When (EN and A(2))= '1' Else
		  "111" When (EN and A(1))= '1' Else
		  "000";
End ARCH;
