Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct 31 09:05:31 2024
| Host         : ManagerHe running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file E:/DigitCircuit/computer_componont/CPU/static_pipeline_cpu/data/timing_report.txt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 453 register/latch pins with no clock driven by root clock pin: cnt_reg[24]/Q (HIGH)

dmem_inst/data_reg_0_255_0_0/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/CLK
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/CLK
pcpu_inst/cpu_state_reg/C
pcpu_inst/dst_regC1_reg[0]/C
pcpu_inst/dst_regC1_reg[10]/C
pcpu_inst/dst_regC1_reg[11]/C
pcpu_inst/dst_regC1_reg[12]/C
pcpu_inst/dst_regC1_reg[13]/C
pcpu_inst/dst_regC1_reg[14]/C
pcpu_inst/dst_regC1_reg[1]/C
pcpu_inst/dst_regC1_reg[2]/C
pcpu_inst/dst_regC1_reg[3]/C
pcpu_inst/dst_regC1_reg[4]/C
pcpu_inst/dst_regC1_reg[5]/C
pcpu_inst/dst_regC1_reg[6]/C
pcpu_inst/dst_regC1_reg[7]/C
pcpu_inst/dst_regC1_reg[8]/C
pcpu_inst/dst_regC1_reg[9]/C
pcpu_inst/dst_regC2_reg[0]/C
pcpu_inst/dst_regC2_reg[10]/C
pcpu_inst/dst_regC2_reg[11]/C
pcpu_inst/dst_regC2_reg[12]/C
pcpu_inst/dst_regC2_reg[13]/C
pcpu_inst/dst_regC2_reg[14]/C
pcpu_inst/dst_regC2_reg[15]/C
pcpu_inst/dst_regC2_reg[1]/C
pcpu_inst/dst_regC2_reg[2]/C
pcpu_inst/dst_regC2_reg[3]/C
pcpu_inst/dst_regC2_reg[4]/C
pcpu_inst/dst_regC2_reg[5]/C
pcpu_inst/dst_regC2_reg[6]/C
pcpu_inst/dst_regC2_reg[7]/C
pcpu_inst/dst_regC2_reg[8]/C
pcpu_inst/dst_regC2_reg[9]/C
pcpu_inst/ex_input_reg[10]/C
pcpu_inst/ex_input_reg[11]/C
pcpu_inst/ex_input_reg[12]/C
pcpu_inst/ex_input_reg[13]/C
pcpu_inst/ex_input_reg[14]/C
pcpu_inst/ex_input_reg[15]/C
pcpu_inst/ex_input_reg[8]/C
pcpu_inst/ex_input_reg[9]/C
pcpu_inst/general_reg_reg[0][0]/C
pcpu_inst/general_reg_reg[0][10]/C
pcpu_inst/general_reg_reg[0][11]/C
pcpu_inst/general_reg_reg[0][12]/C
pcpu_inst/general_reg_reg[0][13]/C
pcpu_inst/general_reg_reg[0][14]/C
pcpu_inst/general_reg_reg[0][15]/C
pcpu_inst/general_reg_reg[0][1]/C
pcpu_inst/general_reg_reg[0][2]/C
pcpu_inst/general_reg_reg[0][3]/C
pcpu_inst/general_reg_reg[0][4]/C
pcpu_inst/general_reg_reg[0][5]/C
pcpu_inst/general_reg_reg[0][6]/C
pcpu_inst/general_reg_reg[0][7]/C
pcpu_inst/general_reg_reg[0][8]/C
pcpu_inst/general_reg_reg[0][9]/C
pcpu_inst/general_reg_reg[10][0]/C
pcpu_inst/general_reg_reg[10][10]/C
pcpu_inst/general_reg_reg[10][11]/C
pcpu_inst/general_reg_reg[10][12]/C
pcpu_inst/general_reg_reg[10][13]/C
pcpu_inst/general_reg_reg[10][14]/C
pcpu_inst/general_reg_reg[10][15]/C
pcpu_inst/general_reg_reg[10][1]/C
pcpu_inst/general_reg_reg[10][2]/C
pcpu_inst/general_reg_reg[10][3]/C
pcpu_inst/general_reg_reg[10][4]/C
pcpu_inst/general_reg_reg[10][5]/C
pcpu_inst/general_reg_reg[10][6]/C
pcpu_inst/general_reg_reg[10][7]/C
pcpu_inst/general_reg_reg[10][8]/C
pcpu_inst/general_reg_reg[10][9]/C
pcpu_inst/general_reg_reg[11][0]/C
pcpu_inst/general_reg_reg[11][10]/C
pcpu_inst/general_reg_reg[11][11]/C
pcpu_inst/general_reg_reg[11][12]/C
pcpu_inst/general_reg_reg[11][13]/C
pcpu_inst/general_reg_reg[11][14]/C
pcpu_inst/general_reg_reg[11][15]/C
pcpu_inst/general_reg_reg[11][1]/C
pcpu_inst/general_reg_reg[11][2]/C
pcpu_inst/general_reg_reg[11][3]/C
pcpu_inst/general_reg_reg[11][4]/C
pcpu_inst/general_reg_reg[11][5]/C
pcpu_inst/general_reg_reg[11][6]/C
pcpu_inst/general_reg_reg[11][7]/C
pcpu_inst/general_reg_reg[11][8]/C
pcpu_inst/general_reg_reg[11][9]/C
pcpu_inst/general_reg_reg[12][0]/C
pcpu_inst/general_reg_reg[12][10]/C
pcpu_inst/general_reg_reg[12][11]/C
pcpu_inst/general_reg_reg[12][12]/C
pcpu_inst/general_reg_reg[12][13]/C
pcpu_inst/general_reg_reg[12][14]/C
pcpu_inst/general_reg_reg[12][15]/C
pcpu_inst/general_reg_reg[12][1]/C
pcpu_inst/general_reg_reg[12][2]/C
pcpu_inst/general_reg_reg[12][3]/C
pcpu_inst/general_reg_reg[12][4]/C
pcpu_inst/general_reg_reg[12][5]/C
pcpu_inst/general_reg_reg[12][6]/C
pcpu_inst/general_reg_reg[12][7]/C
pcpu_inst/general_reg_reg[12][8]/C
pcpu_inst/general_reg_reg[12][9]/C
pcpu_inst/general_reg_reg[13][0]/C
pcpu_inst/general_reg_reg[13][10]/C
pcpu_inst/general_reg_reg[13][11]/C
pcpu_inst/general_reg_reg[13][12]/C
pcpu_inst/general_reg_reg[13][13]/C
pcpu_inst/general_reg_reg[13][14]/C
pcpu_inst/general_reg_reg[13][15]/C
pcpu_inst/general_reg_reg[13][1]/C
pcpu_inst/general_reg_reg[13][2]/C
pcpu_inst/general_reg_reg[13][3]/C
pcpu_inst/general_reg_reg[13][4]/C
pcpu_inst/general_reg_reg[13][5]/C
pcpu_inst/general_reg_reg[13][6]/C
pcpu_inst/general_reg_reg[13][7]/C
pcpu_inst/general_reg_reg[13][8]/C
pcpu_inst/general_reg_reg[13][9]/C
pcpu_inst/general_reg_reg[14][0]/C
pcpu_inst/general_reg_reg[14][10]/C
pcpu_inst/general_reg_reg[14][11]/C
pcpu_inst/general_reg_reg[14][12]/C
pcpu_inst/general_reg_reg[14][13]/C
pcpu_inst/general_reg_reg[14][14]/C
pcpu_inst/general_reg_reg[14][15]/C
pcpu_inst/general_reg_reg[14][1]/C
pcpu_inst/general_reg_reg[14][2]/C
pcpu_inst/general_reg_reg[14][3]/C
pcpu_inst/general_reg_reg[14][4]/C
pcpu_inst/general_reg_reg[14][5]/C
pcpu_inst/general_reg_reg[14][6]/C
pcpu_inst/general_reg_reg[14][7]/C
pcpu_inst/general_reg_reg[14][8]/C
pcpu_inst/general_reg_reg[14][9]/C
pcpu_inst/general_reg_reg[15][0]/C
pcpu_inst/general_reg_reg[15][10]/C
pcpu_inst/general_reg_reg[15][11]/C
pcpu_inst/general_reg_reg[15][12]/C
pcpu_inst/general_reg_reg[15][13]/C
pcpu_inst/general_reg_reg[15][14]/C
pcpu_inst/general_reg_reg[15][15]/C
pcpu_inst/general_reg_reg[15][1]/C
pcpu_inst/general_reg_reg[15][2]/C
pcpu_inst/general_reg_reg[15][3]/C
pcpu_inst/general_reg_reg[15][4]/C
pcpu_inst/general_reg_reg[15][5]/C
pcpu_inst/general_reg_reg[15][6]/C
pcpu_inst/general_reg_reg[15][7]/C
pcpu_inst/general_reg_reg[15][8]/C
pcpu_inst/general_reg_reg[15][9]/C
pcpu_inst/general_reg_reg[1][0]/C
pcpu_inst/general_reg_reg[1][10]/C
pcpu_inst/general_reg_reg[1][11]/C
pcpu_inst/general_reg_reg[1][12]/C
pcpu_inst/general_reg_reg[1][13]/C
pcpu_inst/general_reg_reg[1][14]/C
pcpu_inst/general_reg_reg[1][15]/C
pcpu_inst/general_reg_reg[1][1]/C
pcpu_inst/general_reg_reg[1][2]/C
pcpu_inst/general_reg_reg[1][3]/C
pcpu_inst/general_reg_reg[1][4]/C
pcpu_inst/general_reg_reg[1][5]/C
pcpu_inst/general_reg_reg[1][6]/C
pcpu_inst/general_reg_reg[1][7]/C
pcpu_inst/general_reg_reg[1][8]/C
pcpu_inst/general_reg_reg[1][9]/C
pcpu_inst/general_reg_reg[2][0]/C
pcpu_inst/general_reg_reg[2][10]/C
pcpu_inst/general_reg_reg[2][11]/C
pcpu_inst/general_reg_reg[2][12]/C
pcpu_inst/general_reg_reg[2][13]/C
pcpu_inst/general_reg_reg[2][14]/C
pcpu_inst/general_reg_reg[2][15]/C
pcpu_inst/general_reg_reg[2][1]/C
pcpu_inst/general_reg_reg[2][2]/C
pcpu_inst/general_reg_reg[2][3]/C
pcpu_inst/general_reg_reg[2][4]/C
pcpu_inst/general_reg_reg[2][5]/C
pcpu_inst/general_reg_reg[2][6]/C
pcpu_inst/general_reg_reg[2][7]/C
pcpu_inst/general_reg_reg[2][8]/C
pcpu_inst/general_reg_reg[2][9]/C
pcpu_inst/general_reg_reg[3][0]/C
pcpu_inst/general_reg_reg[3][10]/C
pcpu_inst/general_reg_reg[3][11]/C
pcpu_inst/general_reg_reg[3][12]/C
pcpu_inst/general_reg_reg[3][13]/C
pcpu_inst/general_reg_reg[3][14]/C
pcpu_inst/general_reg_reg[3][15]/C
pcpu_inst/general_reg_reg[3][1]/C
pcpu_inst/general_reg_reg[3][2]/C
pcpu_inst/general_reg_reg[3][3]/C
pcpu_inst/general_reg_reg[3][4]/C
pcpu_inst/general_reg_reg[3][5]/C
pcpu_inst/general_reg_reg[3][6]/C
pcpu_inst/general_reg_reg[3][7]/C
pcpu_inst/general_reg_reg[3][8]/C
pcpu_inst/general_reg_reg[3][9]/C
pcpu_inst/general_reg_reg[4][0]/C
pcpu_inst/general_reg_reg[4][10]/C
pcpu_inst/general_reg_reg[4][11]/C
pcpu_inst/general_reg_reg[4][12]/C
pcpu_inst/general_reg_reg[4][13]/C
pcpu_inst/general_reg_reg[4][14]/C
pcpu_inst/general_reg_reg[4][15]/C
pcpu_inst/general_reg_reg[4][1]/C
pcpu_inst/general_reg_reg[4][2]/C
pcpu_inst/general_reg_reg[4][3]/C
pcpu_inst/general_reg_reg[4][4]/C
pcpu_inst/general_reg_reg[4][5]/C
pcpu_inst/general_reg_reg[4][6]/C
pcpu_inst/general_reg_reg[4][7]/C
pcpu_inst/general_reg_reg[4][8]/C
pcpu_inst/general_reg_reg[4][9]/C
pcpu_inst/general_reg_reg[5][0]/C
pcpu_inst/general_reg_reg[5][10]/C
pcpu_inst/general_reg_reg[5][11]/C
pcpu_inst/general_reg_reg[5][12]/C
pcpu_inst/general_reg_reg[5][13]/C
pcpu_inst/general_reg_reg[5][14]/C
pcpu_inst/general_reg_reg[5][15]/C
pcpu_inst/general_reg_reg[5][1]/C
pcpu_inst/general_reg_reg[5][2]/C
pcpu_inst/general_reg_reg[5][3]/C
pcpu_inst/general_reg_reg[5][4]/C
pcpu_inst/general_reg_reg[5][5]/C
pcpu_inst/general_reg_reg[5][6]/C
pcpu_inst/general_reg_reg[5][7]/C
pcpu_inst/general_reg_reg[5][8]/C
pcpu_inst/general_reg_reg[5][9]/C
pcpu_inst/general_reg_reg[6][0]/C
pcpu_inst/general_reg_reg[6][10]/C
pcpu_inst/general_reg_reg[6][11]/C
pcpu_inst/general_reg_reg[6][12]/C
pcpu_inst/general_reg_reg[6][13]/C
pcpu_inst/general_reg_reg[6][14]/C
pcpu_inst/general_reg_reg[6][15]/C
pcpu_inst/general_reg_reg[6][1]/C
pcpu_inst/general_reg_reg[6][2]/C
pcpu_inst/general_reg_reg[6][3]/C
pcpu_inst/general_reg_reg[6][4]/C
pcpu_inst/general_reg_reg[6][5]/C
pcpu_inst/general_reg_reg[6][6]/C
pcpu_inst/general_reg_reg[6][7]/C
pcpu_inst/general_reg_reg[6][8]/C
pcpu_inst/general_reg_reg[6][9]/C
pcpu_inst/general_reg_reg[7][0]/C
pcpu_inst/general_reg_reg[7][10]/C
pcpu_inst/general_reg_reg[7][11]/C
pcpu_inst/general_reg_reg[7][12]/C
pcpu_inst/general_reg_reg[7][13]/C
pcpu_inst/general_reg_reg[7][14]/C
pcpu_inst/general_reg_reg[7][15]/C
pcpu_inst/general_reg_reg[7][1]/C
pcpu_inst/general_reg_reg[7][2]/C
pcpu_inst/general_reg_reg[7][3]/C
pcpu_inst/general_reg_reg[7][4]/C
pcpu_inst/general_reg_reg[7][5]/C
pcpu_inst/general_reg_reg[7][6]/C
pcpu_inst/general_reg_reg[7][7]/C
pcpu_inst/general_reg_reg[7][8]/C
pcpu_inst/general_reg_reg[7][9]/C
pcpu_inst/general_reg_reg[8][0]/C
pcpu_inst/general_reg_reg[8][10]/C
pcpu_inst/general_reg_reg[8][11]/C
pcpu_inst/general_reg_reg[8][12]/C
pcpu_inst/general_reg_reg[8][13]/C
pcpu_inst/general_reg_reg[8][14]/C
pcpu_inst/general_reg_reg[8][15]/C
pcpu_inst/general_reg_reg[8][1]/C
pcpu_inst/general_reg_reg[8][2]/C
pcpu_inst/general_reg_reg[8][3]/C
pcpu_inst/general_reg_reg[8][4]/C
pcpu_inst/general_reg_reg[8][5]/C
pcpu_inst/general_reg_reg[8][6]/C
pcpu_inst/general_reg_reg[8][7]/C
pcpu_inst/general_reg_reg[8][8]/C
pcpu_inst/general_reg_reg[8][9]/C
pcpu_inst/general_reg_reg[9][0]/C
pcpu_inst/general_reg_reg[9][10]/C
pcpu_inst/general_reg_reg[9][11]/C
pcpu_inst/general_reg_reg[9][12]/C
pcpu_inst/general_reg_reg[9][13]/C
pcpu_inst/general_reg_reg[9][14]/C
pcpu_inst/general_reg_reg[9][15]/C
pcpu_inst/general_reg_reg[9][1]/C
pcpu_inst/general_reg_reg[9][2]/C
pcpu_inst/general_reg_reg[9][3]/C
pcpu_inst/general_reg_reg[9][4]/C
pcpu_inst/general_reg_reg[9][5]/C
pcpu_inst/general_reg_reg[9][6]/C
pcpu_inst/general_reg_reg[9][7]/C
pcpu_inst/general_reg_reg[9][8]/C
pcpu_inst/general_reg_reg[9][9]/C
pcpu_inst/i_addr_reg[0]/C
pcpu_inst/i_addr_reg[1]/C
pcpu_inst/i_addr_reg[2]/C
pcpu_inst/i_addr_reg[3]/C
pcpu_inst/i_addr_reg[4]/C
pcpu_inst/i_addr_reg[5]/C
pcpu_inst/i_addr_reg[6]/C
pcpu_inst/i_addr_reg[7]/C
pcpu_inst/id_input_reg[0]/C
pcpu_inst/id_input_reg[10]/C
pcpu_inst/id_input_reg[11]/C
pcpu_inst/id_input_reg[12]/C
pcpu_inst/id_input_reg[13]/C
pcpu_inst/id_input_reg[14]/C
pcpu_inst/id_input_reg[15]/C
pcpu_inst/id_input_reg[1]/C
pcpu_inst/id_input_reg[2]/C
pcpu_inst/id_input_reg[3]/C
pcpu_inst/id_input_reg[4]/C
pcpu_inst/id_input_reg[5]/C
pcpu_inst/id_input_reg[6]/C
pcpu_inst/id_input_reg[7]/C
pcpu_inst/id_input_reg[8]/C
pcpu_inst/id_input_reg[9]/C
pcpu_inst/mem_input_reg[10]/C
pcpu_inst/mem_input_reg[11]/C
pcpu_inst/mem_input_reg[12]/C
pcpu_inst/mem_input_reg[13]/C
pcpu_inst/mem_input_reg[14]/C
pcpu_inst/mem_input_reg[15]/C
pcpu_inst/mem_input_reg[8]/C
pcpu_inst/mem_input_reg[9]/C
pcpu_inst/nf_1_reg/C
pcpu_inst/nf_MEM_reg/C
pcpu_inst/src_regA_reg[0]/C
pcpu_inst/src_regA_reg[10]/C
pcpu_inst/src_regA_reg[11]/C
pcpu_inst/src_regA_reg[12]/C
pcpu_inst/src_regA_reg[13]/C
pcpu_inst/src_regA_reg[14]/C
pcpu_inst/src_regA_reg[15]/C
pcpu_inst/src_regA_reg[1]/C
pcpu_inst/src_regA_reg[2]/C
pcpu_inst/src_regA_reg[3]/C
pcpu_inst/src_regA_reg[4]/C
pcpu_inst/src_regA_reg[5]/C
pcpu_inst/src_regA_reg[6]/C
pcpu_inst/src_regA_reg[7]/C
pcpu_inst/src_regA_reg[8]/C
pcpu_inst/src_regA_reg[9]/C
pcpu_inst/src_regB_reg[0]/C
pcpu_inst/src_regB_reg[10]/C
pcpu_inst/src_regB_reg[11]/C
pcpu_inst/src_regB_reg[12]/C
pcpu_inst/src_regB_reg[13]/C
pcpu_inst/src_regB_reg[14]/C
pcpu_inst/src_regB_reg[15]/C
pcpu_inst/src_regB_reg[1]/C
pcpu_inst/src_regB_reg[2]/C
pcpu_inst/src_regB_reg[3]/C
pcpu_inst/src_regB_reg[4]/C
pcpu_inst/src_regB_reg[5]/C
pcpu_inst/src_regB_reg[6]/C
pcpu_inst/src_regB_reg[7]/C
pcpu_inst/src_regB_reg[8]/C
pcpu_inst/src_regB_reg[9]/C
pcpu_inst/store_data_reg[0]/C
pcpu_inst/store_data_reg[10]/C
pcpu_inst/store_data_reg[11]/C
pcpu_inst/store_data_reg[12]/C
pcpu_inst/store_data_reg[13]/C
pcpu_inst/store_data_reg[14]/C
pcpu_inst/store_data_reg[15]/C
pcpu_inst/store_data_reg[1]/C
pcpu_inst/store_data_reg[2]/C
pcpu_inst/store_data_reg[3]/C
pcpu_inst/store_data_reg[4]/C
pcpu_inst/store_data_reg[5]/C
pcpu_inst/store_data_reg[6]/C
pcpu_inst/store_data_reg[7]/C
pcpu_inst/store_data_reg[8]/C
pcpu_inst/store_data_reg[9]/C
pcpu_inst/wb_input_reg[10]/C
pcpu_inst/wb_input_reg[11]/C
pcpu_inst/wb_input_reg[12]/C
pcpu_inst/wb_input_reg[13]/C
pcpu_inst/wb_input_reg[14]/C
pcpu_inst/wb_input_reg[15]/C
pcpu_inst/wb_input_reg[8]/C
pcpu_inst/wb_input_reg[9]/C
pcpu_inst/wena_reg/C
pcpu_inst/zf_1_reg/C
pcpu_inst/zf_MEM_reg/C

 There are 3 register/latch pins with no clock driven by root clock pin: seg7x16/cnt_reg[14]/Q (HIGH)

seg7x16/seg7_addr_reg[0]/C
seg7x16/seg7_addr_reg[1]/C
seg7x16/seg7_addr_reg[2]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1811 pins that are not constrained for maximum delay. (HIGH)

dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_A/WE
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_B/WE
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_C/WE
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/I
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_0_0/RAMS64E_D/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_A/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_B/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_C/WE
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/I
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_10_10/RAMS64E_D/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_A/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_B/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_C/WE
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/I
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_11_11/RAMS64E_D/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_A/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_B/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_C/WE
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/I
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_12_12/RAMS64E_D/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_A/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_B/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_C/WE
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/I
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_13_13/RAMS64E_D/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_A/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_B/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_C/WE
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/I
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_14_14/RAMS64E_D/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_A/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_B/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_C/WE
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/I
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_15_15/RAMS64E_D/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_A/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_B/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_C/WE
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/I
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_1_1/RAMS64E_D/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_A/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_B/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_C/WE
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/I
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_2_2/RAMS64E_D/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_A/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_B/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_C/WE
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/I
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_3_3/RAMS64E_D/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_A/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_B/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_C/WE
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/I
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_4_4/RAMS64E_D/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_A/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_B/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_C/WE
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/I
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_5_5/RAMS64E_D/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_A/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_B/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_C/WE
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/I
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_6_6/RAMS64E_D/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_A/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_B/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_C/WE
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/I
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_7_7/RAMS64E_D/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_A/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_B/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_C/WE
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/I
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_8_8/RAMS64E_D/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_A/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_B/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_C/WE
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR0
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR1
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR2
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR3
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR4
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/ADR5
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/I
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/WADR6
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/WADR7
dmem_inst/data_reg_0_255_9_9/RAMS64E_D/WE
pcpu_inst/cpu_state_reg/D
pcpu_inst/dst_regC1_reg[0]/CE
pcpu_inst/dst_regC1_reg[0]/CLR
pcpu_inst/dst_regC1_reg[0]/D
pcpu_inst/dst_regC1_reg[10]/CE
pcpu_inst/dst_regC1_reg[10]/CLR
pcpu_inst/dst_regC1_reg[10]/D
pcpu_inst/dst_regC1_reg[11]/CE
pcpu_inst/dst_regC1_reg[11]/CLR
pcpu_inst/dst_regC1_reg[11]/D
pcpu_inst/dst_regC1_reg[12]/CE
pcpu_inst/dst_regC1_reg[12]/CLR
pcpu_inst/dst_regC1_reg[12]/D
pcpu_inst/dst_regC1_reg[13]/CE
pcpu_inst/dst_regC1_reg[13]/CLR
pcpu_inst/dst_regC1_reg[13]/D
pcpu_inst/dst_regC1_reg[14]/CE
pcpu_inst/dst_regC1_reg[14]/CLR
pcpu_inst/dst_regC1_reg[14]/D
pcpu_inst/dst_regC1_reg[1]/CE
pcpu_inst/dst_regC1_reg[1]/CLR
pcpu_inst/dst_regC1_reg[1]/D
pcpu_inst/dst_regC1_reg[2]/CE
pcpu_inst/dst_regC1_reg[2]/CLR
pcpu_inst/dst_regC1_reg[2]/D
pcpu_inst/dst_regC1_reg[3]/CE
pcpu_inst/dst_regC1_reg[3]/CLR
pcpu_inst/dst_regC1_reg[3]/D
pcpu_inst/dst_regC1_reg[4]/CE
pcpu_inst/dst_regC1_reg[4]/CLR
pcpu_inst/dst_regC1_reg[4]/D
pcpu_inst/dst_regC1_reg[5]/CE
pcpu_inst/dst_regC1_reg[5]/CLR
pcpu_inst/dst_regC1_reg[5]/D
pcpu_inst/dst_regC1_reg[6]/CE
pcpu_inst/dst_regC1_reg[6]/CLR
pcpu_inst/dst_regC1_reg[6]/D
pcpu_inst/dst_regC1_reg[7]/CE
pcpu_inst/dst_regC1_reg[7]/CLR
pcpu_inst/dst_regC1_reg[7]/D
pcpu_inst/dst_regC1_reg[8]/CE
pcpu_inst/dst_regC1_reg[8]/CLR
pcpu_inst/dst_regC1_reg[8]/D
pcpu_inst/dst_regC1_reg[9]/CE
pcpu_inst/dst_regC1_reg[9]/CLR
pcpu_inst/dst_regC1_reg[9]/D
pcpu_inst/dst_regC2_reg[0]/CE
pcpu_inst/dst_regC2_reg[0]/CLR
pcpu_inst/dst_regC2_reg[0]/D
pcpu_inst/dst_regC2_reg[10]/CE
pcpu_inst/dst_regC2_reg[10]/CLR
pcpu_inst/dst_regC2_reg[10]/D
pcpu_inst/dst_regC2_reg[11]/CE
pcpu_inst/dst_regC2_reg[11]/CLR
pcpu_inst/dst_regC2_reg[11]/D
pcpu_inst/dst_regC2_reg[12]/CE
pcpu_inst/dst_regC2_reg[12]/CLR
pcpu_inst/dst_regC2_reg[12]/D
pcpu_inst/dst_regC2_reg[13]/CE
pcpu_inst/dst_regC2_reg[13]/CLR
pcpu_inst/dst_regC2_reg[13]/D
pcpu_inst/dst_regC2_reg[14]/CE
pcpu_inst/dst_regC2_reg[14]/CLR
pcpu_inst/dst_regC2_reg[14]/D
pcpu_inst/dst_regC2_reg[15]/CE
pcpu_inst/dst_regC2_reg[15]/CLR
pcpu_inst/dst_regC2_reg[15]/D
pcpu_inst/dst_regC2_reg[1]/CE
pcpu_inst/dst_regC2_reg[1]/CLR
pcpu_inst/dst_regC2_reg[1]/D
pcpu_inst/dst_regC2_reg[2]/CE
pcpu_inst/dst_regC2_reg[2]/CLR
pcpu_inst/dst_regC2_reg[2]/D
pcpu_inst/dst_regC2_reg[3]/CE
pcpu_inst/dst_regC2_reg[3]/CLR
pcpu_inst/dst_regC2_reg[3]/D
pcpu_inst/dst_regC2_reg[4]/CE
pcpu_inst/dst_regC2_reg[4]/CLR
pcpu_inst/dst_regC2_reg[4]/D
pcpu_inst/dst_regC2_reg[5]/CE
pcpu_inst/dst_regC2_reg[5]/CLR
pcpu_inst/dst_regC2_reg[5]/D
pcpu_inst/dst_regC2_reg[6]/CE
pcpu_inst/dst_regC2_reg[6]/CLR
pcpu_inst/dst_regC2_reg[6]/D
pcpu_inst/dst_regC2_reg[7]/CE
pcpu_inst/dst_regC2_reg[7]/CLR
pcpu_inst/dst_regC2_reg[7]/D
pcpu_inst/dst_regC2_reg[8]/CE
pcpu_inst/dst_regC2_reg[8]/CLR
pcpu_inst/dst_regC2_reg[8]/D
pcpu_inst/dst_regC2_reg[9]/CE
pcpu_inst/dst_regC2_reg[9]/CLR
pcpu_inst/dst_regC2_reg[9]/D
pcpu_inst/ex_input_reg[10]/CE
pcpu_inst/ex_input_reg[10]/CLR
pcpu_inst/ex_input_reg[10]/D
pcpu_inst/ex_input_reg[11]/CE
pcpu_inst/ex_input_reg[11]/CLR
pcpu_inst/ex_input_reg[11]/D
pcpu_inst/ex_input_reg[12]/CE
pcpu_inst/ex_input_reg[12]/CLR
pcpu_inst/ex_input_reg[12]/D
pcpu_inst/ex_input_reg[13]/CE
pcpu_inst/ex_input_reg[13]/CLR
pcpu_inst/ex_input_reg[13]/D
pcpu_inst/ex_input_reg[14]/CE
pcpu_inst/ex_input_reg[14]/CLR
pcpu_inst/ex_input_reg[14]/D
pcpu_inst/ex_input_reg[15]/CE
pcpu_inst/ex_input_reg[15]/CLR
pcpu_inst/ex_input_reg[15]/D
pcpu_inst/ex_input_reg[8]/CE
pcpu_inst/ex_input_reg[8]/CLR
pcpu_inst/ex_input_reg[8]/D
pcpu_inst/ex_input_reg[9]/CE
pcpu_inst/ex_input_reg[9]/CLR
pcpu_inst/ex_input_reg[9]/D
pcpu_inst/general_reg_reg[0][0]/CE
pcpu_inst/general_reg_reg[0][0]/CLR
pcpu_inst/general_reg_reg[0][0]/D
pcpu_inst/general_reg_reg[0][10]/CE
pcpu_inst/general_reg_reg[0][10]/CLR
pcpu_inst/general_reg_reg[0][10]/D
pcpu_inst/general_reg_reg[0][11]/CE
pcpu_inst/general_reg_reg[0][11]/CLR
pcpu_inst/general_reg_reg[0][11]/D
pcpu_inst/general_reg_reg[0][12]/CE
pcpu_inst/general_reg_reg[0][12]/CLR
pcpu_inst/general_reg_reg[0][12]/D
pcpu_inst/general_reg_reg[0][13]/CE
pcpu_inst/general_reg_reg[0][13]/CLR
pcpu_inst/general_reg_reg[0][13]/D
pcpu_inst/general_reg_reg[0][14]/CE
pcpu_inst/general_reg_reg[0][14]/CLR
pcpu_inst/general_reg_reg[0][14]/D
pcpu_inst/general_reg_reg[0][15]/CE
pcpu_inst/general_reg_reg[0][15]/CLR
pcpu_inst/general_reg_reg[0][15]/D
pcpu_inst/general_reg_reg[0][1]/CE
pcpu_inst/general_reg_reg[0][1]/CLR
pcpu_inst/general_reg_reg[0][1]/D
pcpu_inst/general_reg_reg[0][2]/CE
pcpu_inst/general_reg_reg[0][2]/CLR
pcpu_inst/general_reg_reg[0][2]/D
pcpu_inst/general_reg_reg[0][3]/CE
pcpu_inst/general_reg_reg[0][3]/CLR
pcpu_inst/general_reg_reg[0][3]/D
pcpu_inst/general_reg_reg[0][4]/CE
pcpu_inst/general_reg_reg[0][4]/CLR
pcpu_inst/general_reg_reg[0][4]/D
pcpu_inst/general_reg_reg[0][5]/CE
pcpu_inst/general_reg_reg[0][5]/CLR
pcpu_inst/general_reg_reg[0][5]/D
pcpu_inst/general_reg_reg[0][6]/CE
pcpu_inst/general_reg_reg[0][6]/CLR
pcpu_inst/general_reg_reg[0][6]/D
pcpu_inst/general_reg_reg[0][7]/CE
pcpu_inst/general_reg_reg[0][7]/CLR
pcpu_inst/general_reg_reg[0][7]/D
pcpu_inst/general_reg_reg[0][8]/CE
pcpu_inst/general_reg_reg[0][8]/CLR
pcpu_inst/general_reg_reg[0][8]/D
pcpu_inst/general_reg_reg[0][9]/CE
pcpu_inst/general_reg_reg[0][9]/CLR
pcpu_inst/general_reg_reg[0][9]/D
pcpu_inst/general_reg_reg[10][0]/CE
pcpu_inst/general_reg_reg[10][0]/CLR
pcpu_inst/general_reg_reg[10][0]/D
pcpu_inst/general_reg_reg[10][10]/CE
pcpu_inst/general_reg_reg[10][10]/CLR
pcpu_inst/general_reg_reg[10][10]/D
pcpu_inst/general_reg_reg[10][11]/CE
pcpu_inst/general_reg_reg[10][11]/CLR
pcpu_inst/general_reg_reg[10][11]/D
pcpu_inst/general_reg_reg[10][12]/CE
pcpu_inst/general_reg_reg[10][12]/CLR
pcpu_inst/general_reg_reg[10][12]/D
pcpu_inst/general_reg_reg[10][13]/CE
pcpu_inst/general_reg_reg[10][13]/CLR
pcpu_inst/general_reg_reg[10][13]/D
pcpu_inst/general_reg_reg[10][14]/CE
pcpu_inst/general_reg_reg[10][14]/CLR
pcpu_inst/general_reg_reg[10][14]/D
pcpu_inst/general_reg_reg[10][15]/CE
pcpu_inst/general_reg_reg[10][15]/CLR
pcpu_inst/general_reg_reg[10][15]/D
pcpu_inst/general_reg_reg[10][1]/CE
pcpu_inst/general_reg_reg[10][1]/CLR
pcpu_inst/general_reg_reg[10][1]/D
pcpu_inst/general_reg_reg[10][2]/CE
pcpu_inst/general_reg_reg[10][2]/CLR
pcpu_inst/general_reg_reg[10][2]/D
pcpu_inst/general_reg_reg[10][3]/CE
pcpu_inst/general_reg_reg[10][3]/CLR
pcpu_inst/general_reg_reg[10][3]/D
pcpu_inst/general_reg_reg[10][4]/CE
pcpu_inst/general_reg_reg[10][4]/CLR
pcpu_inst/general_reg_reg[10][4]/D
pcpu_inst/general_reg_reg[10][5]/CE
pcpu_inst/general_reg_reg[10][5]/CLR
pcpu_inst/general_reg_reg[10][5]/D
pcpu_inst/general_reg_reg[10][6]/CE
pcpu_inst/general_reg_reg[10][6]/CLR
pcpu_inst/general_reg_reg[10][6]/D
pcpu_inst/general_reg_reg[10][7]/CE
pcpu_inst/general_reg_reg[10][7]/CLR
pcpu_inst/general_reg_reg[10][7]/D
pcpu_inst/general_reg_reg[10][8]/CE
pcpu_inst/general_reg_reg[10][8]/CLR
pcpu_inst/general_reg_reg[10][8]/D
pcpu_inst/general_reg_reg[10][9]/CE
pcpu_inst/general_reg_reg[10][9]/CLR
pcpu_inst/general_reg_reg[10][9]/D
pcpu_inst/general_reg_reg[11][0]/CE
pcpu_inst/general_reg_reg[11][0]/CLR
pcpu_inst/general_reg_reg[11][0]/D
pcpu_inst/general_reg_reg[11][10]/CE
pcpu_inst/general_reg_reg[11][10]/CLR
pcpu_inst/general_reg_reg[11][10]/D
pcpu_inst/general_reg_reg[11][11]/CE
pcpu_inst/general_reg_reg[11][11]/CLR
pcpu_inst/general_reg_reg[11][11]/D
pcpu_inst/general_reg_reg[11][12]/CE
pcpu_inst/general_reg_reg[11][12]/CLR
pcpu_inst/general_reg_reg[11][12]/D
pcpu_inst/general_reg_reg[11][13]/CE
pcpu_inst/general_reg_reg[11][13]/CLR
pcpu_inst/general_reg_reg[11][13]/D
pcpu_inst/general_reg_reg[11][14]/CE
pcpu_inst/general_reg_reg[11][14]/CLR
pcpu_inst/general_reg_reg[11][14]/D
pcpu_inst/general_reg_reg[11][15]/CE
pcpu_inst/general_reg_reg[11][15]/CLR
pcpu_inst/general_reg_reg[11][15]/D
pcpu_inst/general_reg_reg[11][1]/CE
pcpu_inst/general_reg_reg[11][1]/CLR
pcpu_inst/general_reg_reg[11][1]/D
pcpu_inst/general_reg_reg[11][2]/CE
pcpu_inst/general_reg_reg[11][2]/CLR
pcpu_inst/general_reg_reg[11][2]/D
pcpu_inst/general_reg_reg[11][3]/CE
pcpu_inst/general_reg_reg[11][3]/CLR
pcpu_inst/general_reg_reg[11][3]/D
pcpu_inst/general_reg_reg[11][4]/CE
pcpu_inst/general_reg_reg[11][4]/CLR
pcpu_inst/general_reg_reg[11][4]/D
pcpu_inst/general_reg_reg[11][5]/CE
pcpu_inst/general_reg_reg[11][5]/CLR
pcpu_inst/general_reg_reg[11][5]/D
pcpu_inst/general_reg_reg[11][6]/CE
pcpu_inst/general_reg_reg[11][6]/CLR
pcpu_inst/general_reg_reg[11][6]/D
pcpu_inst/general_reg_reg[11][7]/CE
pcpu_inst/general_reg_reg[11][7]/CLR
pcpu_inst/general_reg_reg[11][7]/D
pcpu_inst/general_reg_reg[11][8]/CE
pcpu_inst/general_reg_reg[11][8]/CLR
pcpu_inst/general_reg_reg[11][8]/D
pcpu_inst/general_reg_reg[11][9]/CE
pcpu_inst/general_reg_reg[11][9]/CLR
pcpu_inst/general_reg_reg[11][9]/D
pcpu_inst/general_reg_reg[12][0]/CE
pcpu_inst/general_reg_reg[12][0]/CLR
pcpu_inst/general_reg_reg[12][0]/D
pcpu_inst/general_reg_reg[12][10]/CE
pcpu_inst/general_reg_reg[12][10]/CLR
pcpu_inst/general_reg_reg[12][10]/D
pcpu_inst/general_reg_reg[12][11]/CE
pcpu_inst/general_reg_reg[12][11]/CLR
pcpu_inst/general_reg_reg[12][11]/D
pcpu_inst/general_reg_reg[12][12]/CE
pcpu_inst/general_reg_reg[12][12]/CLR
pcpu_inst/general_reg_reg[12][12]/D
pcpu_inst/general_reg_reg[12][13]/CE
pcpu_inst/general_reg_reg[12][13]/CLR
pcpu_inst/general_reg_reg[12][13]/D
pcpu_inst/general_reg_reg[12][14]/CE
pcpu_inst/general_reg_reg[12][14]/CLR
pcpu_inst/general_reg_reg[12][14]/D
pcpu_inst/general_reg_reg[12][15]/CE
pcpu_inst/general_reg_reg[12][15]/CLR
pcpu_inst/general_reg_reg[12][15]/D
pcpu_inst/general_reg_reg[12][1]/CE
pcpu_inst/general_reg_reg[12][1]/CLR
pcpu_inst/general_reg_reg[12][1]/D
pcpu_inst/general_reg_reg[12][2]/CE
pcpu_inst/general_reg_reg[12][2]/CLR
pcpu_inst/general_reg_reg[12][2]/D
pcpu_inst/general_reg_reg[12][3]/CE
pcpu_inst/general_reg_reg[12][3]/CLR
pcpu_inst/general_reg_reg[12][3]/D
pcpu_inst/general_reg_reg[12][4]/CE
pcpu_inst/general_reg_reg[12][4]/CLR
pcpu_inst/general_reg_reg[12][4]/D
pcpu_inst/general_reg_reg[12][5]/CE
pcpu_inst/general_reg_reg[12][5]/CLR
pcpu_inst/general_reg_reg[12][5]/D
pcpu_inst/general_reg_reg[12][6]/CE
pcpu_inst/general_reg_reg[12][6]/CLR
pcpu_inst/general_reg_reg[12][6]/D
pcpu_inst/general_reg_reg[12][7]/CE
pcpu_inst/general_reg_reg[12][7]/CLR
pcpu_inst/general_reg_reg[12][7]/D
pcpu_inst/general_reg_reg[12][8]/CE
pcpu_inst/general_reg_reg[12][8]/CLR
pcpu_inst/general_reg_reg[12][8]/D
pcpu_inst/general_reg_reg[12][9]/CE
pcpu_inst/general_reg_reg[12][9]/CLR
pcpu_inst/general_reg_reg[12][9]/D
pcpu_inst/general_reg_reg[13][0]/CE
pcpu_inst/general_reg_reg[13][0]/CLR
pcpu_inst/general_reg_reg[13][0]/D
pcpu_inst/general_reg_reg[13][10]/CE
pcpu_inst/general_reg_reg[13][10]/CLR
pcpu_inst/general_reg_reg[13][10]/D
pcpu_inst/general_reg_reg[13][11]/CE
pcpu_inst/general_reg_reg[13][11]/CLR
pcpu_inst/general_reg_reg[13][11]/D
pcpu_inst/general_reg_reg[13][12]/CE
pcpu_inst/general_reg_reg[13][12]/CLR
pcpu_inst/general_reg_reg[13][12]/D
pcpu_inst/general_reg_reg[13][13]/CE
pcpu_inst/general_reg_reg[13][13]/CLR
pcpu_inst/general_reg_reg[13][13]/D
pcpu_inst/general_reg_reg[13][14]/CE
pcpu_inst/general_reg_reg[13][14]/CLR
pcpu_inst/general_reg_reg[13][14]/D
pcpu_inst/general_reg_reg[13][15]/CE
pcpu_inst/general_reg_reg[13][15]/CLR
pcpu_inst/general_reg_reg[13][15]/D
pcpu_inst/general_reg_reg[13][1]/CE
pcpu_inst/general_reg_reg[13][1]/CLR
pcpu_inst/general_reg_reg[13][1]/D
pcpu_inst/general_reg_reg[13][2]/CE
pcpu_inst/general_reg_reg[13][2]/CLR
pcpu_inst/general_reg_reg[13][2]/D
pcpu_inst/general_reg_reg[13][3]/CE
pcpu_inst/general_reg_reg[13][3]/CLR
pcpu_inst/general_reg_reg[13][3]/D
pcpu_inst/general_reg_reg[13][4]/CE
pcpu_inst/general_reg_reg[13][4]/CLR
pcpu_inst/general_reg_reg[13][4]/D
pcpu_inst/general_reg_reg[13][5]/CE
pcpu_inst/general_reg_reg[13][5]/CLR
pcpu_inst/general_reg_reg[13][5]/D
pcpu_inst/general_reg_reg[13][6]/CE
pcpu_inst/general_reg_reg[13][6]/CLR
pcpu_inst/general_reg_reg[13][6]/D
pcpu_inst/general_reg_reg[13][7]/CE
pcpu_inst/general_reg_reg[13][7]/CLR
pcpu_inst/general_reg_reg[13][7]/D
pcpu_inst/general_reg_reg[13][8]/CE
pcpu_inst/general_reg_reg[13][8]/CLR
pcpu_inst/general_reg_reg[13][8]/D
pcpu_inst/general_reg_reg[13][9]/CE
pcpu_inst/general_reg_reg[13][9]/CLR
pcpu_inst/general_reg_reg[13][9]/D
pcpu_inst/general_reg_reg[14][0]/CE
pcpu_inst/general_reg_reg[14][0]/CLR
pcpu_inst/general_reg_reg[14][0]/D
pcpu_inst/general_reg_reg[14][10]/CE
pcpu_inst/general_reg_reg[14][10]/CLR
pcpu_inst/general_reg_reg[14][10]/D
pcpu_inst/general_reg_reg[14][11]/CE
pcpu_inst/general_reg_reg[14][11]/CLR
pcpu_inst/general_reg_reg[14][11]/D
pcpu_inst/general_reg_reg[14][12]/CE
pcpu_inst/general_reg_reg[14][12]/CLR
pcpu_inst/general_reg_reg[14][12]/D
pcpu_inst/general_reg_reg[14][13]/CE
pcpu_inst/general_reg_reg[14][13]/CLR
pcpu_inst/general_reg_reg[14][13]/D
pcpu_inst/general_reg_reg[14][14]/CE
pcpu_inst/general_reg_reg[14][14]/CLR
pcpu_inst/general_reg_reg[14][14]/D
pcpu_inst/general_reg_reg[14][15]/CE
pcpu_inst/general_reg_reg[14][15]/CLR
pcpu_inst/general_reg_reg[14][15]/D
pcpu_inst/general_reg_reg[14][1]/CE
pcpu_inst/general_reg_reg[14][1]/CLR
pcpu_inst/general_reg_reg[14][1]/D
pcpu_inst/general_reg_reg[14][2]/CE
pcpu_inst/general_reg_reg[14][2]/CLR
pcpu_inst/general_reg_reg[14][2]/D
pcpu_inst/general_reg_reg[14][3]/CE
pcpu_inst/general_reg_reg[14][3]/CLR
pcpu_inst/general_reg_reg[14][3]/D
pcpu_inst/general_reg_reg[14][4]/CE
pcpu_inst/general_reg_reg[14][4]/CLR
pcpu_inst/general_reg_reg[14][4]/D
pcpu_inst/general_reg_reg[14][5]/CE
pcpu_inst/general_reg_reg[14][5]/CLR
pcpu_inst/general_reg_reg[14][5]/D
pcpu_inst/general_reg_reg[14][6]/CE
pcpu_inst/general_reg_reg[14][6]/CLR
pcpu_inst/general_reg_reg[14][6]/D
pcpu_inst/general_reg_reg[14][7]/CE
pcpu_inst/general_reg_reg[14][7]/CLR
pcpu_inst/general_reg_reg[14][7]/D
pcpu_inst/general_reg_reg[14][8]/CE
pcpu_inst/general_reg_reg[14][8]/CLR
pcpu_inst/general_reg_reg[14][8]/D
pcpu_inst/general_reg_reg[14][9]/CE
pcpu_inst/general_reg_reg[14][9]/CLR
pcpu_inst/general_reg_reg[14][9]/D
pcpu_inst/general_reg_reg[15][0]/CE
pcpu_inst/general_reg_reg[15][0]/CLR
pcpu_inst/general_reg_reg[15][0]/D
pcpu_inst/general_reg_reg[15][10]/CE
pcpu_inst/general_reg_reg[15][10]/CLR
pcpu_inst/general_reg_reg[15][10]/D
pcpu_inst/general_reg_reg[15][11]/CE
pcpu_inst/general_reg_reg[15][11]/CLR
pcpu_inst/general_reg_reg[15][11]/D
pcpu_inst/general_reg_reg[15][12]/CE
pcpu_inst/general_reg_reg[15][12]/CLR
pcpu_inst/general_reg_reg[15][12]/D
pcpu_inst/general_reg_reg[15][13]/CE
pcpu_inst/general_reg_reg[15][13]/CLR
pcpu_inst/general_reg_reg[15][13]/D
pcpu_inst/general_reg_reg[15][14]/CE
pcpu_inst/general_reg_reg[15][14]/CLR
pcpu_inst/general_reg_reg[15][14]/D
pcpu_inst/general_reg_reg[15][15]/CE
pcpu_inst/general_reg_reg[15][15]/CLR
pcpu_inst/general_reg_reg[15][15]/D
pcpu_inst/general_reg_reg[15][1]/CE
pcpu_inst/general_reg_reg[15][1]/CLR
pcpu_inst/general_reg_reg[15][1]/D
pcpu_inst/general_reg_reg[15][2]/CE
pcpu_inst/general_reg_reg[15][2]/CLR
pcpu_inst/general_reg_reg[15][2]/D
pcpu_inst/general_reg_reg[15][3]/CE
pcpu_inst/general_reg_reg[15][3]/CLR
pcpu_inst/general_reg_reg[15][3]/D
pcpu_inst/general_reg_reg[15][4]/CE
pcpu_inst/general_reg_reg[15][4]/CLR
pcpu_inst/general_reg_reg[15][4]/D
pcpu_inst/general_reg_reg[15][5]/CE
pcpu_inst/general_reg_reg[15][5]/CLR
pcpu_inst/general_reg_reg[15][5]/D
pcpu_inst/general_reg_reg[15][6]/CE
pcpu_inst/general_reg_reg[15][6]/CLR
pcpu_inst/general_reg_reg[15][6]/D
pcpu_inst/general_reg_reg[15][7]/CE
pcpu_inst/general_reg_reg[15][7]/CLR
pcpu_inst/general_reg_reg[15][7]/D
pcpu_inst/general_reg_reg[15][8]/CE
pcpu_inst/general_reg_reg[15][8]/CLR
pcpu_inst/general_reg_reg[15][8]/D
pcpu_inst/general_reg_reg[15][9]/CE
pcpu_inst/general_reg_reg[15][9]/CLR
pcpu_inst/general_reg_reg[15][9]/D
pcpu_inst/general_reg_reg[1][0]/CE
pcpu_inst/general_reg_reg[1][0]/CLR
pcpu_inst/general_reg_reg[1][0]/D
pcpu_inst/general_reg_reg[1][10]/CE
pcpu_inst/general_reg_reg[1][10]/CLR
pcpu_inst/general_reg_reg[1][10]/D
pcpu_inst/general_reg_reg[1][11]/CE
pcpu_inst/general_reg_reg[1][11]/CLR
pcpu_inst/general_reg_reg[1][11]/D
pcpu_inst/general_reg_reg[1][12]/CE
pcpu_inst/general_reg_reg[1][12]/CLR
pcpu_inst/general_reg_reg[1][12]/D
pcpu_inst/general_reg_reg[1][13]/CE
pcpu_inst/general_reg_reg[1][13]/CLR
pcpu_inst/general_reg_reg[1][13]/D
pcpu_inst/general_reg_reg[1][14]/CE
pcpu_inst/general_reg_reg[1][14]/CLR
pcpu_inst/general_reg_reg[1][14]/D
pcpu_inst/general_reg_reg[1][15]/CE
pcpu_inst/general_reg_reg[1][15]/CLR
pcpu_inst/general_reg_reg[1][15]/D
pcpu_inst/general_reg_reg[1][1]/CE
pcpu_inst/general_reg_reg[1][1]/CLR
pcpu_inst/general_reg_reg[1][1]/D
pcpu_inst/general_reg_reg[1][2]/CE
pcpu_inst/general_reg_reg[1][2]/CLR
pcpu_inst/general_reg_reg[1][2]/D
pcpu_inst/general_reg_reg[1][3]/CE
pcpu_inst/general_reg_reg[1][3]/CLR
pcpu_inst/general_reg_reg[1][3]/D
pcpu_inst/general_reg_reg[1][4]/CE
pcpu_inst/general_reg_reg[1][4]/CLR
pcpu_inst/general_reg_reg[1][4]/D
pcpu_inst/general_reg_reg[1][5]/CE
pcpu_inst/general_reg_reg[1][5]/CLR
pcpu_inst/general_reg_reg[1][5]/D
pcpu_inst/general_reg_reg[1][6]/CE
pcpu_inst/general_reg_reg[1][6]/CLR
pcpu_inst/general_reg_reg[1][6]/D
pcpu_inst/general_reg_reg[1][7]/CE
pcpu_inst/general_reg_reg[1][7]/CLR
pcpu_inst/general_reg_reg[1][7]/D
pcpu_inst/general_reg_reg[1][8]/CE
pcpu_inst/general_reg_reg[1][8]/CLR
pcpu_inst/general_reg_reg[1][8]/D
pcpu_inst/general_reg_reg[1][9]/CE
pcpu_inst/general_reg_reg[1][9]/CLR
pcpu_inst/general_reg_reg[1][9]/D
pcpu_inst/general_reg_reg[2][0]/CE
pcpu_inst/general_reg_reg[2][0]/CLR
pcpu_inst/general_reg_reg[2][0]/D
pcpu_inst/general_reg_reg[2][10]/CE
pcpu_inst/general_reg_reg[2][10]/CLR
pcpu_inst/general_reg_reg[2][10]/D
pcpu_inst/general_reg_reg[2][11]/CE
pcpu_inst/general_reg_reg[2][11]/CLR
pcpu_inst/general_reg_reg[2][11]/D
pcpu_inst/general_reg_reg[2][12]/CE
pcpu_inst/general_reg_reg[2][12]/CLR
pcpu_inst/general_reg_reg[2][12]/D
pcpu_inst/general_reg_reg[2][13]/CE
pcpu_inst/general_reg_reg[2][13]/CLR
pcpu_inst/general_reg_reg[2][13]/D
pcpu_inst/general_reg_reg[2][14]/CE
pcpu_inst/general_reg_reg[2][14]/CLR
pcpu_inst/general_reg_reg[2][14]/D
pcpu_inst/general_reg_reg[2][15]/CE
pcpu_inst/general_reg_reg[2][15]/CLR
pcpu_inst/general_reg_reg[2][15]/D
pcpu_inst/general_reg_reg[2][1]/CE
pcpu_inst/general_reg_reg[2][1]/CLR
pcpu_inst/general_reg_reg[2][1]/D
pcpu_inst/general_reg_reg[2][2]/CE
pcpu_inst/general_reg_reg[2][2]/CLR
pcpu_inst/general_reg_reg[2][2]/D
pcpu_inst/general_reg_reg[2][3]/CE
pcpu_inst/general_reg_reg[2][3]/CLR
pcpu_inst/general_reg_reg[2][3]/D
pcpu_inst/general_reg_reg[2][4]/CE
pcpu_inst/general_reg_reg[2][4]/CLR
pcpu_inst/general_reg_reg[2][4]/D
pcpu_inst/general_reg_reg[2][5]/CE
pcpu_inst/general_reg_reg[2][5]/CLR
pcpu_inst/general_reg_reg[2][5]/D
pcpu_inst/general_reg_reg[2][6]/CE
pcpu_inst/general_reg_reg[2][6]/CLR
pcpu_inst/general_reg_reg[2][6]/D
pcpu_inst/general_reg_reg[2][7]/CE
pcpu_inst/general_reg_reg[2][7]/CLR
pcpu_inst/general_reg_reg[2][7]/D
pcpu_inst/general_reg_reg[2][8]/CE
pcpu_inst/general_reg_reg[2][8]/CLR
pcpu_inst/general_reg_reg[2][8]/D
pcpu_inst/general_reg_reg[2][9]/CE
pcpu_inst/general_reg_reg[2][9]/CLR
pcpu_inst/general_reg_reg[2][9]/D
pcpu_inst/general_reg_reg[3][0]/CE
pcpu_inst/general_reg_reg[3][0]/CLR
pcpu_inst/general_reg_reg[3][0]/D
pcpu_inst/general_reg_reg[3][10]/CE
pcpu_inst/general_reg_reg[3][10]/CLR
pcpu_inst/general_reg_reg[3][10]/D
pcpu_inst/general_reg_reg[3][11]/CE
pcpu_inst/general_reg_reg[3][11]/CLR
pcpu_inst/general_reg_reg[3][11]/D
pcpu_inst/general_reg_reg[3][12]/CE
pcpu_inst/general_reg_reg[3][12]/CLR
pcpu_inst/general_reg_reg[3][12]/D
pcpu_inst/general_reg_reg[3][13]/CE
pcpu_inst/general_reg_reg[3][13]/CLR
pcpu_inst/general_reg_reg[3][13]/D
pcpu_inst/general_reg_reg[3][14]/CE
pcpu_inst/general_reg_reg[3][14]/CLR
pcpu_inst/general_reg_reg[3][14]/D
pcpu_inst/general_reg_reg[3][15]/CE
pcpu_inst/general_reg_reg[3][15]/CLR
pcpu_inst/general_reg_reg[3][15]/D
pcpu_inst/general_reg_reg[3][1]/CE
pcpu_inst/general_reg_reg[3][1]/CLR
pcpu_inst/general_reg_reg[3][1]/D
pcpu_inst/general_reg_reg[3][2]/CE
pcpu_inst/general_reg_reg[3][2]/CLR
pcpu_inst/general_reg_reg[3][2]/D
pcpu_inst/general_reg_reg[3][3]/CE
pcpu_inst/general_reg_reg[3][3]/CLR
pcpu_inst/general_reg_reg[3][3]/D
pcpu_inst/general_reg_reg[3][4]/CE
pcpu_inst/general_reg_reg[3][4]/CLR
pcpu_inst/general_reg_reg[3][4]/D
pcpu_inst/general_reg_reg[3][5]/CE
pcpu_inst/general_reg_reg[3][5]/CLR
pcpu_inst/general_reg_reg[3][5]/D
pcpu_inst/general_reg_reg[3][6]/CE
pcpu_inst/general_reg_reg[3][6]/CLR
pcpu_inst/general_reg_reg[3][6]/D
pcpu_inst/general_reg_reg[3][7]/CE
pcpu_inst/general_reg_reg[3][7]/CLR
pcpu_inst/general_reg_reg[3][7]/D
pcpu_inst/general_reg_reg[3][8]/CE
pcpu_inst/general_reg_reg[3][8]/CLR
pcpu_inst/general_reg_reg[3][8]/D
pcpu_inst/general_reg_reg[3][9]/CE
pcpu_inst/general_reg_reg[3][9]/CLR
pcpu_inst/general_reg_reg[3][9]/D
pcpu_inst/general_reg_reg[4][0]/CE
pcpu_inst/general_reg_reg[4][0]/CLR
pcpu_inst/general_reg_reg[4][0]/D
pcpu_inst/general_reg_reg[4][10]/CE
pcpu_inst/general_reg_reg[4][10]/CLR
pcpu_inst/general_reg_reg[4][10]/D
pcpu_inst/general_reg_reg[4][11]/CE
pcpu_inst/general_reg_reg[4][11]/CLR
pcpu_inst/general_reg_reg[4][11]/D
pcpu_inst/general_reg_reg[4][12]/CE
pcpu_inst/general_reg_reg[4][12]/CLR
pcpu_inst/general_reg_reg[4][12]/D
pcpu_inst/general_reg_reg[4][13]/CE
pcpu_inst/general_reg_reg[4][13]/CLR
pcpu_inst/general_reg_reg[4][13]/D
pcpu_inst/general_reg_reg[4][14]/CE
pcpu_inst/general_reg_reg[4][14]/CLR
pcpu_inst/general_reg_reg[4][14]/D
pcpu_inst/general_reg_reg[4][15]/CE
pcpu_inst/general_reg_reg[4][15]/CLR
pcpu_inst/general_reg_reg[4][15]/D
pcpu_inst/general_reg_reg[4][1]/CE
pcpu_inst/general_reg_reg[4][1]/CLR
pcpu_inst/general_reg_reg[4][1]/D
pcpu_inst/general_reg_reg[4][2]/CE
pcpu_inst/general_reg_reg[4][2]/CLR
pcpu_inst/general_reg_reg[4][2]/D
pcpu_inst/general_reg_reg[4][3]/CE
pcpu_inst/general_reg_reg[4][3]/CLR
pcpu_inst/general_reg_reg[4][3]/D
pcpu_inst/general_reg_reg[4][4]/CE
pcpu_inst/general_reg_reg[4][4]/CLR
pcpu_inst/general_reg_reg[4][4]/D
pcpu_inst/general_reg_reg[4][5]/CE
pcpu_inst/general_reg_reg[4][5]/CLR
pcpu_inst/general_reg_reg[4][5]/D
pcpu_inst/general_reg_reg[4][6]/CE
pcpu_inst/general_reg_reg[4][6]/CLR
pcpu_inst/general_reg_reg[4][6]/D
pcpu_inst/general_reg_reg[4][7]/CE
pcpu_inst/general_reg_reg[4][7]/CLR
pcpu_inst/general_reg_reg[4][7]/D
pcpu_inst/general_reg_reg[4][8]/CE
pcpu_inst/general_reg_reg[4][8]/CLR
pcpu_inst/general_reg_reg[4][8]/D
pcpu_inst/general_reg_reg[4][9]/CE
pcpu_inst/general_reg_reg[4][9]/CLR
pcpu_inst/general_reg_reg[4][9]/D
pcpu_inst/general_reg_reg[5][0]/CE
pcpu_inst/general_reg_reg[5][0]/CLR
pcpu_inst/general_reg_reg[5][0]/D
pcpu_inst/general_reg_reg[5][10]/CE
pcpu_inst/general_reg_reg[5][10]/CLR
pcpu_inst/general_reg_reg[5][10]/D
pcpu_inst/general_reg_reg[5][11]/CE
pcpu_inst/general_reg_reg[5][11]/CLR
pcpu_inst/general_reg_reg[5][11]/D
pcpu_inst/general_reg_reg[5][12]/CE
pcpu_inst/general_reg_reg[5][12]/CLR
pcpu_inst/general_reg_reg[5][12]/D
pcpu_inst/general_reg_reg[5][13]/CE
pcpu_inst/general_reg_reg[5][13]/CLR
pcpu_inst/general_reg_reg[5][13]/D
pcpu_inst/general_reg_reg[5][14]/CE
pcpu_inst/general_reg_reg[5][14]/CLR
pcpu_inst/general_reg_reg[5][14]/D
pcpu_inst/general_reg_reg[5][15]/CE
pcpu_inst/general_reg_reg[5][15]/CLR
pcpu_inst/general_reg_reg[5][15]/D
pcpu_inst/general_reg_reg[5][1]/CE
pcpu_inst/general_reg_reg[5][1]/CLR
pcpu_inst/general_reg_reg[5][1]/D
pcpu_inst/general_reg_reg[5][2]/CE
pcpu_inst/general_reg_reg[5][2]/CLR
pcpu_inst/general_reg_reg[5][2]/D
pcpu_inst/general_reg_reg[5][3]/CE
pcpu_inst/general_reg_reg[5][3]/CLR
pcpu_inst/general_reg_reg[5][3]/D
pcpu_inst/general_reg_reg[5][4]/CE
pcpu_inst/general_reg_reg[5][4]/CLR
pcpu_inst/general_reg_reg[5][4]/D
pcpu_inst/general_reg_reg[5][5]/CE
pcpu_inst/general_reg_reg[5][5]/CLR
pcpu_inst/general_reg_reg[5][5]/D
pcpu_inst/general_reg_reg[5][6]/CE
pcpu_inst/general_reg_reg[5][6]/CLR
pcpu_inst/general_reg_reg[5][6]/D
pcpu_inst/general_reg_reg[5][7]/CE
pcpu_inst/general_reg_reg[5][7]/CLR
pcpu_inst/general_reg_reg[5][7]/D
pcpu_inst/general_reg_reg[5][8]/CE
pcpu_inst/general_reg_reg[5][8]/CLR
pcpu_inst/general_reg_reg[5][8]/D
pcpu_inst/general_reg_reg[5][9]/CE
pcpu_inst/general_reg_reg[5][9]/CLR
pcpu_inst/general_reg_reg[5][9]/D
pcpu_inst/general_reg_reg[6][0]/CE
pcpu_inst/general_reg_reg[6][0]/CLR
pcpu_inst/general_reg_reg[6][0]/D
pcpu_inst/general_reg_reg[6][10]/CE
pcpu_inst/general_reg_reg[6][10]/CLR
pcpu_inst/general_reg_reg[6][10]/D
pcpu_inst/general_reg_reg[6][11]/CE
pcpu_inst/general_reg_reg[6][11]/CLR
pcpu_inst/general_reg_reg[6][11]/D
pcpu_inst/general_reg_reg[6][12]/CE
pcpu_inst/general_reg_reg[6][12]/CLR
pcpu_inst/general_reg_reg[6][12]/D
pcpu_inst/general_reg_reg[6][13]/CE
pcpu_inst/general_reg_reg[6][13]/CLR
pcpu_inst/general_reg_reg[6][13]/D
pcpu_inst/general_reg_reg[6][14]/CE
pcpu_inst/general_reg_reg[6][14]/CLR
pcpu_inst/general_reg_reg[6][14]/D
pcpu_inst/general_reg_reg[6][15]/CE
pcpu_inst/general_reg_reg[6][15]/CLR
pcpu_inst/general_reg_reg[6][15]/D
pcpu_inst/general_reg_reg[6][1]/CE
pcpu_inst/general_reg_reg[6][1]/CLR
pcpu_inst/general_reg_reg[6][1]/D
pcpu_inst/general_reg_reg[6][2]/CE
pcpu_inst/general_reg_reg[6][2]/CLR
pcpu_inst/general_reg_reg[6][2]/D
pcpu_inst/general_reg_reg[6][3]/CE
pcpu_inst/general_reg_reg[6][3]/CLR
pcpu_inst/general_reg_reg[6][3]/D
pcpu_inst/general_reg_reg[6][4]/CE
pcpu_inst/general_reg_reg[6][4]/CLR
pcpu_inst/general_reg_reg[6][4]/D
pcpu_inst/general_reg_reg[6][5]/CE
pcpu_inst/general_reg_reg[6][5]/CLR
pcpu_inst/general_reg_reg[6][5]/D
pcpu_inst/general_reg_reg[6][6]/CE
pcpu_inst/general_reg_reg[6][6]/CLR
pcpu_inst/general_reg_reg[6][6]/D
pcpu_inst/general_reg_reg[6][7]/CE
pcpu_inst/general_reg_reg[6][7]/CLR
pcpu_inst/general_reg_reg[6][7]/D
pcpu_inst/general_reg_reg[6][8]/CE
pcpu_inst/general_reg_reg[6][8]/CLR
pcpu_inst/general_reg_reg[6][8]/D
pcpu_inst/general_reg_reg[6][9]/CE
pcpu_inst/general_reg_reg[6][9]/CLR
pcpu_inst/general_reg_reg[6][9]/D
pcpu_inst/general_reg_reg[7][0]/CE
pcpu_inst/general_reg_reg[7][0]/CLR
pcpu_inst/general_reg_reg[7][0]/D
pcpu_inst/general_reg_reg[7][10]/CE
pcpu_inst/general_reg_reg[7][10]/CLR
pcpu_inst/general_reg_reg[7][10]/D
pcpu_inst/general_reg_reg[7][11]/CE
pcpu_inst/general_reg_reg[7][11]/CLR
pcpu_inst/general_reg_reg[7][11]/D
pcpu_inst/general_reg_reg[7][12]/CE
pcpu_inst/general_reg_reg[7][12]/CLR
pcpu_inst/general_reg_reg[7][12]/D
pcpu_inst/general_reg_reg[7][13]/CE
pcpu_inst/general_reg_reg[7][13]/CLR
pcpu_inst/general_reg_reg[7][13]/D
pcpu_inst/general_reg_reg[7][14]/CE
pcpu_inst/general_reg_reg[7][14]/CLR
pcpu_inst/general_reg_reg[7][14]/D
pcpu_inst/general_reg_reg[7][15]/CE
pcpu_inst/general_reg_reg[7][15]/CLR
pcpu_inst/general_reg_reg[7][15]/D
pcpu_inst/general_reg_reg[7][1]/CE
pcpu_inst/general_reg_reg[7][1]/CLR
pcpu_inst/general_reg_reg[7][1]/D
pcpu_inst/general_reg_reg[7][2]/CE
pcpu_inst/general_reg_reg[7][2]/CLR
pcpu_inst/general_reg_reg[7][2]/D
pcpu_inst/general_reg_reg[7][3]/CE
pcpu_inst/general_reg_reg[7][3]/CLR
pcpu_inst/general_reg_reg[7][3]/D
pcpu_inst/general_reg_reg[7][4]/CE
pcpu_inst/general_reg_reg[7][4]/CLR
pcpu_inst/general_reg_reg[7][4]/D
pcpu_inst/general_reg_reg[7][5]/CE
pcpu_inst/general_reg_reg[7][5]/CLR
pcpu_inst/general_reg_reg[7][5]/D
pcpu_inst/general_reg_reg[7][6]/CE
pcpu_inst/general_reg_reg[7][6]/CLR
pcpu_inst/general_reg_reg[7][6]/D
pcpu_inst/general_reg_reg[7][7]/CE
pcpu_inst/general_reg_reg[7][7]/CLR
pcpu_inst/general_reg_reg[7][7]/D
pcpu_inst/general_reg_reg[7][8]/CE
pcpu_inst/general_reg_reg[7][8]/CLR
pcpu_inst/general_reg_reg[7][8]/D
pcpu_inst/general_reg_reg[7][9]/CE
pcpu_inst/general_reg_reg[7][9]/CLR
pcpu_inst/general_reg_reg[7][9]/D
pcpu_inst/general_reg_reg[8][0]/CE
pcpu_inst/general_reg_reg[8][0]/CLR
pcpu_inst/general_reg_reg[8][0]/D
pcpu_inst/general_reg_reg[8][10]/CE
pcpu_inst/general_reg_reg[8][10]/CLR
pcpu_inst/general_reg_reg[8][10]/D
pcpu_inst/general_reg_reg[8][11]/CE
pcpu_inst/general_reg_reg[8][11]/CLR
pcpu_inst/general_reg_reg[8][11]/D
pcpu_inst/general_reg_reg[8][12]/CE
pcpu_inst/general_reg_reg[8][12]/CLR
pcpu_inst/general_reg_reg[8][12]/D
pcpu_inst/general_reg_reg[8][13]/CE
pcpu_inst/general_reg_reg[8][13]/CLR
pcpu_inst/general_reg_reg[8][13]/D
pcpu_inst/general_reg_reg[8][14]/CE
pcpu_inst/general_reg_reg[8][14]/CLR
pcpu_inst/general_reg_reg[8][14]/D
pcpu_inst/general_reg_reg[8][15]/CE
pcpu_inst/general_reg_reg[8][15]/CLR
pcpu_inst/general_reg_reg[8][15]/D
pcpu_inst/general_reg_reg[8][1]/CE
pcpu_inst/general_reg_reg[8][1]/CLR
pcpu_inst/general_reg_reg[8][1]/D
pcpu_inst/general_reg_reg[8][2]/CE
pcpu_inst/general_reg_reg[8][2]/CLR
pcpu_inst/general_reg_reg[8][2]/D
pcpu_inst/general_reg_reg[8][3]/CE
pcpu_inst/general_reg_reg[8][3]/CLR
pcpu_inst/general_reg_reg[8][3]/D
pcpu_inst/general_reg_reg[8][4]/CE
pcpu_inst/general_reg_reg[8][4]/CLR
pcpu_inst/general_reg_reg[8][4]/D
pcpu_inst/general_reg_reg[8][5]/CE
pcpu_inst/general_reg_reg[8][5]/CLR
pcpu_inst/general_reg_reg[8][5]/D
pcpu_inst/general_reg_reg[8][6]/CE
pcpu_inst/general_reg_reg[8][6]/CLR
pcpu_inst/general_reg_reg[8][6]/D
pcpu_inst/general_reg_reg[8][7]/CE
pcpu_inst/general_reg_reg[8][7]/CLR
pcpu_inst/general_reg_reg[8][7]/D
pcpu_inst/general_reg_reg[8][8]/CE
pcpu_inst/general_reg_reg[8][8]/CLR
pcpu_inst/general_reg_reg[8][8]/D
pcpu_inst/general_reg_reg[8][9]/CE
pcpu_inst/general_reg_reg[8][9]/CLR
pcpu_inst/general_reg_reg[8][9]/D
pcpu_inst/general_reg_reg[9][0]/CE
pcpu_inst/general_reg_reg[9][0]/CLR
pcpu_inst/general_reg_reg[9][0]/D
pcpu_inst/general_reg_reg[9][10]/CE
pcpu_inst/general_reg_reg[9][10]/CLR
pcpu_inst/general_reg_reg[9][10]/D
pcpu_inst/general_reg_reg[9][11]/CE
pcpu_inst/general_reg_reg[9][11]/CLR
pcpu_inst/general_reg_reg[9][11]/D
pcpu_inst/general_reg_reg[9][12]/CE
pcpu_inst/general_reg_reg[9][12]/CLR
pcpu_inst/general_reg_reg[9][12]/D
pcpu_inst/general_reg_reg[9][13]/CE
pcpu_inst/general_reg_reg[9][13]/CLR
pcpu_inst/general_reg_reg[9][13]/D
pcpu_inst/general_reg_reg[9][14]/CE
pcpu_inst/general_reg_reg[9][14]/CLR
pcpu_inst/general_reg_reg[9][14]/D
pcpu_inst/general_reg_reg[9][15]/CE
pcpu_inst/general_reg_reg[9][15]/CLR
pcpu_inst/general_reg_reg[9][15]/D
pcpu_inst/general_reg_reg[9][1]/CE
pcpu_inst/general_reg_reg[9][1]/CLR
pcpu_inst/general_reg_reg[9][1]/D
pcpu_inst/general_reg_reg[9][2]/CE
pcpu_inst/general_reg_reg[9][2]/CLR
pcpu_inst/general_reg_reg[9][2]/D
pcpu_inst/general_reg_reg[9][3]/CE
pcpu_inst/general_reg_reg[9][3]/CLR
pcpu_inst/general_reg_reg[9][3]/D
pcpu_inst/general_reg_reg[9][4]/CE
pcpu_inst/general_reg_reg[9][4]/CLR
pcpu_inst/general_reg_reg[9][4]/D
pcpu_inst/general_reg_reg[9][5]/CE
pcpu_inst/general_reg_reg[9][5]/CLR
pcpu_inst/general_reg_reg[9][5]/D
pcpu_inst/general_reg_reg[9][6]/CE
pcpu_inst/general_reg_reg[9][6]/CLR
pcpu_inst/general_reg_reg[9][6]/D
pcpu_inst/general_reg_reg[9][7]/CE
pcpu_inst/general_reg_reg[9][7]/CLR
pcpu_inst/general_reg_reg[9][7]/D
pcpu_inst/general_reg_reg[9][8]/CE
pcpu_inst/general_reg_reg[9][8]/CLR
pcpu_inst/general_reg_reg[9][8]/D
pcpu_inst/general_reg_reg[9][9]/CE
pcpu_inst/general_reg_reg[9][9]/CLR
pcpu_inst/general_reg_reg[9][9]/D
pcpu_inst/i_addr_reg[0]/CE
pcpu_inst/i_addr_reg[0]/CLR
pcpu_inst/i_addr_reg[0]/D
pcpu_inst/i_addr_reg[1]/CE
pcpu_inst/i_addr_reg[1]/CLR
pcpu_inst/i_addr_reg[1]/D
pcpu_inst/i_addr_reg[2]/CE
pcpu_inst/i_addr_reg[2]/CLR
pcpu_inst/i_addr_reg[2]/D
pcpu_inst/i_addr_reg[3]/CE
pcpu_inst/i_addr_reg[3]/CLR
pcpu_inst/i_addr_reg[3]/D
pcpu_inst/i_addr_reg[4]/CE
pcpu_inst/i_addr_reg[4]/CLR
pcpu_inst/i_addr_reg[4]/D
pcpu_inst/i_addr_reg[5]/CE
pcpu_inst/i_addr_reg[5]/CLR
pcpu_inst/i_addr_reg[5]/D
pcpu_inst/i_addr_reg[6]/CE
pcpu_inst/i_addr_reg[6]/CLR
pcpu_inst/i_addr_reg[6]/D
pcpu_inst/i_addr_reg[7]/CE
pcpu_inst/i_addr_reg[7]/CLR
pcpu_inst/i_addr_reg[7]/D
pcpu_inst/id_input_reg[0]/CE
pcpu_inst/id_input_reg[0]/CLR
pcpu_inst/id_input_reg[0]/D
pcpu_inst/id_input_reg[10]/CE
pcpu_inst/id_input_reg[10]/CLR
pcpu_inst/id_input_reg[10]/D
pcpu_inst/id_input_reg[11]/CE
pcpu_inst/id_input_reg[11]/CLR
pcpu_inst/id_input_reg[11]/D
pcpu_inst/id_input_reg[12]/CE
pcpu_inst/id_input_reg[12]/CLR
pcpu_inst/id_input_reg[12]/D
pcpu_inst/id_input_reg[13]/CE
pcpu_inst/id_input_reg[13]/CLR
pcpu_inst/id_input_reg[13]/D
pcpu_inst/id_input_reg[14]/CE
pcpu_inst/id_input_reg[14]/CLR
pcpu_inst/id_input_reg[14]/D
pcpu_inst/id_input_reg[15]/CE
pcpu_inst/id_input_reg[15]/CLR
pcpu_inst/id_input_reg[15]/D
pcpu_inst/id_input_reg[1]/CE
pcpu_inst/id_input_reg[1]/CLR
pcpu_inst/id_input_reg[1]/D
pcpu_inst/id_input_reg[2]/CE
pcpu_inst/id_input_reg[2]/CLR
pcpu_inst/id_input_reg[2]/D
pcpu_inst/id_input_reg[3]/CE
pcpu_inst/id_input_reg[3]/CLR
pcpu_inst/id_input_reg[3]/D
pcpu_inst/id_input_reg[4]/CE
pcpu_inst/id_input_reg[4]/CLR
pcpu_inst/id_input_reg[4]/D
pcpu_inst/id_input_reg[5]/CE
pcpu_inst/id_input_reg[5]/CLR
pcpu_inst/id_input_reg[5]/D
pcpu_inst/id_input_reg[6]/CE
pcpu_inst/id_input_reg[6]/CLR
pcpu_inst/id_input_reg[6]/D
pcpu_inst/id_input_reg[7]/CE
pcpu_inst/id_input_reg[7]/CLR
pcpu_inst/id_input_reg[7]/D
pcpu_inst/id_input_reg[8]/CE
pcpu_inst/id_input_reg[8]/CLR
pcpu_inst/id_input_reg[8]/D
pcpu_inst/id_input_reg[9]/CE
pcpu_inst/id_input_reg[9]/CLR
pcpu_inst/id_input_reg[9]/D
pcpu_inst/mem_input_reg[10]/CE
pcpu_inst/mem_input_reg[10]/CLR
pcpu_inst/mem_input_reg[10]/D
pcpu_inst/mem_input_reg[11]/CE
pcpu_inst/mem_input_reg[11]/CLR
pcpu_inst/mem_input_reg[11]/D
pcpu_inst/mem_input_reg[12]/CE
pcpu_inst/mem_input_reg[12]/CLR
pcpu_inst/mem_input_reg[12]/D
pcpu_inst/mem_input_reg[13]/CE
pcpu_inst/mem_input_reg[13]/CLR
pcpu_inst/mem_input_reg[13]/D
pcpu_inst/mem_input_reg[14]/CE
pcpu_inst/mem_input_reg[14]/CLR
pcpu_inst/mem_input_reg[14]/D
pcpu_inst/mem_input_reg[15]/CE
pcpu_inst/mem_input_reg[15]/CLR
pcpu_inst/mem_input_reg[15]/D
pcpu_inst/mem_input_reg[8]/CE
pcpu_inst/mem_input_reg[8]/CLR
pcpu_inst/mem_input_reg[8]/D
pcpu_inst/mem_input_reg[9]/CE
pcpu_inst/mem_input_reg[9]/CLR
pcpu_inst/mem_input_reg[9]/D
pcpu_inst/nf_1_reg/CE
pcpu_inst/nf_1_reg/CLR
pcpu_inst/nf_1_reg/D
pcpu_inst/nf_MEM_reg/CE
pcpu_inst/nf_MEM_reg/CLR
pcpu_inst/nf_MEM_reg/D
pcpu_inst/src_regA_reg[0]/CE
pcpu_inst/src_regA_reg[0]/CLR
pcpu_inst/src_regA_reg[0]/D
pcpu_inst/src_regA_reg[10]/CE
pcpu_inst/src_regA_reg[10]/CLR
pcpu_inst/src_regA_reg[10]/D
pcpu_inst/src_regA_reg[11]/CE
pcpu_inst/src_regA_reg[11]/CLR
pcpu_inst/src_regA_reg[11]/D
pcpu_inst/src_regA_reg[12]/CE
pcpu_inst/src_regA_reg[12]/CLR
pcpu_inst/src_regA_reg[12]/D
pcpu_inst/src_regA_reg[13]/CE
pcpu_inst/src_regA_reg[13]/CLR
pcpu_inst/src_regA_reg[13]/D
pcpu_inst/src_regA_reg[14]/CE
pcpu_inst/src_regA_reg[14]/CLR
pcpu_inst/src_regA_reg[14]/D
pcpu_inst/src_regA_reg[15]/CE
pcpu_inst/src_regA_reg[15]/CLR
pcpu_inst/src_regA_reg[15]/D
pcpu_inst/src_regA_reg[1]/CE
pcpu_inst/src_regA_reg[1]/CLR
pcpu_inst/src_regA_reg[1]/D
pcpu_inst/src_regA_reg[2]/CE
pcpu_inst/src_regA_reg[2]/CLR
pcpu_inst/src_regA_reg[2]/D
pcpu_inst/src_regA_reg[3]/CE
pcpu_inst/src_regA_reg[3]/CLR
pcpu_inst/src_regA_reg[3]/D
pcpu_inst/src_regA_reg[4]/CE
pcpu_inst/src_regA_reg[4]/CLR
pcpu_inst/src_regA_reg[4]/D
pcpu_inst/src_regA_reg[5]/CE
pcpu_inst/src_regA_reg[5]/CLR
pcpu_inst/src_regA_reg[5]/D
pcpu_inst/src_regA_reg[6]/CE
pcpu_inst/src_regA_reg[6]/CLR
pcpu_inst/src_regA_reg[6]/D
pcpu_inst/src_regA_reg[7]/CE
pcpu_inst/src_regA_reg[7]/CLR
pcpu_inst/src_regA_reg[7]/D
pcpu_inst/src_regA_reg[8]/CE
pcpu_inst/src_regA_reg[8]/CLR
pcpu_inst/src_regA_reg[8]/D
pcpu_inst/src_regA_reg[9]/CE
pcpu_inst/src_regA_reg[9]/CLR
pcpu_inst/src_regA_reg[9]/D
pcpu_inst/src_regB_reg[0]/CE
pcpu_inst/src_regB_reg[0]/CLR
pcpu_inst/src_regB_reg[0]/D
pcpu_inst/src_regB_reg[10]/CE
pcpu_inst/src_regB_reg[10]/CLR
pcpu_inst/src_regB_reg[10]/D
pcpu_inst/src_regB_reg[11]/CE
pcpu_inst/src_regB_reg[11]/CLR
pcpu_inst/src_regB_reg[11]/D
pcpu_inst/src_regB_reg[12]/CE
pcpu_inst/src_regB_reg[12]/CLR
pcpu_inst/src_regB_reg[12]/D
pcpu_inst/src_regB_reg[13]/CE
pcpu_inst/src_regB_reg[13]/CLR
pcpu_inst/src_regB_reg[13]/D
pcpu_inst/src_regB_reg[14]/CE
pcpu_inst/src_regB_reg[14]/CLR
pcpu_inst/src_regB_reg[14]/D
pcpu_inst/src_regB_reg[15]/CE
pcpu_inst/src_regB_reg[15]/CLR
pcpu_inst/src_regB_reg[15]/D
pcpu_inst/src_regB_reg[1]/CE
pcpu_inst/src_regB_reg[1]/CLR
pcpu_inst/src_regB_reg[1]/D
pcpu_inst/src_regB_reg[2]/CE
pcpu_inst/src_regB_reg[2]/CLR
pcpu_inst/src_regB_reg[2]/D
pcpu_inst/src_regB_reg[3]/CE
pcpu_inst/src_regB_reg[3]/CLR
pcpu_inst/src_regB_reg[3]/D
pcpu_inst/src_regB_reg[4]/CE
pcpu_inst/src_regB_reg[4]/CLR
pcpu_inst/src_regB_reg[4]/D
pcpu_inst/src_regB_reg[5]/CE
pcpu_inst/src_regB_reg[5]/CLR
pcpu_inst/src_regB_reg[5]/D
pcpu_inst/src_regB_reg[6]/CE
pcpu_inst/src_regB_reg[6]/CLR
pcpu_inst/src_regB_reg[6]/D
pcpu_inst/src_regB_reg[7]/CE
pcpu_inst/src_regB_reg[7]/CLR
pcpu_inst/src_regB_reg[7]/D
pcpu_inst/src_regB_reg[8]/CE
pcpu_inst/src_regB_reg[8]/CLR
pcpu_inst/src_regB_reg[8]/D
pcpu_inst/src_regB_reg[9]/CE
pcpu_inst/src_regB_reg[9]/CLR
pcpu_inst/src_regB_reg[9]/D
pcpu_inst/store_data_reg[0]/CE
pcpu_inst/store_data_reg[0]/CLR
pcpu_inst/store_data_reg[0]/D
pcpu_inst/store_data_reg[10]/CE
pcpu_inst/store_data_reg[10]/CLR
pcpu_inst/store_data_reg[10]/D
pcpu_inst/store_data_reg[11]/CE
pcpu_inst/store_data_reg[11]/CLR
pcpu_inst/store_data_reg[11]/D
pcpu_inst/store_data_reg[12]/CE
pcpu_inst/store_data_reg[12]/CLR
pcpu_inst/store_data_reg[12]/D
pcpu_inst/store_data_reg[13]/CE
pcpu_inst/store_data_reg[13]/CLR
pcpu_inst/store_data_reg[13]/D
pcpu_inst/store_data_reg[14]/CE
pcpu_inst/store_data_reg[14]/CLR
pcpu_inst/store_data_reg[14]/D
pcpu_inst/store_data_reg[15]/CE
pcpu_inst/store_data_reg[15]/CLR
pcpu_inst/store_data_reg[15]/D
pcpu_inst/store_data_reg[1]/CE
pcpu_inst/store_data_reg[1]/CLR
pcpu_inst/store_data_reg[1]/D
pcpu_inst/store_data_reg[2]/CE
pcpu_inst/store_data_reg[2]/CLR
pcpu_inst/store_data_reg[2]/D
pcpu_inst/store_data_reg[3]/CE
pcpu_inst/store_data_reg[3]/CLR
pcpu_inst/store_data_reg[3]/D
pcpu_inst/store_data_reg[4]/CE
pcpu_inst/store_data_reg[4]/CLR
pcpu_inst/store_data_reg[4]/D
pcpu_inst/store_data_reg[5]/CE
pcpu_inst/store_data_reg[5]/CLR
pcpu_inst/store_data_reg[5]/D
pcpu_inst/store_data_reg[6]/CE
pcpu_inst/store_data_reg[6]/CLR
pcpu_inst/store_data_reg[6]/D
pcpu_inst/store_data_reg[7]/CE
pcpu_inst/store_data_reg[7]/CLR
pcpu_inst/store_data_reg[7]/D
pcpu_inst/store_data_reg[8]/CE
pcpu_inst/store_data_reg[8]/CLR
pcpu_inst/store_data_reg[8]/D
pcpu_inst/store_data_reg[9]/CE
pcpu_inst/store_data_reg[9]/CLR
pcpu_inst/store_data_reg[9]/D
pcpu_inst/wb_input_reg[10]/CE
pcpu_inst/wb_input_reg[10]/CLR
pcpu_inst/wb_input_reg[10]/D
pcpu_inst/wb_input_reg[11]/CE
pcpu_inst/wb_input_reg[11]/CLR
pcpu_inst/wb_input_reg[11]/D
pcpu_inst/wb_input_reg[12]/CE
pcpu_inst/wb_input_reg[12]/CLR
pcpu_inst/wb_input_reg[12]/D
pcpu_inst/wb_input_reg[13]/CE
pcpu_inst/wb_input_reg[13]/CLR
pcpu_inst/wb_input_reg[13]/D
pcpu_inst/wb_input_reg[14]/CE
pcpu_inst/wb_input_reg[14]/CLR
pcpu_inst/wb_input_reg[14]/D
pcpu_inst/wb_input_reg[15]/CE
pcpu_inst/wb_input_reg[15]/CLR
pcpu_inst/wb_input_reg[15]/D
pcpu_inst/wb_input_reg[8]/CE
pcpu_inst/wb_input_reg[8]/CLR
pcpu_inst/wb_input_reg[8]/D
pcpu_inst/wb_input_reg[9]/CE
pcpu_inst/wb_input_reg[9]/CLR
pcpu_inst/wb_input_reg[9]/D
pcpu_inst/wena_reg/CE
pcpu_inst/wena_reg/CLR
pcpu_inst/wena_reg/D
pcpu_inst/zf_1_reg/CE
pcpu_inst/zf_1_reg/CLR
pcpu_inst/zf_1_reg/D
pcpu_inst/zf_MEM_reg/CE
pcpu_inst/zf_MEM_reg/CLR
pcpu_inst/zf_MEM_reg/D
seg7x16/seg7_addr_reg[0]/CLR
seg7x16/seg7_addr_reg[0]/D
seg7x16/seg7_addr_reg[1]/CLR
seg7x16/seg7_addr_reg[1]/D
seg7x16/seg7_addr_reg[2]/CLR
seg7x16/seg7_addr_reg[2]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

enable
start

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.967        0.000                      0                  117        0.113        0.000                      0                  117       49.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            91.967        0.000                      0                   54        0.113        0.000                      0                   54       49.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 98.755        0.000                      0                   63        0.364        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       91.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.967ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 4.230ns (84.048%)  route 0.803ns (15.952%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     3.443 r  seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, unplaced)         0.803     4.246    o_seg_OBUF[0]
    T10                                                               r  o_seg_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         3.752     7.998 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.998    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 91.967    

Slack (MET) :             91.983ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 4.214ns (83.996%)  route 0.803ns (16.004%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     3.443 r  seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, unplaced)         0.803     4.246    o_seg_OBUF[5]
    T11                                                               r  o_seg_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         3.736     7.981 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.981    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 91.983    

Slack (MET) :             91.989ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 4.208ns (83.979%)  route 0.803ns (16.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     3.443 r  seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, unplaced)         0.803     4.246    o_seg_OBUF[1]
    R10                                                               r  o_seg_OBUF[1]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         3.730     7.976 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.976    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 91.989    

Slack (MET) :             91.994ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 4.203ns (83.962%)  route 0.803ns (16.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     3.443 r  seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, unplaced)         0.803     4.246    o_seg_OBUF[3]
    K13                                                               r  o_seg_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         3.725     7.971 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.971    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 91.994    

Slack (MET) :             92.007ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 4.190ns (83.921%)  route 0.803ns (16.079%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     3.443 r  seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, unplaced)         0.803     4.246    o_seg_OBUF[6]
    L18                                                               r  o_seg_OBUF[6]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         3.712     7.958 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.958    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                          -7.958    
  -------------------------------------------------------------------
                         slack                                 92.007    

Slack (MET) :             92.011ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 4.187ns (83.909%)  route 0.803ns (16.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     3.443 r  seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, unplaced)         0.803     4.246    o_seg_OBUF[4]
    P15                                                               r  o_seg_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         3.709     7.954 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.954    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 92.011    

Slack (MET) :             92.051ns  (required time - arrival time)
  Source:                 seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 4.146ns (83.777%)  route 0.803ns (16.223%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     3.443 r  seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, unplaced)         0.803     4.246    o_seg_OBUF[2]
    K16                                                               r  o_seg_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         3.668     7.914 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.914    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                 92.051    

Slack (MET) :             97.084ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 1.952ns (69.417%)  route 0.860ns (30.583%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  cnt_reg[1]/Q
                         net (fo=1, unplaced)         0.860     4.303    cnt_reg_n_0_[1]
                                                                      r  cnt_reg[0]_i_1__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.960 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.960    cnt_reg[0]_i_1__0_n_0
                                                                      r  cnt_reg[4]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.077 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.077    cnt_reg[4]_i_1__0_n_0
                                                                      r  cnt_reg[8]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.194 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.194    cnt_reg[8]_i_1__0_n_0
                                                                      r  cnt_reg[12]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.311 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.311    cnt_reg[12]_i_1__0_n_0
                                                                      r  cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.428 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.428    cnt_reg[16]_i_1_n_0
                                                                      r  cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.545 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.545    cnt_reg[20]_i_1_n_0
                                                                      r  cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.777 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.777    cnt_reg[24]_i_1_n_7
                         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439   102.704    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         FDCE (Setup_fdce_C_D)        0.076   102.860    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        102.860    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 97.084    

Slack (MET) :             97.096ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.940ns (69.286%)  route 0.860ns (30.714%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  cnt_reg[1]/Q
                         net (fo=1, unplaced)         0.860     4.303    cnt_reg_n_0_[1]
                                                                      r  cnt_reg[0]_i_1__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.960 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.960    cnt_reg[0]_i_1__0_n_0
                                                                      r  cnt_reg[4]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.077 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.077    cnt_reg[4]_i_1__0_n_0
                                                                      r  cnt_reg[8]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.194 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.194    cnt_reg[8]_i_1__0_n_0
                                                                      r  cnt_reg[12]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.311 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.311    cnt_reg[12]_i_1__0_n_0
                                                                      r  cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.428 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.428    cnt_reg[16]_i_1_n_0
                                                                      r  cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.765 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.765    cnt_reg[20]_i_1_n_6
                         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439   102.704    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         FDCE (Setup_fdce_C_D)        0.076   102.860    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        102.860    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                 97.096    

Slack (MET) :             97.102ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 1.934ns (69.220%)  route 0.860ns (30.780%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.443 r  cnt_reg[1]/Q
                         net (fo=1, unplaced)         0.860     4.303    cnt_reg_n_0_[1]
                                                                      r  cnt_reg[0]_i_1__0/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.960 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.960    cnt_reg[0]_i_1__0_n_0
                                                                      r  cnt_reg[4]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.077 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.077    cnt_reg[4]_i_1__0_n_0
                                                                      r  cnt_reg[8]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.194 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.194    cnt_reg[8]_i_1__0_n_0
                                                                      r  cnt_reg[12]_i_1__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.311 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.311    cnt_reg[12]_i_1__0_n_0
                                                                      r  cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.428 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.428    cnt_reg[16]_i_1_n_0
                                                                      r  cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.759 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.759    cnt_reg[20]_i_1_n_4
                         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   102.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   102.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439   102.704    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.116   102.820    
                         clock uncertainty           -0.035   102.784    
                         FDCE (Setup_fdce_C_D)        0.076   102.860    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        102.860    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                 97.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.257ns (69.272%)  route 0.114ns (30.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  seg7x16/cnt_reg[14]/Q
                         net (fo=4, unplaced)         0.114     0.989    seg7x16/seg7_clk
                                                                      r  seg7x16/cnt_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.099 r  seg7x16/cnt_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.099    seg7x16/cnt_reg[12]_i_1_n_5
                         FDCE                                         r  seg7x16/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/cnt_reg[14]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    seg7x16/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.262ns (55.568%)  route 0.209ns (44.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 f  cnt_reg[0]/Q
                         net (fo=1, unplaced)         0.209     1.085    cnt_reg_n_0_[0]
                                                                      f  cnt[0]_i_2__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.130 r  cnt[0]_i_2__0/O
                         net (fo=1, unplaced)         0.000     1.130    cnt[0]_i_2__0_n_0
                                                                      r  cnt_reg[0]_i_1__0/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.200 r  cnt_reg[0]_i_1__0/O[0]
                         net (fo=1, unplaced)         0.000     1.200    cnt_reg[0]_i_1__0_n_7
                         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.262ns (55.568%)  route 0.209ns (44.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 f  seg7x16/cnt_reg[0]/Q
                         net (fo=1, unplaced)         0.209     1.085    seg7x16/cnt_reg_n_0_[0]
                                                                      f  seg7x16/cnt[0]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.130 r  seg7x16/cnt[0]_i_2/O
                         net (fo=1, unplaced)         0.000     1.130    seg7x16/cnt[0]_i_2_n_0
                                                                      r  seg7x16/cnt_reg[0]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.200 r  seg7x16/cnt_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.200    seg7x16/cnt_reg[0]_i_1_n_7
                         FDCE                                         r  seg7x16/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/cnt_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    seg7x16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  cnt_reg[11]/Q
                         net (fo=1, unplaced)         0.223     1.098    cnt_reg_n_0_[11]
                                                                      r  cnt_reg[8]_i_1__0/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.207 r  cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, unplaced)         0.000     1.207    cnt_reg[8]_i_1__0_n_4
                         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  cnt_reg[15]/Q
                         net (fo=1, unplaced)         0.223     1.098    cnt_reg_n_0_[15]
                                                                      r  cnt_reg[12]_i_1__0/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.207 r  cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, unplaced)         0.000     1.207    cnt_reg[12]_i_1__0_n_4
                         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  cnt_reg[19]/Q
                         net (fo=1, unplaced)         0.223     1.098    cnt_reg_n_0_[19]
                                                                      r  cnt_reg[16]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.207 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.207    cnt_reg[16]_i_1_n_4
                         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  cnt_reg[23]/Q
                         net (fo=1, unplaced)         0.223     1.098    cnt_reg_n_0_[23]
                                                                      r  cnt_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.207 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.207    cnt_reg[20]_i_1_n_4
                         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  cnt_reg[3]/Q
                         net (fo=1, unplaced)         0.223     1.098    cnt_reg_n_0_[3]
                                                                      r  cnt_reg[0]_i_1__0/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.207 r  cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, unplaced)         0.000     1.207    cnt_reg[0]_i_1__0_n_4
                         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  cnt_reg[7]/Q
                         net (fo=1, unplaced)         0.223     1.098    cnt_reg_n_0_[7]
                                                                      r  cnt_reg[4]_i_1__0/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.207 r  cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, unplaced)         0.000     1.207    cnt_reg[4]_i_1__0_n_4
                         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114     0.728    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.875 r  seg7x16/cnt_reg[11]/Q
                         net (fo=1, unplaced)         0.223     1.098    seg7x16/cnt_reg_n_0_[11]
                                                                      r  seg7x16/cnt_reg[8]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.207 r  seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.207    seg7x16/cnt_reg[8]_i_1_n_4
                         FDCE                                         r  seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.209     0.873    
                         FDCE (Hold_fdce_C_D)         0.113     0.986    seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845               clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000               seg7x16/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               seg7x16/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500               seg7x16/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       98.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.755ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    seg7x16/AR[0]
                         FDPE                                         f  seg7x16/o_seg_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.146   100.547    seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        100.547    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.755    

Slack (MET) :             98.755ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    seg7x16/AR[0]
                         FDPE                                         f  seg7x16/o_seg_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.146   100.547    seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        100.547    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.755    

Slack (MET) :             98.755ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[2]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    seg7x16/AR[0]
                         FDPE                                         f  seg7x16/o_seg_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.146   100.547    seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        100.547    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.755    

Slack (MET) :             98.755ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[3]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    seg7x16/AR[0]
                         FDPE                                         f  seg7x16/o_seg_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.146   100.547    seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        100.547    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.755    

Slack (MET) :             98.755ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[4]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    seg7x16/AR[0]
                         FDPE                                         f  seg7x16/o_seg_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.146   100.547    seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        100.547    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.755    

Slack (MET) :             98.755ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[5]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    seg7x16/AR[0]
                         FDPE                                         f  seg7x16/o_seg_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.146   100.547    seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        100.547    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.755    

Slack (MET) :             98.755ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/o_seg_r_reg[6]/PRE
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    seg7x16/AR[0]
                         FDPE                                         f  seg7x16/o_seg_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDPE (Recov_fdpe_C_PRE)     -0.146   100.547    seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        100.547    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.755    

Slack (MET) :             98.779ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    reset_IBUF
                         FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDCE (Recov_fdce_C_CLR)     -0.122   100.571    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        100.571    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.779    

Slack (MET) :             98.779ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    reset_IBUF
                         FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[10]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDCE (Recov_fdce_C_CLR)     -0.122   100.571    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        100.571    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.779    

Slack (MET) :             98.779ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.435ns (54.993%)  route 0.356ns (45.007%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 100.728 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.435     1.435 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.356     1.792    reset_IBUF
                         FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338   100.588    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026   100.614 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.114   100.728    clk_in_IBUF_BUFG
                         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism              0.000   100.728    
                         clock uncertainty           -0.035   100.693    
                         FDCE (Recov_fdce_C_CLR)     -0.122   100.571    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        100.571    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 98.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[0]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[10]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[11]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[12]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[13]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[14]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[15]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[15]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[1]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[2]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7x16/i_data_store_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.409ns (64.880%)  route 0.763ns (35.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.409     2.409 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.763     3.172    seg7x16/AR[0]
                         FDCE                                         f  seg7x16/i_data_store_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.584     2.965    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[3]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.035     3.000    
                         FDCE (Remov_fdce_C_CLR)     -0.192     2.808    seg7x16/i_data_store_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.364    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1428 Endpoints
Min Delay          1428 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 4.561ns (73.794%)  route 1.620ns (26.206%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  seg7x16/seg7_addr_reg[2]/Q
                         net (fo=16, unplaced)        0.817     1.506    seg7x16/seg7_addr[2]
                                                                      f  seg7x16/o_sel_OBUF[7]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.825 r  seg7x16/o_sel_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.628    o_sel_OBUF[7]
    U13                                                               r  o_sel_OBUF[7]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         3.553     6.181 r  o_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.181    o_sel[7]
    U13                                                               r  o_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.180ns  (logic 4.560ns (73.787%)  route 1.620ns (26.213%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  seg7x16/seg7_addr_reg[2]/Q
                         net (fo=16, unplaced)        0.817     1.506    seg7x16/seg7_addr[2]
                                                                      f  seg7x16/o_sel_OBUF[5]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.825 r  seg7x16/o_sel_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.628    o_sel_OBUF[5]
    T14                                                               r  o_sel_OBUF[5]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         3.552     6.180 r  o_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.180    o_sel[5]
    T14                                                               r  o_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 4.558ns (73.781%)  route 1.620ns (26.219%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[2]/Q
                         net (fo=16, unplaced)        0.817     1.506    seg7x16/seg7_addr[2]
                                                                      r  seg7x16/o_sel_OBUF[2]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.801 r  seg7x16/o_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.604    o_sel_OBUF[2]
    T9                                                                r  o_sel_OBUF[2]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.178 r  o_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.178    o_sel[2]
    T9                                                                r  o_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 4.560ns (73.824%)  route 1.617ns (26.176%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.814     1.503    seg7x16/seg7_addr[1]
                                                                      f  seg7x16/o_sel_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.822 r  seg7x16/o_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.625    o_sel_OBUF[3]
    J14                                                               r  o_sel_OBUF[3]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.177 r  o_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.177    o_sel[3]
    J14                                                               r  o_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.160ns  (logic 4.544ns (73.754%)  route 1.617ns (26.246%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.814     1.503    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_sel_OBUF[0]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.822 r  seg7x16/o_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.625    o_sel_OBUF[0]
    J17                                                               r  o_sel_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.160 r  o_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.160    o_sel[0]
    J17                                                               r  o_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 4.534ns (73.713%)  route 1.617ns (26.287%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.814     1.503    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_sel_OBUF[4]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.798 r  seg7x16/o_sel_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.601    o_sel_OBUF[4]
    P14                                                               r  o_sel_OBUF[4]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         3.550     6.151 r  o_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.151    o_sel[4]
    P14                                                               r  o_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.142ns  (logic 4.526ns (73.677%)  route 1.617ns (26.323%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.814     1.503    seg7x16/seg7_addr[1]
                                                                      f  seg7x16/o_sel_OBUF[6]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.822 r  seg7x16/o_sel_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.625    o_sel_OBUF[6]
    K2                                                                r  o_sel_OBUF[6]_inst/I
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.142 r  o_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.142    o_sel[6]
    K2                                                                r  o_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 4.520ns (73.652%)  route 1.617ns (26.348%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.814     1.503    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_sel_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.798 r  seg7x16/o_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.601    o_sel_OBUF[1]
    J18                                                               r  o_sel_OBUF[1]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.136 r  o_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.136    o_sel[1]
    J18                                                               r  o_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/src_regB_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/zf_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.586ns  (logic 2.219ns (39.724%)  route 3.367ns (60.276%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/src_regB_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pcpu_inst/src_regB_reg[1]/Q
                         net (fo=19, unplaced)        0.529     1.007    pcpu_inst/src_regB_reg_n_0_[1]
                                                                      r  pcpu_inst/i__carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.302 r  pcpu_inst/i__carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     1.302    pcpu_inst/ALU/S[1]
                                                                      r  pcpu_inst/ALU/res0_inferred__0/i__carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.945 f  pcpu_inst/ALU/res0_inferred__0/i__carry/O[3]
                         net (fo=1, unplaced)         0.448     2.393    pcpu_inst/res00_in[3]
                                                                      f  pcpu_inst/dst_regC1[3]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.307     2.700 r  pcpu_inst/dst_regC1[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.149    pcpu_inst/dst_regC1[3]_i_3_n_0
                                                                      r  pcpu_inst/dst_regC1[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  pcpu_inst/dst_regC1[3]_i_1/O
                         net (fo=5, unplaced)         0.760     4.033    pcpu_inst/dst_regC1[3]_i_1_n_0
                                                                      f  pcpu_inst/zf_1_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.157 f  pcpu_inst/zf_1_i_4/O
                         net (fo=1, unplaced)         0.449     4.606    pcpu_inst/zf_1_i_4_n_0
                                                                      f  pcpu_inst/zf_1_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.730 f  pcpu_inst/zf_1_i_3/O
                         net (fo=1, unplaced)         0.732     5.462    pcpu_inst/zf_1_i_3_n_0
                                                                      f  pcpu_inst/zf_1_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.586 r  pcpu_inst/zf_1_i_1/O
                         net (fo=1, unplaced)         0.000     5.586    pcpu_inst/zf_1_i_1_n_0
                         FDCE                                         r  pcpu_inst/zf_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/src_regA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/src_regA_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.922ns  (logic 2.438ns (49.533%)  route 2.484ns (50.467%))
  Logic Levels:           9  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/src_regA_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pcpu_inst/src_regA_reg[1]/Q
                         net (fo=5, unplaced)         0.498     0.976    pcpu_inst/src_regA_reg_n_0_[1]
                                                                      r  pcpu_inst/i__carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     1.271 r  pcpu_inst/i__carry_i_3/O
                         net (fo=1, unplaced)         0.000     1.271    pcpu_inst/ALU/src_regA_reg[3][1]
                                                                      r  pcpu_inst/ALU/res0_inferred__1/i__carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.804 r  pcpu_inst/ALU/res0_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.000     1.804    pcpu_inst/ALU/res0_inferred__1/i__carry_n_0
                                                                      r  pcpu_inst/ALU/res0_inferred__1/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.921 r  pcpu_inst/ALU/res0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.921    pcpu_inst/ALU/res0_inferred__1/i__carry__0_n_0
                                                                      r  pcpu_inst/ALU/res0_inferred__1/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.258 r  pcpu_inst/ALU/res0_inferred__1/i__carry__1/O[1]
                         net (fo=1, unplaced)         0.611     2.869    pcpu_inst/res01_in[9]
                                                                      r  pcpu_inst/dst_regC1[9]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.306     3.175 f  pcpu_inst/dst_regC1[9]_i_3/O
                         net (fo=1, unplaced)         0.449     3.624    pcpu_inst/dst_regC1[9]_i_3_n_0
                                                                      f  pcpu_inst/dst_regC1[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.748 r  pcpu_inst/dst_regC1[9]_i_1/O
                         net (fo=5, unplaced)         0.477     4.225    pcpu_inst/dst_regC1[9]_i_1_n_0
                                                                      r  pcpu_inst/src_regA[9]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.349 r  pcpu_inst/src_regA[9]_i_3/O
                         net (fo=1, unplaced)         0.449     4.798    pcpu_inst/src_regA[9]_i_3_n_0
                                                                      r  pcpu_inst/src_regA[9]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.922 r  pcpu_inst/src_regA[9]_i_1/O
                         net (fo=1, unplaced)         0.000     4.922    pcpu_inst/src_regA[9]_i_1_n_0
                         FDCE                                         r  pcpu_inst/src_regA_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcpu_inst/zf_1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/zf_MEM_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/zf_1_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/zf_1_reg/Q
                         net (fo=1, unplaced)         0.141     0.288    pcpu_inst/zf_1
                         FDCE                                         r  pcpu_inst/zf_MEM_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/mem_input_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/wb_input_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/mem_input_reg[10]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/mem_input_reg[10]/Q
                         net (fo=4, unplaced)         0.151     0.298    pcpu_inst/p_1_in[2]
                         FDCE                                         r  pcpu_inst/wb_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/mem_input_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/wb_input_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/mem_input_reg[11]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/mem_input_reg[11]/Q
                         net (fo=4, unplaced)         0.151     0.298    pcpu_inst/p_1_in[3]
                         FDCE                                         r  pcpu_inst/wb_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/mem_input_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/wb_input_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/mem_input_reg[8]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/mem_input_reg[8]/Q
                         net (fo=4, unplaced)         0.151     0.298    pcpu_inst/p_1_in[0]
                         FDCE                                         r  pcpu_inst/wb_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/mem_input_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/wb_input_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/mem_input_reg[9]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/mem_input_reg[9]/Q
                         net (fo=4, unplaced)         0.151     0.298    pcpu_inst/p_1_in[1]
                         FDCE                                         r  pcpu_inst/wb_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/nf_1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/nf_MEM_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.147ns (49.067%)  route 0.153ns (50.933%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/nf_1_reg/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/nf_1_reg/Q
                         net (fo=5, unplaced)         0.153     0.300    pcpu_inst/nf_1
                         FDCE                                         r  pcpu_inst/nf_MEM_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/general_reg_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.147ns (47.335%)  route 0.164ns (52.665%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/dst_regC2_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/dst_regC2_reg[0]/Q
                         net (fo=16, unplaced)        0.164     0.311    pcpu_inst/dst_regC2[0]
                         FDCE                                         r  pcpu_inst/general_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC2_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/general_reg_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.147ns (47.335%)  route 0.164ns (52.665%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/dst_regC2_reg[10]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/dst_regC2_reg[10]/Q
                         net (fo=16, unplaced)        0.164     0.311    pcpu_inst/dst_regC2[10]
                         FDCE                                         r  pcpu_inst/general_reg_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC2_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/general_reg_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.147ns (47.335%)  route 0.164ns (52.665%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/dst_regC2_reg[11]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/dst_regC2_reg[11]/Q
                         net (fo=16, unplaced)        0.164     0.311    pcpu_inst/dst_regC2[11]
                         FDCE                                         r  pcpu_inst/general_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcpu_inst/dst_regC2_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcpu_inst/general_reg_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.147ns (47.335%)  route 0.164ns (52.665%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/dst_regC2_reg[12]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/dst_regC2_reg[12]/Q
                         net (fo=16, unplaced)        0.164     0.311    pcpu_inst/dst_regC2[12]
                         FDCE                                         r  pcpu_inst/general_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay           392 Endpoints
Min Delay           392 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/cpu_state_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.406ns  (logic 1.604ns (66.637%)  route 0.803ns (33.363%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                                                                      f  pcpu_inst/cpu_state_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.406 r  pcpu_inst/cpu_state_i_1/O
                         net (fo=1, unplaced)         0.000     3.406    pcpu_inst/cpu_state_i_1_n_0
                         FDRE                                         r  pcpu_inst/cpu_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         1.480     2.480 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.803     3.282    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pcpu_inst/dst_regC1_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    L16                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    L16                                                               f  reset_IBUF_inst/I
    L16                  IBUF (Prop_ibuf_I_O)         0.247     1.247 f  reset_IBUF_inst/O
                         net (fo=455, unplaced)       0.338     1.586    pcpu_inst/AR[0]
                         FDCE                                         f  pcpu_inst/dst_regC1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 1.132ns (43.272%)  route 1.484ns (56.728%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.717     1.406    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_seg_r[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     1.701 r  seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, unplaced)         0.767     2.468    seg7x16/o_seg_r[6]_i_3_n_0
                                                                      r  seg7x16/o_seg_r[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.148     2.616 r  seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.616    seg7x16/o_seg_r[0]_i_1_n_0
                         FDPE                                         r  seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[0]/C

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 1.132ns (43.272%)  route 1.484ns (56.728%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.717     1.406    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_seg_r[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     1.701 r  seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, unplaced)         0.767     2.468    seg7x16/o_seg_r[6]_i_3_n_0
                                                                      r  seg7x16/o_seg_r[4]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.148     2.616 r  seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     2.616    seg7x16/o_seg_r[4]_i_1_n_0
                         FDPE                                         r  seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[4]/C

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.616ns  (logic 1.132ns (43.272%)  route 1.484ns (56.728%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.717     1.406    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_seg_r[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     1.701 r  seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, unplaced)         0.767     2.468    seg7x16/o_seg_r[6]_i_3_n_0
                                                                      r  seg7x16/o_seg_r[6]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.148     2.616 r  seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, unplaced)         0.000     2.616    seg7x16/o_seg_r[6]_i_1_n_0
                         FDPE                                         r  seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[6]/C

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.592ns  (logic 1.108ns (42.747%)  route 1.484ns (57.253%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.717     1.406    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_seg_r[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     1.701 r  seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, unplaced)         0.767     2.468    seg7x16/o_seg_r[6]_i_3_n_0
                                                                      r  seg7x16/o_seg_r[1]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.592 r  seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.592    seg7x16/o_seg_r[1]_i_1_n_0
                         FDPE                                         r  seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[1]/C

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.592ns  (logic 1.108ns (42.747%)  route 1.484ns (57.253%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.717     1.406    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_seg_r[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     1.701 r  seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, unplaced)         0.767     2.468    seg7x16/o_seg_r[6]_i_3_n_0
                                                                      r  seg7x16/o_seg_r[2]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.592 r  seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.592    seg7x16/o_seg_r[2]_i_1_n_0
                         FDPE                                         r  seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[2]/C

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.592ns  (logic 1.108ns (42.747%)  route 1.484ns (57.253%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.717     1.406    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_seg_r[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     1.701 r  seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, unplaced)         0.767     2.468    seg7x16/o_seg_r[6]_i_3_n_0
                                                                      r  seg7x16/o_seg_r[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.592 r  seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, unplaced)         0.000     2.592    seg7x16/o_seg_r[3]_i_1_n_0
                         FDPE                                         r  seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[3]/C

Slack:                    inf
  Source:                 seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.592ns  (logic 1.108ns (42.747%)  route 1.484ns (57.253%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  seg7x16/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, unplaced)        0.717     1.406    seg7x16/seg7_addr[1]
                                                                      r  seg7x16/o_seg_r[6]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.295     1.701 r  seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, unplaced)         0.767     2.468    seg7x16/o_seg_r[6]_i_3_n_0
                                                                      r  seg7x16/o_seg_r[5]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.592 r  seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, unplaced)         0.000     2.592    seg7x16/o_seg_r[5]_i_1_n_0
                         FDPE                                         r  seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDPE                                         r  seg7x16/o_seg_r_reg[5]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.386ns  (logic 0.897ns (37.594%)  route 1.489ns (62.406%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pcpu_inst/i_addr_reg[0]/Q
                         net (fo=37, unplaced)        1.040     1.518    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.813 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.449     2.262    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2_n_0
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.386 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=2, unplaced)         0.000     2.386    seg7x16/spo[14]
                         FDCE                                         r  seg7x16/i_data_store_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[14]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.386ns  (logic 0.897ns (37.594%)  route 1.489ns (62.406%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pcpu_inst/i_addr_reg[0]/Q
                         net (fo=37, unplaced)        1.040     1.518    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.813 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.449     2.262    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0_i_2_n_0
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.386 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=2, unplaced)         0.000     2.386    seg7x16/spo[15]
                         FDCE                                         r  seg7x16/i_data_store_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[15]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.386ns  (logic 0.897ns (37.594%)  route 1.489ns (62.406%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  pcpu_inst/i_addr_reg[0]/Q
                         net (fo=37, unplaced)        1.040     1.518    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.813 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.449     2.262    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     2.386 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, unplaced)         0.000     2.386    seg7x16/spo[1]
                         FDCE                                         r  seg7x16/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.439     2.704    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.246ns (52.596%)  route 0.222ns (47.404%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[7]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 f  pcpu_inst/i_addr_reg[7]/Q
                         net (fo=17, unplaced)        0.222     0.369    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
                                                                      f  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.099     0.468 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.468    seg7x16/spo[11]
                         FDCE                                         r  seg7x16/i_data_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[11]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.246ns (52.596%)  route 0.222ns (47.404%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[7]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 f  pcpu_inst/i_addr_reg[7]/Q
                         net (fo=17, unplaced)        0.222     0.369    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
                                                                      f  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/I2
                         LUT3 (Prop_lut3_I2_O)        0.099     0.468 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.468    seg7x16/spo[7]
                         FDCE                                         r  seg7x16/i_data_store_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[7]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[0]
                         FDCE                                         r  seg7x16/i_data_store_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[0]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[10]
                         FDCE                                         r  seg7x16/i_data_store_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[10]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[12]
                         FDCE                                         r  seg7x16/i_data_store_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[12]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[13]
                         FDCE                                         r  seg7x16/i_data_store_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[13]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[14]
                         FDCE                                         r  seg7x16/i_data_store_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[14]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[15]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[15]
                         FDCE                                         r  seg7x16/i_data_store_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[15]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[1]
                         FDCE                                         r  seg7x16/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[1]/C

Slack:                    inf
  Source:                 pcpu_inst/i_addr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7x16/i_data_store_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.245ns (44.565%)  route 0.305ns (55.435%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  pcpu_inst/i_addr_reg[6]/C
                         FDCE (Prop_fdce_C_Q)         0.147     0.147 r  pcpu_inst/i_addr_reg[6]/Q
                         net (fo=18, unplaced)        0.305     0.452    imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
                                                                      r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     0.550 r  imem_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.550    seg7x16/spo[2]
                         FDCE                                         r  seg7x16/i_data_store_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                                                                r  clk_in_IBUF_inst/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=63, unplaced)        0.259     1.082    seg7x16/clk_in_IBUF_BUFG
                         FDCE                                         r  seg7x16/i_data_store_reg[2]/C





