

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling5d3a94d341ba65b74b440ac1b08f0073  /home/pars/Documents/sim_7/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/spmv_base
self exe links to: /home/pars/Documents/sim_7/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_7/spmv_base "
self exe links to: /home/pars/Documents/sim_7/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55b951b35a33, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter_mention.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 145465
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc38abc5cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc38abc5c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc38abc5b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc38abc5b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc38abc5a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc38abc5a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55b951b35a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 4603582
gpu_sim_insn = 13879019
gpu_ipc =       3.0148
gpu_tot_sim_cycle = 4603582
gpu_tot_sim_insn = 13879019
gpu_tot_ipc =       3.0148
gpu_tot_issued_cta = 1784
gpu_occupancy = 12.1620% 
gpu_tot_occupancy = 12.1620% 
max_total_param_size = 0
gpu_stall_dramfull = 188
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0886
partiton_level_parallism_total  =       0.0886
partiton_level_parallism_util =       2.7101
partiton_level_parallism_util_total  =       2.7101
L2_BW  =       3.8708 GB/Sec
L2_BW_total  =       3.8708 GB/Sec
gpu_total_sim_rate=2342

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 70668, Miss = 29128, Miss_rate = 0.412, Pending_hits = 3751, Reservation_fails = 6654
	L1D_cache_core[1]: Access = 40139, Miss = 18289, Miss_rate = 0.456, Pending_hits = 5401, Reservation_fails = 9039
	L1D_cache_core[2]: Access = 36626, Miss = 16455, Miss_rate = 0.449, Pending_hits = 4962, Reservation_fails = 8357
	L1D_cache_core[3]: Access = 20338, Miss = 9697, Miss_rate = 0.477, Pending_hits = 3921, Reservation_fails = 6834
	L1D_cache_core[4]: Access = 16909, Miss = 7820, Miss_rate = 0.462, Pending_hits = 2560, Reservation_fails = 4811
	L1D_cache_core[5]: Access = 22598, Miss = 10805, Miss_rate = 0.478, Pending_hits = 4858, Reservation_fails = 7500
	L1D_cache_core[6]: Access = 25072, Miss = 12216, Miss_rate = 0.487, Pending_hits = 6455, Reservation_fails = 10367
	L1D_cache_core[7]: Access = 24343, Miss = 11293, Miss_rate = 0.464, Pending_hits = 3938, Reservation_fails = 6270
	L1D_cache_core[8]: Access = 25176, Miss = 11736, Miss_rate = 0.466, Pending_hits = 4445, Reservation_fails = 6878
	L1D_cache_core[9]: Access = 25967, Miss = 11985, Miss_rate = 0.462, Pending_hits = 4204, Reservation_fails = 6893
	L1D_cache_core[10]: Access = 22833, Miss = 10617, Miss_rate = 0.465, Pending_hits = 3406, Reservation_fails = 5655
	L1D_cache_core[11]: Access = 23061, Miss = 11055, Miss_rate = 0.479, Pending_hits = 5419, Reservation_fails = 8132
	L1D_cache_core[12]: Access = 20613, Miss = 9744, Miss_rate = 0.473, Pending_hits = 4252, Reservation_fails = 6925
	L1D_cache_core[13]: Access = 23252, Miss = 11006, Miss_rate = 0.473, Pending_hits = 4683, Reservation_fails = 7505
	L1D_cache_core[14]: Access = 20942, Miss = 10102, Miss_rate = 0.482, Pending_hits = 4811, Reservation_fails = 7334
	L1D_cache_core[15]: Access = 21166, Miss = 9886, Miss_rate = 0.467, Pending_hits = 3769, Reservation_fails = 6286
	L1D_cache_core[16]: Access = 20872, Miss = 9595, Miss_rate = 0.460, Pending_hits = 3606, Reservation_fails = 5967
	L1D_cache_core[17]: Access = 22933, Miss = 11091, Miss_rate = 0.484, Pending_hits = 5783, Reservation_fails = 8693
	L1D_cache_core[18]: Access = 26401, Miss = 12795, Miss_rate = 0.485, Pending_hits = 6637, Reservation_fails = 10258
	L1D_cache_core[19]: Access = 21942, Miss = 10559, Miss_rate = 0.481, Pending_hits = 5016, Reservation_fails = 7996
	L1D_cache_core[20]: Access = 23307, Miss = 10904, Miss_rate = 0.468, Pending_hits = 4372, Reservation_fails = 6789
	L1D_cache_core[21]: Access = 22857, Miss = 11138, Miss_rate = 0.487, Pending_hits = 5275, Reservation_fails = 8890
	L1D_cache_core[22]: Access = 20049, Miss = 9657, Miss_rate = 0.482, Pending_hits = 4274, Reservation_fails = 6889
	L1D_cache_core[23]: Access = 23097, Miss = 10714, Miss_rate = 0.464, Pending_hits = 3811, Reservation_fails = 6094
	L1D_cache_core[24]: Access = 25224, Miss = 12329, Miss_rate = 0.489, Pending_hits = 6468, Reservation_fails = 10007
	L1D_cache_core[25]: Access = 21452, Miss = 10444, Miss_rate = 0.487, Pending_hits = 5257, Reservation_fails = 8412
	L1D_cache_core[26]: Access = 24669, Miss = 11673, Miss_rate = 0.473, Pending_hits = 5079, Reservation_fails = 7947
	L1D_cache_core[27]: Access = 23108, Miss = 10818, Miss_rate = 0.468, Pending_hits = 4278, Reservation_fails = 7228
	L1D_cache_core[28]: Access = 23485, Miss = 11385, Miss_rate = 0.485, Pending_hits = 5908, Reservation_fails = 9216
	L1D_cache_core[29]: Access = 20698, Miss = 9554, Miss_rate = 0.462, Pending_hits = 3371, Reservation_fails = 5305
	L1D_total_cache_accesses = 759797
	L1D_total_cache_misses = 354490
	L1D_total_cache_miss_rate = 0.4666
	L1D_total_cache_pending_hits = 139970
	L1D_total_cache_reservation_fails = 225131
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 211866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 186142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 224963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 139970
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 702718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 194259
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 30704
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 168
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3706, 1908, 86733, 243, 2517, 371, 5475, 1241, 2662, 243, 2899, 226, 110, 144, 429, 313, 956, 1035, 1376, 1179, 2016, 1338, 978, 1025, 1634, 1579, 2081, 1406, 1432, 1437, 1361, 1626, 
gpgpu_n_tot_thrd_icount = 42114432
gpgpu_n_tot_w_icount = 1316076
gpgpu_n_stall_shd_mem = 113092
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 350882
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1806273
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 69814
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43278
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:326075	W0_Idle:34147875	W0_Scoreboard:24413758	W1:626797	W2:131123	W3:62091	W4:33924	W5:22460	W6:13436	W7:8815	W8:5555	W9:4159	W10:2778	W11:1805	W12:1083	W13:842	W14:568	W15:291	W16:234	W17:231	W18:80	W19:52	W20:43	W21:36	W22:41	W23:34	W24:9	W25:9	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:311965	WS1:316559	WS2:370040	WS3:317512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2807056 {8:350882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14035280 {40:350882,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1749 
max_icnt2mem_latency = 768 
maxmrqlatency = 535 
max_icnt2sh_latency = 120 
averagemflatency = 353 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 8 
mrq_lat_table:176310 	8111 	10335 	17010 	31257 	18696 	10299 	5052 	1097 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119967 	269872 	15959 	2163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	338037 	56199 	3174 	7547 	3004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	247297 	49424 	47428 	40743 	20048 	3021 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5587 	14470 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        62        64        64        64        64        64        64        50        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        48        48        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        58        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        56        64        36        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        53        64        64        64        64        52 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        56        64        64        64        64        35        64        64        46        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        56        64        64        60        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        50        56        64        64        46 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        51        40        64        64        64        63 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    934215    969822    905140    887851    701155    901153    635596    549877    817916   1092408   1107128   1054440    989718    836768    590237   1258221 
dram[1]:    948376    969421   1055817    645349    895891    917057    619091    615323    799097    858409   1053674    793209    768953    755615    843827   1031562 
dram[2]:    956742    953263   1008368    952125    776469    789602    723505    621267    902356    787353   1019371   1024046    681977    776378    785313    805681 
dram[3]:    942699    763559    772085    905839   1047478    857170    735677    661535   1067779    787331   1063357   1060456    726261    768381    912334    844653 
dram[4]:    940044    934916   1006330   1019892    733010    721224    685156    696520   1090069   1129149   1054200   1462594    895870    883906    805520    853863 
dram[5]:    948061    932527   1004134    715669    735476    851089    679820    682861    925178    935915    780342   1059407    881381    869636    828279    893482 
dram[6]:    926163    917380    837478    731039    677832    921927    515140    610081    695269    935186   1025646   1072272    781786    693669    546930    568157 
dram[7]:    927591    851598   1033203    686574    680570    888629    734766    764948    889317    786875   1072897    989587    829573    830155    892818    904603 
dram[8]:    971251    971948   1002263    906558    603231    986927    765155    580570    803200   1068000   1053562   1071297    809276    821718   1065556    910787 
dram[9]:    970849    794852    954152   1059294    777705    871968    787930    685523    871656   1081453   1099147   1015999    776997    755525    960326    946426 
dram[10]:    783130    934384    914660    928877    746324    868582    604518    823879    797022    809004    659359   1026166    787667    783469    999424    983401 
dram[11]:    939112    958729    950680   1001695    871968    875099    467058    856747   1116062    749376   1060510   1060489    785535    768330    978123    969652 
average row accesses per activate:
dram[0]:  3.551724  3.593052  3.572127  3.587065  3.301969  3.344445  3.322296  3.245161  3.286995  3.283146  2.970711  3.244898  2.709981  2.868263  3.291866  3.230769 
dram[1]:  3.486552  3.538084  3.480582  3.352403  3.493151  3.447796  3.212446  3.171247  3.246696  3.351852  3.185022  3.167038  2.846307  2.852295  3.302663  3.221963 
dram[2]:  3.586035  3.553087  3.389791  3.541463  3.275938  3.486175  3.282895  3.073320  3.377934  3.481928  3.123644  2.917172  2.801942  2.880716  3.405406  3.605820 
dram[3]:  3.548148  3.360000  3.410072  3.612091  3.488372  3.606715  3.219089  3.216738  3.725641  3.390187  3.225806  3.081140  2.875252  2.825742  3.297362  3.111607 
dram[4]:  3.495169  3.523341  3.468899  3.530120  3.562648  3.495392  3.341463  3.568627  3.259091  3.275862  3.008475  3.082429  2.848178  2.709434  3.050218  3.258216 
dram[5]:  3.664141  3.530864  3.296128  3.531707  3.406818  3.184713  3.323661  3.241970  3.436321  3.317352  2.860835  3.025210  2.907787  2.943396  3.290865  3.275058 
dram[6]:  3.474452  3.496403  3.523573  3.478261  3.412844  3.370536  3.293991  3.202128  3.393443  3.179431  2.892495  3.132450  2.995727  2.775000  3.118304  3.298329 
dram[7]:  3.526699  3.495146  3.657431  3.587224  3.476744  3.273913  3.288793  3.083673  3.218263  3.444444  3.079741  3.232506  2.700917  2.956612  3.085586  3.217494 
dram[8]:  3.618687  3.649616  3.711779  3.570024  3.302632  3.404063  3.558195  3.307692  3.573892  3.373240  2.918864  3.004246  2.804223  2.860835  3.075055  2.993464 
dram[9]:  3.493887  3.380841  3.478261  3.590123  3.495349  3.377778  3.348115  3.363839  3.375291  3.343318  2.802325  2.997904  2.828125  2.782027  3.290168  3.123043 
dram[10]:  3.624366  3.725131  3.655000  3.614035  3.395928  3.429545  3.285714  3.204641  3.325792  3.331034  3.034043  2.972689  3.143172  2.968750  3.048673  3.121622 
dram[11]:  3.515893  3.408551  3.617722  3.469194  3.382022  3.432127  3.313725  3.149688  3.261745  3.275626  2.951120  3.004193  2.827184  2.949084  3.255981  3.424623 
average row locality = 278178/85302 = 3.261096
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1378      1384      1400      1380      1451      1445      1446      1451      1414      1404      1372      1383      1391      1389      1314      1325 
dram[1]:      1363      1377      1371      1403      1476      1425      1437      1443      1421      1396      1398      1372      1378      1380      1301      1318 
dram[2]:      1374      1376      1403      1391      1424      1455      1439      1450      1385      1392      1392      1396      1394      1401      1328      1304 
dram[3]:      1373      1364      1360      1372      1443      1445      1426      1444      1402      1398      1352      1355      1379      1378      1317      1333 
dram[4]:      1383      1371      1387      1406      1449      1458      1450      1397      1382      1371      1372      1373      1358      1388      1334      1330 
dram[5]:      1388      1368      1385      1385      1444      1441      1431      1459      1404      1399      1388      1392      1372      1356      1308      1346 
dram[6]:      1364      1396      1359      1377      1427      1450      1478      1450      1396      1402      1375      1370      1354      1394      1336      1320 
dram[7]:      1390      1377      1392      1398      1438      1447      1468      1455      1391      1404      1381      1383      1422      1383      1310      1301 
dram[8]:      1369      1364      1418      1391      1448      1452      1439      1451      1398      1385      1390      1366      1413      1390      1333      1312 
dram[9]:      1365      1384      1379      1393      1445      1461      1455      1448      1396      1398      1398      1382      1400      1407      1312      1330 
dram[10]:      1364      1360      1401      1379      1443      1448      1439      1463      1416      1397      1374      1365      1379      1377      1317      1324 
dram[11]:      1375      1371      1369      1404      1446      1457      1463      1455      1405      1384      1401      1384      1407      1400      1300      1304 
total dram reads = 267337
bank skew: 1478/1300 = 1.14
chip skew: 22353/22141 = 1.01
number of total write accesses:
dram[0]:       256       256       244       248       232       240       236       232       208       228       192       192       192       192       248       244 
dram[1]:       252       252       252       248       216       244       240       228       212       208       192       200       192       196       252       244 
dram[2]:       256       252       232       244       240       232       232       236       216       212       192       192       196       192       232       236 
dram[3]:       256       256       248       248       228       236       232       220       204       212       192       200       200       196       232       244 
dram[4]:       256       252       252       236       232       236       228       236       208       216       192       192       196       192       252       232 
dram[5]:       252       248       248       252       220       236       232       220       212       216       204       192       188       192       244       236 
dram[6]:       256       248       244       252       244       240       228       220       212       204       204       196       192       196       244       248 
dram[7]:       252       252       240       248       228       236       232       224       216       212       192       196       200       192       240       240 
dram[8]:       256       252       252       248       232       224       236       216       212       208       196       196       192       196       240       248 
dram[9]:       256       252       244       244       232       236       220       236       208       212       192       192       192       192       240       264 
dram[10]:       256       252       244       252       232       244       224       224       216       208       208       200       192       192       244       248 
dram[11]:       252       256       240       240       236       240       232       240       212       216       192       196       196       192       244       236 
total dram writes = 43364
bank skew: 264/188 = 1.40
chip skew: 3640/3592 = 1.01
average mf latency per bank:
dram[0]:        480       466       470       453       491       470       480       472       487       483       452       450       460       434       455       439
dram[1]:        462       462       478       467       475       479       482       472       489       487       450       458       445       444       442       448
dram[2]:        452       466       475       467       471       483       474       484       480       491       459       470       438       443       443       449
dram[3]:        454       458       454       459       474       467       465       484       476       479       458       447       443       451       439       432
dram[4]:        476       462       472       461       487       465       481       475       491       476       462       457       469       443       443       440
dram[5]:        460       462       468       462       480       485       469       476       471       483       445       458       461       452       444       452
dram[6]:        452       455       460       455       470       465       451       475       478       481       447       458       450       445       446       444
dram[7]:        455       452       459       457       493       474       469       472       458       474       458       452       445       453       444       441
dram[8]:        479       467       466       458       497       485       479       484       496       478       462       445       452       437       455       450
dram[9]:        451       449       480       467       472       481       477       478       481       474       448       456       446       441       438       435
dram[10]:        455       457       479       462       488       490       488       486       474       487       460       467       447       450       446       452
dram[11]:        451       466       473       460       481       464       464       477       475       487       473       444       441       441       445       446
maximum mf latency per bank:
dram[0]:       1157      1111      1161      1122      1055      1062      1179      1227      1304      1319       899      1065       868       837       808       824
dram[1]:        865       830      1211      1238      1220      1268      1199      1211      1507      1658      1018      1151       876       962       835       898
dram[2]:        922       924      1035      1038      1173      1162      1107      1128      1571      1583      1026       878      1019       680       924       972
dram[3]:        902       882      1059      1010      1145      1107      1237      1267      1552      1602      1081      1064       760       867       959       831
dram[4]:       1095      1069      1079      1076      1017      1086      1130      1187      1071      1206       918       835       763       880       597       797
dram[5]:        882       835      1148      1165      1227      1237      1232      1247      1420      1562       932       926       891      1009       860       884
dram[6]:        917       904       921       969      1042      1068      1086      1210      1219      1510       884       926       976       958       852       962
dram[7]:        932       906       990       966      1069      1072      1295      1237      1521      1607       976      1055       900       934       857       979
dram[8]:       1224      1177      1232      1205      1008      1036      1130      1204      1222      1344       923       964       967       939       787       736
dram[9]:        830       804      1155      1149      1192      1190      1199      1193      1457      1544       871      1007       874      1023       741       716
dram[10]:        926       977       989      1011      1038      1106      1179      1172      1587      1749      1115      1187      1135      1030      1009       928
dram[11]:        882       878       966       920      1059      1061      1124      1129      1530      1641       958       831      1040       995       816       754

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11765903 n_act=7145 n_pre=7129 n_ref_event=0 n_req=23237 n_rd=22327 n_rd_L2_A=0 n_write=0 n_wr_bk=3640 bw_util=0.008798
n_activity=424793 dram_eff=0.2445
bk0: 1378a 11770224i bk1: 1384a 11770943i bk2: 1400a 11770432i bk3: 1380a 11769333i bk4: 1451a 11767249i bk5: 1445a 11767184i bk6: 1446a 11766288i bk7: 1451a 11765252i bk8: 1414a 11767830i bk9: 1404a 11767548i bk10: 1372a 11766671i bk11: 1383a 11767435i bk12: 1391a 11766144i bk13: 1389a 11766461i bk14: 1314a 11771289i bk15: 1325a 11769681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692990
Row_Buffer_Locality_read = 0.707932
Row_Buffer_Locality_write = 0.326374
Bank_Level_Parallism = 2.122359
Bank_Level_Parallism_Col = 1.890210
Bank_Level_Parallism_Ready = 1.400861
write_to_read_ratio_blp_rw_average = 0.181330
GrpLevelPara = 1.588016 

BW Util details:
bwutil = 0.008798 
total_CMD = 11805741 
util_bw = 103868 
Wasted_Col = 126536 
Wasted_Row = 75376 
Idle = 11499961 

BW Util Bottlenecks: 
RCDc_limit = 118577 
RCDWRc_limit = 5739 
WTRc_limit = 18016 
RTWc_limit = 20196 
CCDLc_limit = 15601 
rwq = 0 
CCDLc_limit_alone = 13364 
WTRc_limit_alone = 17067 
RTWc_limit_alone = 18908 

Commands details: 
total_CMD = 11805741 
n_nop = 11765903 
Read = 22327 
Write = 0 
L2_Alloc = 0 
L2_WB = 3640 
n_act = 7145 
n_pre = 7129 
n_ref = 0 
n_req = 23237 
total_req = 25967 

Dual Bus Interface Util: 
issued_total_row = 14274 
issued_total_col = 25967 
Row_Bus_Util =  0.001209 
CoL_Bus_Util = 0.002200 
Either_Row_CoL_Bus_Util = 0.003374 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.010116 
queue_avg = 0.069978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0699783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11766055 n_act=7115 n_pre=7099 n_ref_event=0 n_req=23166 n_rd=22259 n_rd_L2_A=0 n_write=0 n_wr_bk=3628 bw_util=0.008771
n_activity=414550 dram_eff=0.2498
bk0: 1363a 11771031i bk1: 1377a 11770719i bk2: 1371a 11768316i bk3: 1403a 11767536i bk4: 1476a 11767532i bk5: 1425a 11767590i bk6: 1437a 11765751i bk7: 1443a 11766286i bk8: 1421a 11766588i bk9: 1396a 11766255i bk10: 1398a 11766432i bk11: 1372a 11767099i bk12: 1378a 11766521i bk13: 1380a 11764855i bk14: 1301a 11770153i bk15: 1318a 11769442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693301
Row_Buffer_Locality_read = 0.707893
Row_Buffer_Locality_write = 0.335171
Bank_Level_Parallism = 2.192309
Bank_Level_Parallism_Col = 1.954406
Bank_Level_Parallism_Ready = 1.416045
write_to_read_ratio_blp_rw_average = 0.177011
GrpLevelPara = 1.624717 

BW Util details:
bwutil = 0.008771 
total_CMD = 11805741 
util_bw = 103548 
Wasted_Col = 122443 
Wasted_Row = 73562 
Idle = 11506188 

BW Util Bottlenecks: 
RCDc_limit = 117755 
RCDWRc_limit = 5461 
WTRc_limit = 18024 
RTWc_limit = 20056 
CCDLc_limit = 14065 
rwq = 0 
CCDLc_limit_alone = 11928 
WTRc_limit_alone = 16975 
RTWc_limit_alone = 18968 

Commands details: 
total_CMD = 11805741 
n_nop = 11766055 
Read = 22259 
Write = 0 
L2_Alloc = 0 
L2_WB = 3628 
n_act = 7115 
n_pre = 7099 
n_ref = 0 
n_req = 23166 
total_req = 25887 

Dual Bus Interface Util: 
issued_total_row = 14214 
issued_total_col = 25887 
Row_Bus_Util =  0.001204 
CoL_Bus_Util = 0.002193 
Either_Row_CoL_Bus_Util = 0.003362 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.010457 
queue_avg = 0.074333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0743332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11766112 n_act=7091 n_pre=7075 n_ref_event=0 n_req=23202 n_rd=22304 n_rd_L2_A=0 n_write=0 n_wr_bk=3592 bw_util=0.008774
n_activity=416660 dram_eff=0.2486
bk0: 1374a 11770840i bk1: 1376a 11770045i bk2: 1403a 11767180i bk3: 1391a 11767917i bk4: 1424a 11765612i bk5: 1455a 11766095i bk6: 1439a 11766556i bk7: 1450a 11764734i bk8: 1385a 11768368i bk9: 1392a 11768321i bk10: 1392a 11766062i bk11: 1396a 11763004i bk12: 1394a 11764932i bk13: 1401a 11766299i bk14: 1328a 11771309i bk15: 1304a 11772150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694811
Row_Buffer_Locality_read = 0.710545
Row_Buffer_Locality_write = 0.304009
Bank_Level_Parallism = 2.202635
Bank_Level_Parallism_Col = 1.984131
Bank_Level_Parallism_Ready = 1.467744
write_to_read_ratio_blp_rw_average = 0.183905
GrpLevelPara = 1.642179 

BW Util details:
bwutil = 0.008774 
total_CMD = 11805741 
util_bw = 103584 
Wasted_Col = 123232 
Wasted_Row = 72897 
Idle = 11506028 

BW Util Bottlenecks: 
RCDc_limit = 117311 
RCDWRc_limit = 5593 
WTRc_limit = 18091 
RTWc_limit = 21710 
CCDLc_limit = 13496 
rwq = 0 
CCDLc_limit_alone = 11386 
WTRc_limit_alone = 17234 
RTWc_limit_alone = 20457 

Commands details: 
total_CMD = 11805741 
n_nop = 11766112 
Read = 22304 
Write = 0 
L2_Alloc = 0 
L2_WB = 3592 
n_act = 7091 
n_pre = 7075 
n_ref = 0 
n_req = 23202 
total_req = 25896 

Dual Bus Interface Util: 
issued_total_row = 14166 
issued_total_col = 25896 
Row_Bus_Util =  0.001200 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.003357 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.010926 
queue_avg = 0.073888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0738884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11766378 n_act=7003 n_pre=6987 n_ref_event=0 n_req=23042 n_rd=22141 n_rd_L2_A=0 n_write=0 n_wr_bk=3604 bw_util=0.008723
n_activity=410873 dram_eff=0.2506
bk0: 1373a 11770776i bk1: 1364a 11770001i bk2: 1360a 11771067i bk3: 1372a 11771041i bk4: 1443a 11768449i bk5: 1445a 11767418i bk6: 1426a 11766899i bk7: 1444a 11765219i bk8: 1402a 11769582i bk9: 1398a 11767454i bk10: 1352a 11768127i bk11: 1355a 11767344i bk12: 1379a 11767266i bk13: 1378a 11766024i bk14: 1317a 11771391i bk15: 1333a 11768936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696511
Row_Buffer_Locality_read = 0.711937
Row_Buffer_Locality_write = 0.317425
Bank_Level_Parallism = 2.150346
Bank_Level_Parallism_Col = 1.931205
Bank_Level_Parallism_Ready = 1.395871
write_to_read_ratio_blp_rw_average = 0.187543
GrpLevelPara = 1.614064 

BW Util details:
bwutil = 0.008723 
total_CMD = 11805741 
util_bw = 102980 
Wasted_Col = 122616 
Wasted_Row = 72516 
Idle = 11507629 

BW Util Bottlenecks: 
RCDc_limit = 115687 
RCDWRc_limit = 5448 
WTRc_limit = 16833 
RTWc_limit = 22102 
CCDLc_limit = 14657 
rwq = 0 
CCDLc_limit_alone = 12510 
WTRc_limit_alone = 15919 
RTWc_limit_alone = 20869 

Commands details: 
total_CMD = 11805741 
n_nop = 11766378 
Read = 22141 
Write = 0 
L2_Alloc = 0 
L2_WB = 3604 
n_act = 7003 
n_pre = 6987 
n_ref = 0 
n_req = 23042 
total_req = 25745 

Dual Bus Interface Util: 
issued_total_row = 13990 
issued_total_col = 25745 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.002181 
Either_Row_CoL_Bus_Util = 0.003334 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.009450 
queue_avg = 0.067734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.067734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11766145 n_act=7096 n_pre=7080 n_ref_event=0 n_req=23111 n_rd=22209 n_rd_L2_A=0 n_write=0 n_wr_bk=3608 bw_util=0.008747
n_activity=419591 dram_eff=0.2461
bk0: 1383a 11770940i bk1: 1371a 11769970i bk2: 1387a 11770576i bk3: 1406a 11769448i bk4: 1449a 11768325i bk5: 1458a 11767059i bk6: 1450a 11768020i bk7: 1397a 11768523i bk8: 1382a 11768020i bk9: 1371a 11767979i bk10: 1372a 11767694i bk11: 1373a 11765876i bk12: 1358a 11767127i bk13: 1388a 11764511i bk14: 1334a 11770008i bk15: 1330a 11770933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693393
Row_Buffer_Locality_read = 0.707956
Row_Buffer_Locality_write = 0.334812
Bank_Level_Parallism = 2.129066
Bank_Level_Parallism_Col = 1.901604
Bank_Level_Parallism_Ready = 1.394242
write_to_read_ratio_blp_rw_average = 0.180053
GrpLevelPara = 1.601206 

BW Util details:
bwutil = 0.008747 
total_CMD = 11805741 
util_bw = 103268 
Wasted_Col = 125339 
Wasted_Row = 73599 
Idle = 11503535 

BW Util Bottlenecks: 
RCDc_limit = 118521 
RCDWRc_limit = 5299 
WTRc_limit = 18345 
RTWc_limit = 20625 
CCDLc_limit = 14918 
rwq = 0 
CCDLc_limit_alone = 12701 
WTRc_limit_alone = 17256 
RTWc_limit_alone = 19497 

Commands details: 
total_CMD = 11805741 
n_nop = 11766145 
Read = 22209 
Write = 0 
L2_Alloc = 0 
L2_WB = 3608 
n_act = 7096 
n_pre = 7080 
n_ref = 0 
n_req = 23111 
total_req = 25817 

Dual Bus Interface Util: 
issued_total_row = 14176 
issued_total_col = 25817 
Row_Bus_Util =  0.001201 
CoL_Bus_Util = 0.002187 
Either_Row_CoL_Bus_Util = 0.003354 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.010026 
queue_avg = 0.067889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.067889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11766025 n_act=7137 n_pre=7121 n_ref_event=0 n_req=23164 n_rd=22266 n_rd_L2_A=0 n_write=0 n_wr_bk=3592 bw_util=0.008761
n_activity=413959 dram_eff=0.2499
bk0: 1388a 11771944i bk1: 1368a 11771105i bk2: 1385a 11766377i bk3: 1385a 11768511i bk4: 1444a 11767054i bk5: 1441a 11765767i bk6: 1431a 11767317i bk7: 1459a 11765331i bk8: 1404a 11767332i bk9: 1399a 11766467i bk10: 1388a 11763772i bk11: 1392a 11763512i bk12: 1372a 11767281i bk13: 1356a 11767016i bk14: 1308a 11769549i bk15: 1346a 11769106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692324
Row_Buffer_Locality_read = 0.708120
Row_Buffer_Locality_write = 0.300668
Bank_Level_Parallism = 2.204673
Bank_Level_Parallism_Col = 1.980715
Bank_Level_Parallism_Ready = 1.429733
write_to_read_ratio_blp_rw_average = 0.186513
GrpLevelPara = 1.643377 

BW Util details:
bwutil = 0.008761 
total_CMD = 11805741 
util_bw = 103432 
Wasted_Col = 122383 
Wasted_Row = 73982 
Idle = 11505944 

BW Util Bottlenecks: 
RCDc_limit = 116242 
RCDWRc_limit = 5531 
WTRc_limit = 17925 
RTWc_limit = 22363 
CCDLc_limit = 14550 
rwq = 0 
CCDLc_limit_alone = 12319 
WTRc_limit_alone = 16916 
RTWc_limit_alone = 21141 

Commands details: 
total_CMD = 11805741 
n_nop = 11766025 
Read = 22266 
Write = 0 
L2_Alloc = 0 
L2_WB = 3592 
n_act = 7137 
n_pre = 7121 
n_ref = 0 
n_req = 23164 
total_req = 25858 

Dual Bus Interface Util: 
issued_total_row = 14258 
issued_total_col = 25858 
Row_Bus_Util =  0.001208 
CoL_Bus_Util = 0.002190 
Either_Row_CoL_Bus_Util = 0.003364 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.010072 
queue_avg = 0.071829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0718286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11765969 n_act=7160 n_pre=7144 n_ref_event=0 n_req=23155 n_rd=22248 n_rd_L2_A=0 n_write=0 n_wr_bk=3628 bw_util=0.008767
n_activity=418240 dram_eff=0.2475
bk0: 1364a 11770145i bk1: 1396a 11769960i bk2: 1359a 11768125i bk3: 1377a 11769529i bk4: 1427a 11768583i bk5: 1450a 11766112i bk6: 1478a 11766987i bk7: 1450a 11766514i bk8: 1396a 11767684i bk9: 1402a 11766559i bk10: 1375a 11764565i bk11: 1370a 11766670i bk12: 1354a 11767499i bk13: 1394a 11765059i bk14: 1336a 11768913i bk15: 1320a 11770061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691211
Row_Buffer_Locality_read = 0.706266
Row_Buffer_Locality_write = 0.321940
Bank_Level_Parallism = 2.180819
Bank_Level_Parallism_Col = 1.963632
Bank_Level_Parallism_Ready = 1.412526
write_to_read_ratio_blp_rw_average = 0.180463
GrpLevelPara = 1.640742 

BW Util details:
bwutil = 0.008767 
total_CMD = 11805741 
util_bw = 103504 
Wasted_Col = 123451 
Wasted_Row = 73939 
Idle = 11504847 

BW Util Bottlenecks: 
RCDc_limit = 118052 
RCDWRc_limit = 5224 
WTRc_limit = 18569 
RTWc_limit = 21267 
CCDLc_limit = 14239 
rwq = 0 
CCDLc_limit_alone = 12032 
WTRc_limit_alone = 17503 
RTWc_limit_alone = 20126 

Commands details: 
total_CMD = 11805741 
n_nop = 11765969 
Read = 22248 
Write = 0 
L2_Alloc = 0 
L2_WB = 3628 
n_act = 7160 
n_pre = 7144 
n_ref = 0 
n_req = 23155 
total_req = 25876 

Dual Bus Interface Util: 
issued_total_row = 14304 
issued_total_col = 25876 
Row_Bus_Util =  0.001212 
CoL_Bus_Util = 0.002192 
Either_Row_CoL_Bus_Util = 0.003369 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.010258 
queue_avg = 0.075039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0750386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11765875 n_act=7157 n_pre=7141 n_ref_event=0 n_req=23240 n_rd=22340 n_rd_L2_A=0 n_write=0 n_wr_bk=3600 bw_util=0.008789
n_activity=422203 dram_eff=0.2458
bk0: 1390a 11771402i bk1: 1377a 11769995i bk2: 1392a 11770298i bk3: 1398a 11769415i bk4: 1438a 11767437i bk5: 1447a 11766080i bk6: 1468a 11766807i bk7: 1455a 11764037i bk8: 1391a 11766964i bk9: 1404a 11767685i bk10: 1381a 11766620i bk11: 1383a 11767492i bk12: 1422a 11765196i bk13: 1383a 11767182i bk14: 1310a 11770636i bk15: 1301a 11770925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692470
Row_Buffer_Locality_read = 0.707341
Row_Buffer_Locality_write = 0.323333
Bank_Level_Parallism = 2.128853
Bank_Level_Parallism_Col = 1.910939
Bank_Level_Parallism_Ready = 1.411461
write_to_read_ratio_blp_rw_average = 0.176129
GrpLevelPara = 1.605839 

BW Util details:
bwutil = 0.008789 
total_CMD = 11805741 
util_bw = 103760 
Wasted_Col = 126075 
Wasted_Row = 75512 
Idle = 11500394 

BW Util Bottlenecks: 
RCDc_limit = 119414 
RCDWRc_limit = 5599 
WTRc_limit = 19460 
RTWc_limit = 20058 
CCDLc_limit = 15038 
rwq = 0 
CCDLc_limit_alone = 13064 
WTRc_limit_alone = 18437 
RTWc_limit_alone = 19107 

Commands details: 
total_CMD = 11805741 
n_nop = 11765875 
Read = 22340 
Write = 0 
L2_Alloc = 0 
L2_WB = 3600 
n_act = 7157 
n_pre = 7141 
n_ref = 0 
n_req = 23240 
total_req = 25940 

Dual Bus Interface Util: 
issued_total_row = 14298 
issued_total_col = 25940 
Row_Bus_Util =  0.001211 
CoL_Bus_Util = 0.002197 
Either_Row_CoL_Bus_Util = 0.003377 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.009331 
queue_avg = 0.068143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.068143
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4603670 -   mf: uid=1521802, sid4294967295:w4294967295, part=8, addr=0xc07d0000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4603574), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11765999 n_act=7110 n_pre=7094 n_ref_event=0 n_req=23220 n_rd=22319 n_rd_L2_A=0 n_write=0 n_wr_bk=3604 bw_util=0.008783
n_activity=424416 dram_eff=0.2443
bk0: 1369a 11769506i bk1: 1364a 11770910i bk2: 1418a 11771231i bk3: 1391a 11770631i bk4: 1448a 11767502i bk5: 1452a 11766826i bk6: 1439a 11769108i bk7: 1451a 11766334i bk8: 1398a 11770228i bk9: 1385a 11768161i bk10: 1390a 11765761i bk11: 1366a 11766047i bk12: 1413a 11765346i bk13: 1390a 11765831i bk14: 1333a 11768485i bk15: 1312a 11769170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694229
Row_Buffer_Locality_read = 0.708992
Row_Buffer_Locality_write = 0.328524
Bank_Level_Parallism = 2.125488
Bank_Level_Parallism_Col = 1.922216
Bank_Level_Parallism_Ready = 1.445927
write_to_read_ratio_blp_rw_average = 0.171627
GrpLevelPara = 1.600076 

BW Util details:
bwutil = 0.008783 
total_CMD = 11805741 
util_bw = 103692 
Wasted_Col = 125143 
Wasted_Row = 76163 
Idle = 11500743 

BW Util Bottlenecks: 
RCDc_limit = 118634 
RCDWRc_limit = 5476 
WTRc_limit = 17917 
RTWc_limit = 18494 
CCDLc_limit = 14086 
rwq = 0 
CCDLc_limit_alone = 12104 
WTRc_limit_alone = 16947 
RTWc_limit_alone = 17482 

Commands details: 
total_CMD = 11805741 
n_nop = 11765999 
Read = 22319 
Write = 0 
L2_Alloc = 0 
L2_WB = 3604 
n_act = 7110 
n_pre = 7094 
n_ref = 0 
n_req = 23220 
total_req = 25923 

Dual Bus Interface Util: 
issued_total_row = 14204 
issued_total_col = 25923 
Row_Bus_Util =  0.001203 
CoL_Bus_Util = 0.002196 
Either_Row_CoL_Bus_Util = 0.003366 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.009687 
queue_avg = 0.068223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0682232
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11765785 n_act=7200 n_pre=7184 n_ref_event=0 n_req=23256 n_rd=22353 n_rd_L2_A=0 n_write=0 n_wr_bk=3612 bw_util=0.008797
n_activity=427247 dram_eff=0.2431
bk0: 1365a 11771129i bk1: 1384a 11768805i bk2: 1379a 11768391i bk3: 1393a 11769121i bk4: 1445a 11768393i bk5: 1461a 11767296i bk6: 1455a 11767159i bk7: 1448a 11767094i bk8: 1396a 11767895i bk9: 1398a 11767748i bk10: 1398a 11764017i bk11: 1382a 11765686i bk12: 1400a 11764638i bk13: 1407a 11764823i bk14: 1312a 11771124i bk15: 1330a 11769426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690832
Row_Buffer_Locality_read = 0.706124
Row_Buffer_Locality_write = 0.312292
Bank_Level_Parallism = 2.134013
Bank_Level_Parallism_Col = 1.915928
Bank_Level_Parallism_Ready = 1.434865
write_to_read_ratio_blp_rw_average = 0.182741
GrpLevelPara = 1.600064 

BW Util details:
bwutil = 0.008797 
total_CMD = 11805741 
util_bw = 103860 
Wasted_Col = 126535 
Wasted_Row = 76787 
Idle = 11498559 

BW Util Bottlenecks: 
RCDc_limit = 119983 
RCDWRc_limit = 5748 
WTRc_limit = 18541 
RTWc_limit = 20275 
CCDLc_limit = 14416 
rwq = 0 
CCDLc_limit_alone = 12360 
WTRc_limit_alone = 17533 
RTWc_limit_alone = 19227 

Commands details: 
total_CMD = 11805741 
n_nop = 11765785 
Read = 22353 
Write = 0 
L2_Alloc = 0 
L2_WB = 3612 
n_act = 7200 
n_pre = 7184 
n_ref = 0 
n_req = 23256 
total_req = 25965 

Dual Bus Interface Util: 
issued_total_row = 14384 
issued_total_col = 25965 
Row_Bus_Util =  0.001218 
CoL_Bus_Util = 0.002199 
Either_Row_CoL_Bus_Util = 0.003384 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.009836 
queue_avg = 0.070131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0701308
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11766177 n_act=7049 n_pre=7033 n_ref_event=0 n_req=23155 n_rd=22246 n_rd_L2_A=0 n_write=0 n_wr_bk=3636 bw_util=0.008769
n_activity=418886 dram_eff=0.2472
bk0: 1364a 11771584i bk1: 1360a 11771255i bk2: 1401a 11769171i bk3: 1379a 11768144i bk4: 1443a 11767027i bk5: 1448a 11766236i bk6: 1439a 11765706i bk7: 1463a 11763271i bk8: 1416a 11766406i bk9: 1397a 11766226i bk10: 1374a 11766849i bk11: 1365a 11764873i bk12: 1379a 11768078i bk13: 1377a 11768367i bk14: 1317a 11769859i bk15: 1324a 11768755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696005
Row_Buffer_Locality_read = 0.711948
Row_Buffer_Locality_write = 0.305831
Bank_Level_Parallism = 2.196931
Bank_Level_Parallism_Col = 2.006109
Bank_Level_Parallism_Ready = 1.488065
write_to_read_ratio_blp_rw_average = 0.183914
GrpLevelPara = 1.635421 

BW Util details:
bwutil = 0.008769 
total_CMD = 11805741 
util_bw = 103528 
Wasted_Col = 121147 
Wasted_Row = 75091 
Idle = 11505975 

BW Util Bottlenecks: 
RCDc_limit = 115243 
RCDWRc_limit = 5642 
WTRc_limit = 17872 
RTWc_limit = 20715 
CCDLc_limit = 14116 
rwq = 0 
CCDLc_limit_alone = 11714 
WTRc_limit_alone = 16738 
RTWc_limit_alone = 19447 

Commands details: 
total_CMD = 11805741 
n_nop = 11766177 
Read = 22246 
Write = 0 
L2_Alloc = 0 
L2_WB = 3636 
n_act = 7049 
n_pre = 7033 
n_ref = 0 
n_req = 23155 
total_req = 25882 

Dual Bus Interface Util: 
issued_total_row = 14082 
issued_total_col = 25882 
Row_Bus_Util =  0.001193 
CoL_Bus_Util = 0.002192 
Either_Row_CoL_Bus_Util = 0.003351 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.010110 
queue_avg = 0.076018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0760181
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11805741 n_nop=11765906 n_act=7160 n_pre=7144 n_ref_event=0 n_req=23230 n_rd=22325 n_rd_L2_A=0 n_write=0 n_wr_bk=3620 bw_util=0.008791
n_activity=420834 dram_eff=0.2466
bk0: 1375a 11769869i bk1: 1371a 11768325i bk2: 1369a 11769268i bk3: 1404a 11768561i bk4: 1446a 11768123i bk5: 1457a 11766581i bk6: 1463a 11767211i bk7: 1455a 11764964i bk8: 1405a 11766215i bk9: 1384a 11766613i bk10: 1401a 11764023i bk11: 1384a 11765432i bk12: 1407a 11764108i bk13: 1400a 11765871i bk14: 1300a 11770234i bk15: 1304a 11772078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692208
Row_Buffer_Locality_read = 0.707861
Row_Buffer_Locality_write = 0.306077
Bank_Level_Parallism = 2.183301
Bank_Level_Parallism_Col = 1.964905
Bank_Level_Parallism_Ready = 1.441538
write_to_read_ratio_blp_rw_average = 0.178283
GrpLevelPara = 1.632961 

BW Util details:
bwutil = 0.008791 
total_CMD = 11805741 
util_bw = 103780 
Wasted_Col = 125091 
Wasted_Row = 74411 
Idle = 11502459 

BW Util Bottlenecks: 
RCDc_limit = 118651 
RCDWRc_limit = 5564 
WTRc_limit = 19824 
RTWc_limit = 20983 
CCDLc_limit = 14902 
rwq = 0 
CCDLc_limit_alone = 12819 
WTRc_limit_alone = 18801 
RTWc_limit_alone = 19923 

Commands details: 
total_CMD = 11805741 
n_nop = 11765906 
Read = 22325 
Write = 0 
L2_Alloc = 0 
L2_WB = 3620 
n_act = 7160 
n_pre = 7144 
n_ref = 0 
n_req = 23230 
total_req = 25945 

Dual Bus Interface Util: 
issued_total_row = 14304 
issued_total_col = 25945 
Row_Bus_Util =  0.001212 
CoL_Bus_Util = 0.002198 
Either_Row_CoL_Bus_Util = 0.003374 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.010393 
queue_avg = 0.071993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.071993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17456, Miss = 11190, Miss_rate = 0.641, Pending_hits = 588, Reservation_fails = 141
L2_cache_bank[1]: Access = 16908, Miss = 11177, Miss_rate = 0.661, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 16963, Miss = 11169, Miss_rate = 0.658, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 16880, Miss = 11130, Miss_rate = 0.659, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[4]: Access = 16825, Miss = 11163, Miss_rate = 0.663, Pending_hits = 147, Reservation_fails = 171
L2_cache_bank[5]: Access = 17121, Miss = 11185, Miss_rate = 0.653, Pending_hits = 127, Reservation_fails = 74
L2_cache_bank[6]: Access = 16830, Miss = 11072, Miss_rate = 0.658, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[7]: Access = 16804, Miss = 11101, Miss_rate = 0.661, Pending_hits = 122, Reservation_fails = 37
L2_cache_bank[8]: Access = 17521, Miss = 11127, Miss_rate = 0.635, Pending_hits = 594, Reservation_fails = 0
L2_cache_bank[9]: Access = 16938, Miss = 11110, Miss_rate = 0.656, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[10]: Access = 16834, Miss = 11144, Miss_rate = 0.662, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 16992, Miss = 11162, Miss_rate = 0.657, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[12]: Access = 16732, Miss = 11109, Miss_rate = 0.664, Pending_hits = 130, Reservation_fails = 59
L2_cache_bank[13]: Access = 16765, Miss = 11183, Miss_rate = 0.667, Pending_hits = 133, Reservation_fails = 62
L2_cache_bank[14]: Access = 17014, Miss = 11220, Miss_rate = 0.659, Pending_hits = 147, Reservation_fails = 121
L2_cache_bank[15]: Access = 16957, Miss = 11172, Miss_rate = 0.659, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[16]: Access = 17632, Miss = 11216, Miss_rate = 0.636, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[17]: Access = 17055, Miss = 11135, Miss_rate = 0.653, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[18]: Access = 16948, Miss = 11166, Miss_rate = 0.659, Pending_hits = 124, Reservation_fails = 6
L2_cache_bank[19]: Access = 16883, Miss = 11211, Miss_rate = 0.664, Pending_hits = 130, Reservation_fails = 73
L2_cache_bank[20]: Access = 16992, Miss = 11145, Miss_rate = 0.656, Pending_hits = 158, Reservation_fails = 96
L2_cache_bank[21]: Access = 16827, Miss = 11129, Miss_rate = 0.661, Pending_hits = 148, Reservation_fails = 328
L2_cache_bank[22]: Access = 17057, Miss = 11182, Miss_rate = 0.656, Pending_hits = 149, Reservation_fails = 277
L2_cache_bank[23]: Access = 17027, Miss = 11171, Miss_rate = 0.656, Pending_hits = 142, Reservation_fails = 175
L2_total_cache_accesses = 407961
L2_total_cache_misses = 267769
L2_total_cache_miss_rate = 0.6564
L2_total_cache_pending_hits = 4608
L2_total_cache_reservation_fails = 1620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1620
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 189221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 350882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1620
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=407961
icnt_total_pkts_simt_to_mem=407961
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 407961
Req_Network_cycles = 4603582
Req_Network_injected_packets_per_cycle =       0.0886 
Req_Network_conflicts_per_cycle =       0.0124
Req_Network_conflicts_per_cycle_util =       0.3800
Req_Bank_Level_Parallism =       2.7102
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0326
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 407961
Reply_Network_cycles = 4603582
Reply_Network_injected_packets_per_cycle =        0.0886
Reply_Network_conflicts_per_cycle =        0.1224
Reply_Network_conflicts_per_cycle_util =       3.7351
Reply_Bank_Level_Parallism =       2.7050
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0224
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 45 sec (5925 sec)
gpgpu_simulation_rate = 2342 (inst/sec)
gpgpu_simulation_rate = 776 (cycle/sec)
gpgpu_silicon_slowdown = 1759020x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 5921538.8600 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 10.896000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
