Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/multi_cfsm_tb/multi_cfsm_tb.srcs/sources_1/imports/hardware_module/main_control_fsm.sv" Line 3. Module main_FSM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/tiny_riscv/core/vivado/multi_cfsm_tb/multi_cfsm_tb.srcs/sources_1/imports/hardware_module/main_control_fsm.sv" Line 3. Module main_FSM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_main_control_fsm_sv_407436...
Compiling module xil_defaultlib.main_FSM
Compiling module xil_defaultlib.tb_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fsm_behav
