{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758216816633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758216816634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 18 14:33:36 2025 " "Processing started: Thu Sep 18 14:33:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758216816634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216816634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216816634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758216817423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758216817423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessador " "Found entity 1: Coprocessador" {  } { { "Coprocessador.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/vga/vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/vga/vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGAController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/vga/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/vga/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "veriloghdl/vga/VGA_Driver.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGA_Driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/imageprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/imageprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageProcessor " "Found entity 1: ImageProcessor" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/pixelreplication.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/pixelreplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelReplication " "Found entity 1: PixelReplication" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/PixelReplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/nearestneighbor.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/nearestneighbor.v" { { "Info" "ISGN_ENTITY_NAME" "1 NearestNeighbor " "Found entity 1: NearestNeighbor" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/NearestNeighbor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/Decimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/blockaveraging.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/blockaveraging.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockAveraging " "Found entity 1: BlockAveraging" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/BlockAveraging.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/control/informations.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/control/informations.v" { { "Info" "ISGN_ENTITY_NAME" "1 Informations " "Found entity 1: Informations" {  } { { "veriloghdl/control/Informations.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Informations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/control/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/control/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "veriloghdl/control/Controller.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/vdram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/vdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VdRam " "Found entity 1: VdRam" {  } { { "ip/VdRam.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/VdRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/imgrom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/imgrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImgRom " "Found entity 1: ImgRom" {  } { { "ip/ImgRom.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/ImgRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216830635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216830635 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "read_addr packed ImageProcessor.v(16) " "Verilog HDL Port Declaration warning at ImageProcessor.v(16): data type declaration for \"read_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1758216830641 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "read_addr ImageProcessor.v(11) " "HDL info at ImageProcessor.v(11): see declaration for object \"read_addr\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216830641 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pixel_out_to_ram packed ImageProcessor.v(17) " "Verilog HDL Port Declaration warning at ImageProcessor.v(17): data type declaration for \"pixel_out_to_ram\" declares packed dimensions but the port declaration declaration does not" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1758216830641 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pixel_out_to_ram ImageProcessor.v(12) " "HDL info at ImageProcessor.v(12): see declaration for object \"pixel_out_to_ram\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216830642 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "write_addr packed ImageProcessor.v(18) " "Verilog HDL Port Declaration warning at ImageProcessor.v(18): data type declaration for \"write_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1758216830642 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "write_addr ImageProcessor.v(13) " "HDL info at ImageProcessor.v(13): see declaration for object \"write_addr\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 13 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216830642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coprocessador " "Elaborating entity \"Coprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758216830756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:main_fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:main_fsm\"" {  } { { "Coprocessador.v" "main_fsm" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216830789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(44) " "Verilog HDL assignment warning at Controller.v(44): truncated value with size 32 to match size of target (3)" {  } { { "veriloghdl/control/Controller.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Controller.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216830790 "|Coprocessador|Controller:main_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(47) " "Verilog HDL assignment warning at Controller.v(47): truncated value with size 32 to match size of target (3)" {  } { { "veriloghdl/control/Controller.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216830791 "|Coprocessador|Controller:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImgRom ImgRom:processing_rom " "Elaborating entity \"ImgRom\" for hierarchy \"ImgRom:processing_rom\"" {  } { { "Coprocessador.v" "processing_rom" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216830816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ImgRom:processing_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ImgRom:processing_rom\|altsyncram:altsyncram_component\"" {  } { { "ip/ImgRom.v" "altsyncram_component" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/ImgRom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ImgRom:processing_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ImgRom:processing_rom\|altsyncram:altsyncram_component\"" {  } { { "ip/ImgRom.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/ImgRom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ImgRom:processing_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ImgRom:processing_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Img/ExemploPBL.mif " "Parameter \"init_file\" = \"./Img/ExemploPBL.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216831062 ""}  } { { "ip/ImgRom.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/ImgRom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758216831062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ueg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ueg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ueg1 " "Found entity 1: altsyncram_ueg1" {  } { { "db/altsyncram_ueg1.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_ueg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216831153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216831153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ueg1 ImgRom:processing_rom\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated " "Elaborating entity \"altsyncram_ueg1\" for hierarchy \"ImgRom:processing_rom\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216831420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216831420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ImgRom:processing_rom\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"ImgRom:processing_rom\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_ueg1.tdf" "rden_decode" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_ueg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/mux_nfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216831506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216831506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb ImgRom:processing_rom\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2 " "Elaborating entity \"mux_nfb\" for hierarchy \"ImgRom:processing_rom\|altsyncram:altsyncram_component\|altsyncram_ueg1:auto_generated\|mux_nfb:mux2\"" {  } { { "db/altsyncram_ueg1.tdf" "mux2" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_ueg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageProcessor ImageProcessor:processor " "Elaborating entity \"ImageProcessor\" for hierarchy \"ImageProcessor:processor\"" {  } { { "Coprocessador.v" "processor" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ImageProcessor.v(43) " "Verilog HDL assignment warning at ImageProcessor.v(43): truncated value with size 32 to match size of target (2)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831533 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ImageProcessor.v(52) " "Verilog HDL assignment warning at ImageProcessor.v(52): truncated value with size 32 to match size of target (19)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831533 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(54) " "Verilog HDL assignment warning at ImageProcessor.v(54): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831533 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(56) " "Verilog HDL assignment warning at ImageProcessor.v(56): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831533 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessor.v(91) " "Verilog HDL assignment warning at ImageProcessor.v(91): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831534 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessor.v(92) " "Verilog HDL assignment warning at ImageProcessor.v(92): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831534 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 ImageProcessor.v(93) " "Verilog HDL assignment warning at ImageProcessor.v(93): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831534 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(103) " "Verilog HDL assignment warning at ImageProcessor.v(103): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831534 "|Coprocessador|ImageProcessor:processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ImageProcessor.v(104) " "Verilog HDL assignment warning at ImageProcessor.v(104): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831534 "|Coprocessador|ImageProcessor:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NearestNeighbor ImageProcessor:processor\|NearestNeighbor:u_nn " "Elaborating entity \"NearestNeighbor\" for hierarchy \"ImageProcessor:processor\|NearestNeighbor:u_nn\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_nn" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 NearestNeighbor.v(9) " "Verilog HDL assignment warning at NearestNeighbor.v(9): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/NearestNeighbor.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831538 "|Coprocessador|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(10) " "Verilog HDL assignment warning at NearestNeighbor.v(10): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/NearestNeighbor.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831538 "|Coprocessador|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 NearestNeighbor.v(11) " "Verilog HDL assignment warning at NearestNeighbor.v(11): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/NearestNeighbor.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831539 "|Coprocessador|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 NearestNeighbor.v(12) " "Verilog HDL assignment warning at NearestNeighbor.v(12): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/NearestNeighbor.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831539 "|Coprocessador|ImageProcessor:processor|NearestNeighbor:u_nn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelReplication ImageProcessor:processor\|PixelReplication:u_pr " "Elaborating entity \"PixelReplication\" for hierarchy \"ImageProcessor:processor\|PixelReplication:u_pr\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_pr" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 PixelReplication.v(9) " "Verilog HDL assignment warning at PixelReplication.v(9): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/PixelReplication.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831542 "|Coprocessador|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(10) " "Verilog HDL assignment warning at PixelReplication.v(10): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/PixelReplication.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831542 "|Coprocessador|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 PixelReplication.v(11) " "Verilog HDL assignment warning at PixelReplication.v(11): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/PixelReplication.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831543 "|Coprocessador|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 PixelReplication.v(12) " "Verilog HDL assignment warning at PixelReplication.v(12): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/PixelReplication.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831543 "|Coprocessador|ImageProcessor:processor|PixelReplication:u_pr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimation ImageProcessor:processor\|Decimation:u_dec " "Elaborating entity \"Decimation\" for hierarchy \"ImageProcessor:processor\|Decimation:u_dec\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_dec" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Decimation.v(9) " "Verilog HDL assignment warning at Decimation.v(9): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/Decimation.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831546 "|Coprocessador|ImageProcessor:processor|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Decimation.v(10) " "Verilog HDL assignment warning at Decimation.v(10): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/Decimation.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831546 "|Coprocessador|ImageProcessor:processor|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Decimation.v(11) " "Verilog HDL assignment warning at Decimation.v(11): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/Decimation.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831546 "|Coprocessador|ImageProcessor:processor|Decimation:u_dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 Decimation.v(12) " "Verilog HDL assignment warning at Decimation.v(12): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/Decimation.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831546 "|Coprocessador|ImageProcessor:processor|Decimation:u_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockAveraging ImageProcessor:processor\|BlockAveraging:u_ba " "Elaborating entity \"BlockAveraging\" for hierarchy \"ImageProcessor:processor\|BlockAveraging:u_ba\"" {  } { { "veriloghdl/processing/ImageProcessor.v" "u_ba" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 BlockAveraging.v(15) " "Verilog HDL assignment warning at BlockAveraging.v(15): truncated value with size 3 to match size of target (2)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/BlockAveraging.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831550 "|Coprocessador|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 BlockAveraging.v(16) " "Verilog HDL assignment warning at BlockAveraging.v(16): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/BlockAveraging.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831550 "|Coprocessador|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 BlockAveraging.v(17) " "Verilog HDL assignment warning at BlockAveraging.v(17): truncated value with size 10 to match size of target (9)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/BlockAveraging.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831550 "|Coprocessador|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 BlockAveraging.v(20) " "Verilog HDL assignment warning at BlockAveraging.v(20): truncated value with size 32 to match size of target (15)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/BlockAveraging.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831550 "|Coprocessador|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 BlockAveraging.v(21) " "Verilog HDL assignment warning at BlockAveraging.v(21): truncated value with size 10 to match size of target (8)" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/BlockAveraging.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216831550 "|Coprocessador|ImageProcessor:processor|BlockAveraging:u_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VdRam VdRam:frame_buffer " "Elaborating entity \"VdRam\" for hierarchy \"VdRam:frame_buffer\"" {  } { { "Coprocessador.v" "frame_buffer" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216831562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "ip/VdRam.v" "altsyncram_component" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/VdRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VdRam:frame_buffer\|altsyncram:altsyncram_component\"" {  } { { "ip/VdRam.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/VdRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VdRam:frame_buffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"VdRam:frame_buffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758216832103 ""}  } { { "ip/VdRam.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/VdRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758216832103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2u1 " "Found entity 1: altsyncram_g2u1" {  } { { "db/altsyncram_g2u1.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_g2u1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216832304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216832304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2u1 VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated " "Elaborating entity \"altsyncram_g2u1\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216832613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216832613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_g2u1.tdf" "decode2" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_g2u1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216832703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216832703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_s2a:rden_decode_b " "Elaborating entity \"decode_s2a\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|decode_s2a:rden_decode_b\"" {  } { { "db/altsyncram_g2u1.tdf" "rden_decode_b" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_g2u1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216832812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216832812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|mux_jhb:mux3 " "Elaborating entity \"mux_jhb\" for hierarchy \"VdRam:frame_buffer\|altsyncram:altsyncram_component\|altsyncram_g2u1:auto_generated\|mux_jhb:mux3\"" {  } { { "db/altsyncram_g2u1.tdf" "mux3" { Text "C:/Users/Walace/Documents/PBL_Co-processador/db/altsyncram_g2u1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:vga_logic_inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:vga_logic_inst\"" {  } { { "Coprocessador.v" "vga_logic_inst" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(23) " "Verilog HDL assignment warning at VGAController.v(23): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGAController.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216832878 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(28) " "Verilog HDL assignment warning at VGAController.v(28): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGAController.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216832878 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(34) " "Verilog HDL assignment warning at VGAController.v(34): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGAController.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216832878 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGAController.v(35) " "Verilog HDL assignment warning at VGAController.v(35): truncated value with size 32 to match size of target (10)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGAController.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216832878 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGAController.v(42) " "Verilog HDL assignment warning at VGAController.v(42): truncated value with size 32 to match size of target (19)" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGAController.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216832878 "|Coprocessador|VGAController:vga_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver VGA_Driver:the_vga_driver " "Elaborating entity \"VGA_Driver\" for hierarchy \"VGA_Driver:the_vga_driver\"" {  } { { "Coprocessador.v" "the_vga_driver" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Informations Informations:scrolling_display " "Elaborating entity \"Informations\" for hierarchy \"Informations:scrolling_display\"" {  } { { "Coprocessador.v" "scrolling_display" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216832884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Informations.v(24) " "Verilog HDL assignment warning at Informations.v(24): truncated value with size 32 to match size of target (25)" {  } { { "veriloghdl/control/Informations.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Informations.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216832888 "|Coprocessador|Informations:scrolling_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Informations.v(120) " "Verilog HDL assignment warning at Informations.v(120): truncated value with size 32 to match size of target (5)" {  } { { "veriloghdl/control/Informations.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Informations.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758216832888 "|Coprocessador|Informations:scrolling_display"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758216838499 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758216842552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758216843494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758216843494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1686 " "Implemented 1686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758216844009 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758216844009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1252 " "Implemented 1252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758216844009 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758216844009 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1758216844009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758216844009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758216844043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 18 14:34:04 2025 " "Processing ended: Thu Sep 18 14:34:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758216844043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758216844043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758216844043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216844043 ""}
