#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Aug  6 19:10:30 2018
# Process ID: 2088
# Current directory: C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1
# Command line: vivado.exe -log PWM_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_Top.tcl
# Log file: C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1/PWM_Top.vds
# Journal file: C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PWM_Top.tcl -notrace
Command: synth_design -top PWM_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 344.914 ; gain = 100.379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM_Top' [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'PWM_Driver' [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:23]
	Parameter INPUT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PWM_CLKGEN' [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:92]
WARNING: [Synth 8-6014] Unused sequential element period_adj_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:106]
INFO: [Synth 8-256] done synthesizing module 'PWM_CLKGEN' (1#1) [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:92]
INFO: [Synth 8-256] done synthesizing module 'PWM_Driver' (2#1) [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:23]
INFO: [Synth 8-256] done synthesizing module 'PWM_Top' (3#1) [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Top.v:23]
WARNING: [Synth 8-3917] design PWM_Top has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design PWM_Top has port LED16_B driven by constant 0
WARNING: [Synth 8-3917] design PWM_Top has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design PWM_Top has port LED17_B driven by constant 0
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[7]
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[6]
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[5]
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[4]
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[3]
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[2]
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[1]
WARNING: [Synth 8-3331] design PWM_CLKGEN has unconnected port period[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 396.652 ; gain = 152.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 396.652 ; gain = 152.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/constrs_1/new/PWM_Driver.xdc]
Finished Parsing XDC File [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/constrs_1/new/PWM_Driver.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/constrs_1/new/PWM_Driver.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PWM_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PWM_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 734.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 734.770 ; gain = 490.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 734.770 ; gain = 490.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 734.770 ; gain = 490.234
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element duty_counter_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 734.770 ; gain = 490.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_CLKGEN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PWM_Driver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PWMGEN/period_counter_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:57]
WARNING: [Synth 8-6014] Unused sequential element PWMGEN/duty_counter_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:69]
WARNING: [Synth 8-3917] design PWM_Top has port LED16_R driven by constant 0
WARNING: [Synth 8-3917] design PWM_Top has port LED16_B driven by constant 0
WARNING: [Synth 8-3917] design PWM_Top has port LED17_G driven by constant 0
WARNING: [Synth 8-3917] design PWM_Top has port LED17_B driven by constant 0
INFO: [Synth 8-3886] merging instance 'PWMGEN/duty_compare_value_reg[0]' (FDCE) to 'PWMGEN/duty_compare_value_reg[15]'
INFO: [Synth 8-3886] merging instance 'PWMGEN/duty_compare_value_reg[1]' (FDCE) to 'PWMGEN/duty_compare_value_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMGEN/CLOCK1/pwm_clk_reg )
INFO: [Synth 8-3886] merging instance 'PWMGEN/duty_compare_value_reg[10]' (FDCE) to 'PWMGEN/duty_compare_value_reg[15]'
INFO: [Synth 8-3886] merging instance 'PWMGEN/duty_compare_value_reg[11]' (FDCE) to 'PWMGEN/duty_compare_value_reg[15]'
INFO: [Synth 8-3886] merging instance 'PWMGEN/duty_compare_value_reg[12]' (FDCE) to 'PWMGEN/duty_compare_value_reg[15]'
INFO: [Synth 8-3886] merging instance 'PWMGEN/duty_compare_value_reg[13]' (FDCE) to 'PWMGEN/duty_compare_value_reg[15]'
INFO: [Synth 8-3886] merging instance 'PWMGEN/duty_compare_value_reg[14]' (FDCE) to 'PWMGEN/duty_compare_value_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWMGEN/duty_compare_value_reg[15] )
WARNING: [Synth 8-3332] Sequential element (PWMGEN/CLOCK1/pwm_clk_reg) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[0]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[1]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[2]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[3]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[4]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[5]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[6]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[7]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[8]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[9]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[10]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[11]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[12]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[13]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[14]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_counter_reg[15]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[15]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[9]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[8]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[7]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[6]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[5]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[4]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[3]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/duty_compare_value_reg[2]) is unused and will be removed from module PWM_Top.
WARNING: [Synth 8-3332] Sequential element (PWMGEN/signal_reg) is unused and will be removed from module PWM_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 734.770 ; gain = 490.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 734.770 ; gain = 490.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 734.770 ; gain = 490.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:52 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |    18|
|2     |OBUF |    23|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    41|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:56 . Memory (MB): peak = 738.594 ; gain = 494.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 738.594 ; gain = 155.941
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:57 . Memory (MB): peak = 738.594 ; gain = 494.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:02:04 . Memory (MB): peak = 749.922 ; gain = 518.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1/PWM_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWM_Top_utilization_synth.rpt -pb PWM_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 749.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug  6 19:13:14 2018...
