<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>ITR: Adaptive Fault Recovery for Networked Digital Systems</AwardTitle>
<AwardEffectiveDate>09/01/2000</AwardEffectiveDate>
<AwardExpirationDate>08/31/2003</AwardExpirationDate>
<AwardAmount>185000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Gregory R. Andrews</SignBlockName>
</ProgramOfficer>
<AbstractNarration>In this project an integrated fault recovery system is developed that&lt;br/&gt;quickly isolates faults in programmable digital components and&lt;br/&gt;determines new device programming configurations to return them&lt;br/&gt;to full functionality. After detection of a hardware fault in a digital&lt;br/&gt;component such as a digital signal processor or a field-programmable&lt;br/&gt;gate array, an attempt to recover from the fault is made at the local &lt;br/&gt;embedded system affected by the fault. If the local system is unable &lt;br/&gt;to complete the recovery effort, a computational-superior remote system&lt;br/&gt;may be accessed via a local network to aid in the recovery effort.&lt;br/&gt;In either case, the result of the recovery procedure is a new device&lt;br/&gt;configuration (instruction sequence or configuration bitstream). This &lt;br/&gt;configuration allows the affected system to perform the same logical &lt;br/&gt;function as the original configuration while avoiding the detected &lt;br/&gt;functional hardware fault.&lt;br/&gt;&lt;br/&gt;The direct result of this work is a set of compilation techniques for&lt;br/&gt;both DSPs and FPGAs that produce instruction and bitstream&lt;br/&gt;configurations that avoid detected hardware faults.&lt;br/&gt;These tools are directly integrated into a networked&lt;br/&gt;environment through the use of TCP/IP transfer mechanisms built into&lt;br/&gt;operating systems frequently used for scientific computing.</AbstractNarration>
<MinAmdLetterDate>09/11/2000</MinAmdLetterDate>
<MaxAmdLetterDate>09/30/2002</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0081405</AwardID>
<Investigator>
<FirstName>Russell</FirstName>
<LastName>Tessier</LastName>
<EmailAddress>tessier@ecs.umass.edu</EmailAddress>
<StartDate>09/11/2000</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Massachusetts Amherst</Name>
<CityName>Hadley</CityName>
<ZipCode>010359450</ZipCode>
<PhoneNumber>4135450698</PhoneNumber>
<StreetAddress>Research Administration Building</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Massachusetts</StateName>
<StateCode>MA</StateCode>
</Institution>
<ProgramElement>
<Code>1640</Code>
<Text>INFORMATION TECHNOLOGY RESEARC</Text>
</ProgramElement>
<ProgramReference>
<Code>1658</Code>
<Text>SOFTWARE</Text>
</ProgramReference>
<ProgramReference>
<Code>1660</Code>
<Text>ITR COMPETITION FOR UNDER $500K</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
