Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jan 03 01:01:22 2022
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_inst/space_detect_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.404      -28.433                     15                 7137        0.038        0.000                      0                 7137        3.000        0.000                       0                  3520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                14.923        0.000                      0                 6777        0.038        0.000                      0                 6777       19.500        0.000                       0                  3337  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          1.892        0.000                      0                  353        0.070        0.000                      0                  353        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -2.404      -28.433                     15                   15        1.378        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.814ns  (logic 2.849ns (11.481%)  route 21.965ns (88.519%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.138 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        7.549     9.686    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.124     9.810 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941/O
                         net (fo=76, routed)          2.967    12.777    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733/O
                         net (fo=3, routed)           1.257    14.158    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.282 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_850/O
                         net (fo=1, routed)           1.043    15.324    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_850_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.448 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_470/O
                         net (fo=1, routed)           1.299    16.747    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_470_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I0_O)        0.124    16.871 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_177/O
                         net (fo=1, routed)           0.000    16.871    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_177_n_0
    SLICE_X58Y93         MUXF7 (Prop_muxf7_I1_O)      0.247    17.118 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    17.118    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57_n_0
    SLICE_X58Y93         MUXF8 (Prop_muxf8_I0_O)      0.098    17.216 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           1.204    18.420    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.319    18.739 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.408    20.148    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I3_O)        0.124    20.272 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    20.272    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    20.484 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           2.172    22.655    VGA_inst/p_m_inst/logo_rom_inst_n_2
    SLICE_X58Y137        LUT2 (Prop_lut2_I0_O)        0.299    22.954 r  VGA_inst/p_m_inst/blue[1]_i_40/O
                         net (fo=2, routed)           0.822    23.776    VGA_inst/p_m_inst/blue[1]_i_40_n_0
    SLICE_X58Y139        LUT6 (Prop_lut6_I3_O)        0.124    23.900 r  VGA_inst/p_m_inst/blue[1]_i_41/O
                         net (fo=1, routed)           0.483    24.383    VGA_inst/p_m_inst/blue[1]_i_41_n_0
    SLICE_X58Y139        LUT3 (Prop_lut3_I2_O)        0.124    24.507 f  VGA_inst/p_m_inst/blue[1]_i_17/O
                         net (fo=2, routed)           1.311    25.818    VGA_inst/p_m_inst/blue[1]_i_17_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I5_O)        0.124    25.942 f  VGA_inst/p_m_inst/blue[1]_i_5/O
                         net (fo=1, routed)           0.451    26.394    VGA_inst/p_m_inst/blue[1]_i_5_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I5_O)        0.124    26.518 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    26.518    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X51Y141        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y141        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.006    41.506    
                         clock uncertainty           -0.098    41.408    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.032    41.440    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                         -26.518    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             15.363ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.373ns  (logic 2.849ns (11.689%)  route 21.524ns (88.311%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.138 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        7.549     9.686    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.124     9.810 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941/O
                         net (fo=76, routed)          2.967    12.777    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733/O
                         net (fo=3, routed)           1.257    14.158    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.282 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_850/O
                         net (fo=1, routed)           1.043    15.324    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_850_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.448 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_470/O
                         net (fo=1, routed)           1.299    16.747    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_470_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I0_O)        0.124    16.871 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_177/O
                         net (fo=1, routed)           0.000    16.871    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_177_n_0
    SLICE_X58Y93         MUXF7 (Prop_muxf7_I1_O)      0.247    17.118 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    17.118    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57_n_0
    SLICE_X58Y93         MUXF8 (Prop_muxf8_I0_O)      0.098    17.216 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           1.204    18.420    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.319    18.739 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.408    20.148    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X44Y108        LUT6 (Prop_lut6_I3_O)        0.124    20.272 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    20.272    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X44Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    20.484 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           2.172    22.655    VGA_inst/p_m_inst/logo_rom_inst_n_2
    SLICE_X58Y137        LUT2 (Prop_lut2_I0_O)        0.299    22.954 r  VGA_inst/p_m_inst/blue[1]_i_40/O
                         net (fo=2, routed)           0.822    23.776    VGA_inst/p_m_inst/blue[1]_i_40_n_0
    SLICE_X58Y139        LUT6 (Prop_lut6_I3_O)        0.124    23.900 r  VGA_inst/p_m_inst/blue[1]_i_41/O
                         net (fo=1, routed)           0.483    24.383    VGA_inst/p_m_inst/blue[1]_i_41_n_0
    SLICE_X58Y139        LUT3 (Prop_lut3_I2_O)        0.124    24.507 f  VGA_inst/p_m_inst/blue[1]_i_17/O
                         net (fo=2, routed)           1.172    25.679    VGA_inst/p_m_inst/blue[1]_i_17_n_0
    SLICE_X49Y138        LUT5 (Prop_lut5_I4_O)        0.124    25.803 f  VGA_inst/p_m_inst/red[1]_i_3/O
                         net (fo=1, routed)           0.149    25.952    VGA_inst/p_m_inst/red[1]_i_3_n_0
    SLICE_X49Y138        LUT6 (Prop_lut6_I5_O)        0.124    26.076 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    26.076    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X49Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.006    41.506    
                         clock uncertainty           -0.098    41.408    
    SLICE_X49Y138        FDRE (Setup_fdre_C_D)        0.031    41.439    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -26.076    
  -------------------------------------------------------------------
                         slack                                 15.363    

Slack (MET) :             16.619ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.115ns  (logic 2.929ns (12.671%)  route 20.186ns (87.329%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     2.138 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[11]
                         net (fo=1531, routed)        5.159     7.296    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.420 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1031/O
                         net (fo=96, routed)          5.049    12.469    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1031_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.593 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_850/O
                         net (fo=1, routed)           0.000    12.593    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_850_n_0
    SLICE_X14Y99         MUXF7 (Prop_muxf7_I1_O)      0.214    12.807 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_463/O
                         net (fo=1, routed)           0.685    13.492    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_463_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.297    13.789 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_190/O
                         net (fo=1, routed)           0.000    13.789    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_190_n_0
    SLICE_X15Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    14.006 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_67/O
                         net (fo=1, routed)           1.659    15.665    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_67_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.299    15.964 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.879    16.844    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7/O
                         net (fo=1, routed)           1.474    18.442    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7_n_0
    SLICE_X44Y107        LUT5 (Prop_lut5_I1_O)        0.124    18.566 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.703    19.269    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X44Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.393 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           2.151    21.544    VGA_inst/p_m_inst/logo_rom_inst_n_3
    SLICE_X57Y138        LUT2 (Prop_lut2_I0_O)        0.124    21.668 r  VGA_inst/p_m_inst/green[0]_i_20/O
                         net (fo=2, routed)           0.435    22.103    VGA_inst/p_m_inst/green[0]_i_20_n_0
    SLICE_X59Y138        LUT6 (Prop_lut6_I3_O)        0.124    22.227 r  VGA_inst/p_m_inst/green[0]_i_10/O
                         net (fo=1, routed)           0.520    22.747    VGA_inst/p_m_inst/green[0]_i_10_n_0
    SLICE_X58Y138        LUT3 (Prop_lut3_I2_O)        0.148    22.895 r  VGA_inst/p_m_inst/green[0]_i_3/O
                         net (fo=2, routed)           1.177    24.072    VGA_inst/p_m_inst/green[0]_i_3_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I1_O)        0.328    24.400 f  VGA_inst/p_m_inst/red[0]_i_4/O
                         net (fo=1, routed)           0.294    24.694    VGA_inst/p_m_inst/red[0]_i_4_n_0
    SLICE_X48Y138        LUT6 (Prop_lut6_I5_O)        0.124    24.818 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    24.818    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.506    
                         clock uncertainty           -0.098    41.408    
    SLICE_X48Y138        FDRE (Setup_fdre_C_D)        0.029    41.437    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -24.818    
  -------------------------------------------------------------------
                         slack                                 16.619    

Slack (MET) :             17.077ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.657ns  (logic 2.797ns (12.345%)  route 19.860ns (87.655%))
  Logic Levels:           13  (LUT2=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.138 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        7.549     9.686    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.124     9.810 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941/O
                         net (fo=76, routed)          2.967    12.777    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733/O
                         net (fo=3, routed)           0.828    13.729    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    13.853 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_369/O
                         net (fo=1, routed)           0.951    14.803    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_369_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I3_O)        0.124    14.927 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_133/O
                         net (fo=1, routed)           0.811    15.739    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_133_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.863 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_45/O
                         net (fo=1, routed)           0.911    16.773    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_45_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.897 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.897    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_15_n_0
    SLICE_X53Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    17.109 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           1.498    18.607    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.299    18.906 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    18.906    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X50Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    19.115 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           2.179    21.294    VGA_inst/p_m_inst/logo_rom_inst_n_1
    SLICE_X57Y138        LUT2 (Prop_lut2_I0_O)        0.325    21.619 r  VGA_inst/p_m_inst/red[2]_i_45/O
                         net (fo=2, routed)           0.341    21.961    VGA_inst/p_m_inst/red[2]_i_45_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.326    22.287 r  VGA_inst/p_m_inst/red[2]_i_19/O
                         net (fo=2, routed)           1.539    23.826    VGA_inst/p_m_inst/red[2]_i_19_n_0
    SLICE_X43Y137        LUT6 (Prop_lut6_I2_O)        0.124    23.950 f  VGA_inst/p_m_inst/green[2]_i_4/O
                         net (fo=1, routed)           0.287    24.237    VGA_inst/p_m_inst/green[2]_i_4_n_0
    SLICE_X45Y137        LUT6 (Prop_lut6_I5_O)        0.124    24.361 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    24.361    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X45Y137        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.498    41.501    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y137        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.507    
                         clock uncertainty           -0.098    41.409    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)        0.029    41.438    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.438    
                         arrival time                         -24.361    
  -------------------------------------------------------------------
                         slack                                 17.077    

Slack (MET) :             17.150ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.586ns  (logic 2.797ns (12.384%)  route 19.789ns (87.616%))
  Logic Levels:           13  (LUT2=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.138 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        7.549     9.686    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.124     9.810 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941/O
                         net (fo=76, routed)          2.967    12.777    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_941_n_0
    SLICE_X34Y96         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733/O
                         net (fo=3, routed)           0.828    13.729    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_733_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    13.853 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_369/O
                         net (fo=1, routed)           0.951    14.803    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_369_n_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I3_O)        0.124    14.927 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_133/O
                         net (fo=1, routed)           0.811    15.739    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_133_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124    15.863 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_45/O
                         net (fo=1, routed)           0.911    16.773    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_45_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.897 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.897    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_15_n_0
    SLICE_X53Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    17.109 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           1.498    18.607    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X50Y106        LUT6 (Prop_lut6_I3_O)        0.299    18.906 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    18.906    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X50Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    19.115 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           2.179    21.294    VGA_inst/p_m_inst/logo_rom_inst_n_1
    SLICE_X57Y138        LUT2 (Prop_lut2_I0_O)        0.325    21.619 r  VGA_inst/p_m_inst/red[2]_i_45/O
                         net (fo=2, routed)           0.341    21.961    VGA_inst/p_m_inst/red[2]_i_45_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.326    22.287 r  VGA_inst/p_m_inst/red[2]_i_19/O
                         net (fo=2, routed)           1.328    23.615    VGA_inst/p_m_inst/red[2]_i_19_n_0
    SLICE_X44Y138        LUT6 (Prop_lut6_I2_O)        0.124    23.739 f  VGA_inst/p_m_inst/red[2]_i_9/O
                         net (fo=1, routed)           0.426    24.165    VGA_inst/p_m_inst/red[2]_i_9_n_0
    SLICE_X44Y138        LUT6 (Prop_lut6_I5_O)        0.124    24.289 r  VGA_inst/p_m_inst/red[2]_i_2/O
                         net (fo=1, routed)           0.000    24.289    VGA_inst/p_m_inst/red[2]_i_2_n_0
    SLICE_X44Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X44Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.508    
                         clock uncertainty           -0.098    41.410    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.029    41.439    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -24.289    
  -------------------------------------------------------------------
                         slack                                 17.150    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.511ns  (logic 3.061ns (13.598%)  route 19.450ns (86.402%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     2.138 r  VGA_inst/p_m_inst/logo_lut_addr_reg/P[0]
                         net (fo=2371, routed)        9.754    11.891    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X39Y94         LUT4 (Prop_lut4_I2_O)        0.152    12.043 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_867/O
                         net (fo=5, routed)           1.657    13.700    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_867_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.332    14.032 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_777/O
                         net (fo=1, routed)           0.605    14.637    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_777_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124    14.761 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_363/O
                         net (fo=1, routed)           0.000    14.761    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_363_n_0
    SLICE_X57Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.973 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_123/O
                         net (fo=1, routed)           1.311    16.284    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_123_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I3_O)        0.299    16.583 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    16.583    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_39_n_0
    SLICE_X47Y91         MUXF7 (Prop_muxf7_I0_O)      0.238    16.821 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           1.317    18.138    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I1_O)        0.298    18.436 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.561    18.997    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X48Y110        LUT5 (Prop_lut5_I4_O)        0.124    19.121 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.841    20.962    VGA_inst/p_m_inst/logo_rom_inst_n_0
    SLICE_X58Y137        LUT2 (Prop_lut2_I0_O)        0.148    21.110 r  VGA_inst/p_m_inst/red[3]_i_9/O
                         net (fo=2, routed)           0.603    21.713    VGA_inst/p_m_inst/red[3]_i_9_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.328    22.041 r  VGA_inst/p_m_inst/red[3]_i_10/O
                         net (fo=1, routed)           0.483    22.524    VGA_inst/p_m_inst/red[3]_i_10_n_0
    SLICE_X58Y138        LUT3 (Prop_lut3_I2_O)        0.124    22.648 f  VGA_inst/p_m_inst/red[3]_i_7/O
                         net (fo=2, routed)           1.164    23.812    VGA_inst/p_m_inst/red[3]_i_7_n_0
    SLICE_X51Y139        LUT6 (Prop_lut6_I5_O)        0.124    23.936 f  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.154    24.090    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X51Y139        LUT6 (Prop_lut6_I5_O)        0.124    24.214 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    24.214    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X51Y139        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.496    41.499    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y139        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.505    
                         clock uncertainty           -0.098    41.407    
    SLICE_X51Y139        FDRE (Setup_fdre_C_D)        0.029    41.436    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                         -24.214    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.394ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.386ns  (logic 2.577ns (11.512%)  route 19.809ns (88.488%))
  Logic Levels:           13  (LUT2=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     2.138 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[11]
                         net (fo=1531, routed)        5.159     7.296    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.420 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1031/O
                         net (fo=96, routed)          5.049    12.469    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1031_n_0
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.593 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_850/O
                         net (fo=1, routed)           0.000    12.593    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_850_n_0
    SLICE_X14Y99         MUXF7 (Prop_muxf7_I1_O)      0.214    12.807 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_463/O
                         net (fo=1, routed)           0.685    13.492    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_463_n_0
    SLICE_X15Y99         LUT6 (Prop_lut6_I0_O)        0.297    13.789 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_190/O
                         net (fo=1, routed)           0.000    13.789    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_190_n_0
    SLICE_X15Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    14.006 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_67/O
                         net (fo=1, routed)           1.659    15.665    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_67_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.299    15.964 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.879    16.844    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_21_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.968 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7/O
                         net (fo=1, routed)           1.474    18.442    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_7_n_0
    SLICE_X44Y107        LUT5 (Prop_lut5_I1_O)        0.124    18.566 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.703    19.269    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X44Y110        LUT5 (Prop_lut5_I2_O)        0.124    19.393 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           2.151    21.544    VGA_inst/p_m_inst/logo_rom_inst_n_3
    SLICE_X57Y138        LUT2 (Prop_lut2_I0_O)        0.124    21.668 r  VGA_inst/p_m_inst/green[0]_i_20/O
                         net (fo=2, routed)           0.439    22.107    VGA_inst/p_m_inst/green[0]_i_20_n_0
    SLICE_X59Y138        LUT6 (Prop_lut6_I5_O)        0.124    22.231 f  VGA_inst/p_m_inst/green[0]_i_9/O
                         net (fo=2, routed)           1.158    23.388    VGA_inst/p_m_inst/green[0]_i_9_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I5_O)        0.124    23.512 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.453    23.965    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    24.089    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.495    41.498    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.098    41.406    
    SLICE_X50Y138        FDRE (Setup_fdre_C_D)        0.077    41.483    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -24.089    
  -------------------------------------------------------------------
                         slack                                 17.394    

Slack (MET) :             17.457ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.279ns  (logic 3.061ns (13.739%)  route 19.218ns (86.261%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.702     1.704    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y57          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     2.138 r  VGA_inst/p_m_inst/logo_lut_addr_reg/P[0]
                         net (fo=2371, routed)        9.754    11.891    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X39Y94         LUT4 (Prop_lut4_I2_O)        0.152    12.043 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_867/O
                         net (fo=5, routed)           1.657    13.700    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_867_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.332    14.032 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_777/O
                         net (fo=1, routed)           0.605    14.637    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_777_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I1_O)        0.124    14.761 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_363/O
                         net (fo=1, routed)           0.000    14.761    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_363_n_0
    SLICE_X57Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    14.973 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_123/O
                         net (fo=1, routed)           1.311    16.284    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_123_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I3_O)        0.299    16.583 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    16.583    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_39_n_0
    SLICE_X47Y91         MUXF7 (Prop_muxf7_I0_O)      0.238    16.821 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11/O
                         net (fo=1, routed)           1.317    18.138    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_11_n_0
    SLICE_X47Y108        LUT5 (Prop_lut5_I1_O)        0.298    18.436 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.561    18.997    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X48Y110        LUT5 (Prop_lut5_I4_O)        0.124    19.121 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           1.841    20.962    VGA_inst/p_m_inst/logo_rom_inst_n_0
    SLICE_X58Y137        LUT2 (Prop_lut2_I0_O)        0.148    21.110 r  VGA_inst/p_m_inst/red[3]_i_9/O
                         net (fo=2, routed)           0.603    21.713    VGA_inst/p_m_inst/red[3]_i_9_n_0
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.328    22.041 r  VGA_inst/p_m_inst/red[3]_i_10/O
                         net (fo=1, routed)           0.483    22.524    VGA_inst/p_m_inst/red[3]_i_10_n_0
    SLICE_X58Y138        LUT3 (Prop_lut3_I2_O)        0.124    22.648 f  VGA_inst/p_m_inst/red[3]_i_7/O
                         net (fo=2, routed)           0.928    23.576    VGA_inst/p_m_inst/red[3]_i_7_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I3_O)        0.124    23.700 f  VGA_inst/p_m_inst/red[3]_i_3/O
                         net (fo=1, routed)           0.159    23.859    VGA_inst/p_m_inst/red[3]_i_3_n_0
    SLICE_X48Y138        LUT6 (Prop_lut6_I5_O)        0.124    23.983 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    23.983    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.506    
                         clock uncertainty           -0.098    41.408    
    SLICE_X48Y138        FDRE (Setup_fdre_C_D)        0.031    41.439    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -23.983    
  -------------------------------------------------------------------
                         slack                                 17.457    

Slack (MET) :             19.693ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[71][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.780ns  (logic 0.842ns (4.257%)  route 18.938ns (95.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 41.677 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y1           FDRE                                         r  VGA_inst/p_m_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.419     2.319 r  VGA_inst/p_m_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.898     3.217    VGA_inst/p_m_inst/count_reg_n_0_[2]
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.299     3.516 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.320     3.837    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.961 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       17.719    21.680    VGA_inst/p_m_inst/wave_shape
    SLICE_X65Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[71][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.674    41.677    VGA_inst/p_m_inst/clk_out1
    SLICE_X65Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[71][4]/C
                         clock pessimism             -0.001    41.676    
                         clock uncertainty           -0.098    41.579    
    SLICE_X65Y150        FDRE (Setup_fdre_C_CE)      -0.205    41.374    VGA_inst/p_m_inst/wave_shape_reg[71][4]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                         -21.680    
  -------------------------------------------------------------------
                         slack                                 19.693    

Slack (MET) :             19.693ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[72][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.780ns  (logic 0.842ns (4.257%)  route 18.938ns (95.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 41.677 - 40.000 ) 
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.898     1.900    VGA_inst/p_m_inst/clk_out1
    SLICE_X0Y1           FDRE                                         r  VGA_inst/p_m_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.419     2.319 r  VGA_inst/p_m_inst/count_reg[2]/Q
                         net (fo=5, routed)           0.898     3.217    VGA_inst/p_m_inst/count_reg_n_0_[2]
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.299     3.516 f  VGA_inst/p_m_inst/wave_shape[114][6]_i_2/O
                         net (fo=5, routed)           0.320     3.837    VGA_inst/p_m_inst/wave_shape[114][6]_i_2_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.124     3.961 r  VGA_inst/p_m_inst/wave_shape[114][6]_i_1/O
                         net (fo=3290, routed)       17.719    21.680    VGA_inst/p_m_inst/wave_shape
    SLICE_X65Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[72][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.674    41.677    VGA_inst/p_m_inst/clk_out1
    SLICE_X65Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[72][4]/C
                         clock pessimism             -0.001    41.676    
                         clock uncertainty           -0.098    41.579    
    SLICE_X65Y150        FDRE (Setup_fdre_C_CE)      -0.205    41.374    VGA_inst/p_m_inst/wave_shape_reg[72][4]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                         -21.680    
  -------------------------------------------------------------------
                         slack                                 19.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[201][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[202][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.509%)  route 0.177ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.638     0.640    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y164        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[201][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y164        FDRE (Prop_fdre_C_Q)         0.148     0.788 r  VGA_inst/p_m_inst/wave_shape_reg[201][6]/Q
                         net (fo=2, routed)           0.177     0.965    VGA_inst/p_m_inst/wave_shape_reg[201]__0[6]
    SLICE_X51Y164        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[202][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.912     0.914    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y164        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[202][6]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X51Y164        FDRE (Hold_fdre_C_D)         0.022     0.927    VGA_inst/p_m_inst/wave_shape_reg[202][6]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[164][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[165][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.326%)  route 0.171ns (53.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.633     0.635    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y177        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[164][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y177        FDRE (Prop_fdre_C_Q)         0.148     0.783 r  VGA_inst/p_m_inst/wave_shape_reg[164][3]/Q
                         net (fo=4, routed)           0.171     0.955    VGA_inst/p_m_inst/wave_shape_reg[164]__0[3]
    SLICE_X52Y177        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[165][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.903     0.905    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y177        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[165][3]/C
                         clock pessimism             -0.009     0.896    
    SLICE_X52Y177        FDRE (Hold_fdre_C_D)         0.019     0.915    VGA_inst/p_m_inst/wave_shape_reg[165][3]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.774%)  route 0.242ns (63.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.644     0.646    VGA_inst/p_m_inst/clk_out1
    SLICE_X48Y153        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.141     0.787 r  VGA_inst/p_m_inst/wave_shape_reg[15][2]/Q
                         net (fo=5, routed)           0.242     1.030    VGA_inst/p_m_inst/wave_shape_reg[15]__0[2]
    SLICE_X52Y152        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.917     0.919    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y152        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[16][2]/C
                         clock pessimism             -0.009     0.910    
    SLICE_X52Y152        FDRE (Hold_fdre_C_D)         0.070     0.980    VGA_inst/p_m_inst/wave_shape_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[121][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[122][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.805%)  route 0.242ns (63.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.632     0.634    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y171        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[121][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y171        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  VGA_inst/p_m_inst/wave_shape_reg[121][3]/Q
                         net (fo=4, routed)           0.242     1.017    VGA_inst/p_m_inst/wave_shape_reg[121]__0[3]
    SLICE_X47Y172        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[122][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.906     0.908    VGA_inst/p_m_inst/clk_out1
    SLICE_X47Y172        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[122][3]/C
                         clock pessimism             -0.009     0.899    
    SLICE_X47Y172        FDRE (Hold_fdre_C_D)         0.066     0.965    VGA_inst/p_m_inst/wave_shape_reg[122][3]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[122][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[123][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.736%)  route 0.211ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.632     0.634    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y171        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[122][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y171        FDRE (Prop_fdre_C_Q)         0.128     0.762 r  VGA_inst/p_m_inst/wave_shape_reg[122][4]/Q
                         net (fo=3, routed)           0.211     0.973    VGA_inst/p_m_inst/wave_shape_reg[122]__0[4]
    SLICE_X45Y172        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[123][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.908     0.910    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y172        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[123][4]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X45Y172        FDRE (Hold_fdre_C_D)         0.017     0.918    VGA_inst/p_m_inst/wave_shape_reg[123][4]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.270%)  route 0.186ns (55.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.562     0.564    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.148     0.712 r  VGA_inst/p_m_inst/wave_shape_reg[4][4]/Q
                         net (fo=3, routed)           0.186     0.898    VGA_inst/p_m_inst/wave_shape_reg[4]__0[4]
    SLICE_X54Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.830     0.832    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[5][4]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X54Y147        FDRE (Hold_fdre_C_D)         0.010     0.837    VGA_inst/p_m_inst/wave_shape_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[74][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[75][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.753%)  route 0.174ns (55.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.647     0.649    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[74][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  VGA_inst/p_m_inst/wave_shape_reg[74][5]/Q
                         net (fo=3, routed)           0.174     0.964    VGA_inst/p_m_inst/wave_shape_reg[74]__0[5]
    SLICE_X64Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[75][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.837     0.839    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[75][5]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X64Y149        FDRE (Hold_fdre_C_D)         0.070     0.904    VGA_inst/p_m_inst/wave_shape_reg[75][5]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[174][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[175][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.321%)  route 0.258ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.629     0.631    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y175        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[174][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y175        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  VGA_inst/p_m_inst/wave_shape_reg[174][1]/Q
                         net (fo=5, routed)           0.258     1.030    VGA_inst/p_m_inst/wave_shape_reg[174]__0[1]
    SLICE_X51Y173        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[175][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.902     0.904    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y173        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[175][1]/C
                         clock pessimism             -0.009     0.895    
    SLICE_X51Y173        FDRE (Hold_fdre_C_D)         0.066     0.961    VGA_inst/p_m_inst/wave_shape_reg[175][1]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[76][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[77][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.936%)  route 0.187ns (57.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.647     0.649    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[76][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  VGA_inst/p_m_inst/wave_shape_reg[76][4]/Q
                         net (fo=3, routed)           0.187     0.977    VGA_inst/p_m_inst/wave_shape_reg[76]__0[4]
    SLICE_X64Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[77][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.837     0.839    VGA_inst/p_m_inst/clk_out1
    SLICE_X64Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[77][4]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X64Y148        FDRE (Hold_fdre_C_D)         0.066     0.900    VGA_inst/p_m_inst/wave_shape_reg[77][4]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.066%)  route 0.273ns (65.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.562     0.564    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y148        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  VGA_inst/p_m_inst/wave_shape_reg[4][5]/Q
                         net (fo=3, routed)           0.273     0.978    VGA_inst/p_m_inst/wave_shape_reg[4]__0[5]
    SLICE_X54Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.830     0.832    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y148        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[5][5]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X54Y148        FDRE (Hold_fdre_C_D)         0.059     0.887    VGA_inst/p_m_inst/wave_shape_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y57      VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y59      VGA_inst/p_m_inst/icon_lut_addr_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y158     VGA_inst/p_m_inst/wave_shape_reg[405][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y157    VGA_inst/p_m_inst/wave_shape_reg[409][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y157    VGA_inst/p_m_inst/wave_shape_reg[409][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y157    VGA_inst/p_m_inst/wave_shape_reg[409][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y157    VGA_inst/p_m_inst/wave_shape_reg[409][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y157    VGA_inst/p_m_inst/wave_shape_reg[409][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    VGA_inst/p_m_inst/wave_shape_reg[410][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y157    VGA_inst/p_m_inst/wave_shape_reg[410][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y157    VGA_inst/p_m_inst/wave_shape_reg[410][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X16Y157    VGA_inst/p_m_inst/wave_shape_reg[410][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y157    VGA_inst/p_m_inst/wave_shape_reg[410][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y158     VGA_inst/p_m_inst/wave_shape_reg[405][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y157     VGA_inst/p_m_inst/wave_shape_reg[405][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y157    VGA_inst/p_m_inst/wave_shape_reg[405][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y157    VGA_inst/p_m_inst/wave_shape_reg[406][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y157    VGA_inst/p_m_inst/wave_shape_reg[406][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y157    VGA_inst/p_m_inst/wave_shape_reg[406][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 2.755ns (35.365%)  route 5.035ns (64.635%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.620     5.222    Single_Note_Inst/clk_100
    SLICE_X42Y149        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y149        FDRE (Prop_fdre_C_Q)         0.478     5.700 f  Single_Note_Inst/lut_addr_2_reg[4]/Q
                         net (fo=109, routed)         1.413     7.113    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y151        LUT6 (Prop_lut6_I1_O)        0.301     7.414 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.414    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15_n_0
    SLICE_X38Y151        MUXF7 (Prop_muxf7_I0_O)      0.209     7.623 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.623    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6_n_0
    SLICE_X38Y151        MUXF8 (Prop_muxf8_I1_O)      0.088     7.711 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.973     8.685    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.319     9.004 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.761     9.765    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[2]
    SLICE_X31Y148        LUT6 (Prop_lut6_I2_O)        0.124     9.889 f  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16/O
                         net (fo=2, routed)           0.706    10.594    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16_n_0
    SLICE_X33Y147        LUT4 (Prop_lut4_I0_O)        0.149    10.743 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_4/O
                         net (fo=2, routed)           0.481    11.224    Single_Note_Inst/driver_inst/compare_reg[7]_3[0]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.332    11.556 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.556    Single_Note_Inst/driver_inst_n_11
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.088 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.088    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.311 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.701    13.013    Single_Note_Inst/driver_inst/D[8]
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X35Y144        FDRE (Setup_fdre_C_D)       -0.244    14.905    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 2.480ns (33.181%)  route 4.994ns (66.819%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.813     5.416    Single_Note_Inst/clk_100
    SLICE_X27Y151        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.419     5.835 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.537     7.372    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X33Y150        LUT6 (Prop_lut6_I1_O)        0.296     7.668 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.668    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17_n_0
    SLICE_X33Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     7.906 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X33Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     8.010 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.156     9.166    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.316     9.482 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.582    10.064    Single_Note_Inst/driver_inst/bbstub_spo[8]_1[0]
    SLICE_X35Y147        LUT6 (Prop_lut6_I0_O)        0.124    10.188 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11/O
                         net (fo=3, routed)           0.575    10.763    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11_n_0
    SLICE_X29Y147        LUT4 (Prop_lut4_I3_O)        0.124    10.887 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_1/O
                         net (fo=2, routed)           0.415    11.303    Single_Note_Inst/driver_inst/DI[1]
    SLICE_X33Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.427 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_5/O
                         net (fo=1, routed)           0.000    11.427    Single_Note_Inst/driver_inst_n_8
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.828 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.828    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.162 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.728    12.890    Single_Note_Inst/driver_inst/D[5]
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y144        FDRE (Setup_fdre_C_D)       -0.260    14.818    Single_Note_Inst/driver_inst/compare_reg[5]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 2.459ns (32.949%)  route 5.004ns (67.051%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.813     5.416    Single_Note_Inst/clk_100
    SLICE_X27Y151        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.419     5.835 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.537     7.372    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X33Y150        LUT6 (Prop_lut6_I1_O)        0.296     7.668 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.668    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17_n_0
    SLICE_X33Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     7.906 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X33Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     8.010 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.156     9.166    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.316     9.482 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.582    10.064    Single_Note_Inst/driver_inst/bbstub_spo[8]_1[0]
    SLICE_X35Y147        LUT6 (Prop_lut6_I0_O)        0.124    10.188 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11/O
                         net (fo=3, routed)           0.575    10.763    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11_n_0
    SLICE_X29Y147        LUT4 (Prop_lut4_I3_O)        0.124    10.887 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_1/O
                         net (fo=2, routed)           0.415    11.303    Single_Note_Inst/driver_inst/DI[1]
    SLICE_X33Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.427 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_5/O
                         net (fo=1, routed)           0.000    11.427    Single_Note_Inst/driver_inst_n_8
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.828 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.828    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.141 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.738    12.879    Single_Note_Inst/driver_inst/D[7]
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y144        FDRE (Setup_fdre_C_D)       -0.257    14.821    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 2.866ns (36.971%)  route 4.886ns (63.029%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.620     5.222    Single_Note_Inst/clk_100
    SLICE_X42Y149        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y149        FDRE (Prop_fdre_C_Q)         0.478     5.700 f  Single_Note_Inst/lut_addr_2_reg[4]/Q
                         net (fo=109, routed)         1.413     7.113    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y151        LUT6 (Prop_lut6_I1_O)        0.301     7.414 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.414    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15_n_0
    SLICE_X38Y151        MUXF7 (Prop_muxf7_I0_O)      0.209     7.623 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.623    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6_n_0
    SLICE_X38Y151        MUXF8 (Prop_muxf8_I1_O)      0.088     7.711 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.973     8.685    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.319     9.004 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.761     9.765    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[2]
    SLICE_X31Y148        LUT6 (Prop_lut6_I2_O)        0.124     9.889 f  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16/O
                         net (fo=2, routed)           0.706    10.594    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16_n_0
    SLICE_X33Y147        LUT4 (Prop_lut4_I0_O)        0.149    10.743 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_4/O
                         net (fo=2, routed)           0.481    11.224    Single_Note_Inst/driver_inst/compare_reg[7]_3[0]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.332    11.556 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.556    Single_Note_Inst/driver_inst_n_11
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.088 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.088    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.422 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.552    12.974    Single_Note_Inst/driver_inst/D[9]
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X34Y144        FDRE (Setup_fdre_C_D)       -0.207    14.942    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 2.771ns (36.202%)  route 4.883ns (63.798%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.620     5.222    Single_Note_Inst/clk_100
    SLICE_X42Y149        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y149        FDRE (Prop_fdre_C_Q)         0.478     5.700 f  Single_Note_Inst/lut_addr_2_reg[4]/Q
                         net (fo=109, routed)         1.413     7.113    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y151        LUT6 (Prop_lut6_I1_O)        0.301     7.414 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.414    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15_n_0
    SLICE_X38Y151        MUXF7 (Prop_muxf7_I0_O)      0.209     7.623 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.623    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6_n_0
    SLICE_X38Y151        MUXF8 (Prop_muxf8_I1_O)      0.088     7.711 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.973     8.685    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.319     9.004 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.761     9.765    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[2]
    SLICE_X31Y148        LUT6 (Prop_lut6_I2_O)        0.124     9.889 f  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16/O
                         net (fo=2, routed)           0.706    10.594    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16_n_0
    SLICE_X33Y147        LUT4 (Prop_lut4_I0_O)        0.149    10.743 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_4/O
                         net (fo=2, routed)           0.481    11.224    Single_Note_Inst/driver_inst/compare_reg[7]_3[0]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.332    11.556 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.556    Single_Note_Inst/driver_inst_n_11
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.088 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.088    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.327 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.549    12.877    Single_Note_Inst/driver_inst/D[10]
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X34Y144        FDRE (Setup_fdre_C_D)       -0.209    14.940    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 2.646ns (33.238%)  route 5.315ns (66.762%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.620     5.222    Single_Note_Inst/clk_100
    SLICE_X42Y149        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y149        FDRE (Prop_fdre_C_Q)         0.478     5.700 f  Single_Note_Inst/lut_addr_2_reg[4]/Q
                         net (fo=109, routed)         1.413     7.113    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y151        LUT6 (Prop_lut6_I1_O)        0.301     7.414 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.414    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15_n_0
    SLICE_X38Y151        MUXF7 (Prop_muxf7_I0_O)      0.209     7.623 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.623    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6_n_0
    SLICE_X38Y151        MUXF8 (Prop_muxf8_I1_O)      0.088     7.711 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.973     8.685    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.319     9.004 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.761     9.765    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[2]
    SLICE_X31Y148        LUT6 (Prop_lut6_I2_O)        0.124     9.889 f  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16/O
                         net (fo=2, routed)           0.706    10.594    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16_n_0
    SLICE_X33Y147        LUT4 (Prop_lut4_I0_O)        0.149    10.743 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_4/O
                         net (fo=2, routed)           0.481    11.224    Single_Note_Inst/driver_inst/compare_reg[7]_3[0]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.332    11.556 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.556    Single_Note_Inst/driver_inst_n_11
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.088 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.088    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.202 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.981    13.183    Single_Note_Inst/driver_inst/D[11]
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X35Y144        FDRE (Setup_fdre_C_D)        0.138    15.287    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.385ns (32.684%)  route 4.912ns (67.316%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.813     5.416    Single_Note_Inst/clk_100
    SLICE_X27Y151        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.419     5.835 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.537     7.372    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X33Y150        LUT6 (Prop_lut6_I1_O)        0.296     7.668 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.668    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17_n_0
    SLICE_X33Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     7.906 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X33Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     8.010 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.156     9.166    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.316     9.482 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.582    10.064    Single_Note_Inst/driver_inst/bbstub_spo[8]_1[0]
    SLICE_X35Y147        LUT6 (Prop_lut6_I0_O)        0.124    10.188 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11/O
                         net (fo=3, routed)           0.575    10.763    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11_n_0
    SLICE_X29Y147        LUT4 (Prop_lut4_I3_O)        0.124    10.887 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_1/O
                         net (fo=2, routed)           0.415    11.303    Single_Note_Inst/driver_inst/DI[1]
    SLICE_X33Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.427 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_5/O
                         net (fo=1, routed)           0.000    11.427    Single_Note_Inst/driver_inst_n_8
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.828 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.828    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.067 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.646    12.713    Single_Note_Inst/driver_inst/D[6]
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X34Y144        FDRE (Setup_fdre_C_D)       -0.206    14.872    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.368ns (33.092%)  route 4.788ns (66.908%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.813     5.416    Single_Note_Inst/clk_100
    SLICE_X27Y151        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.419     5.835 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.537     7.372    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X33Y150        LUT6 (Prop_lut6_I1_O)        0.296     7.668 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.668    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17_n_0
    SLICE_X33Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     7.906 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X33Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     8.010 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.156     9.166    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.316     9.482 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.582    10.064    Single_Note_Inst/driver_inst/bbstub_spo[8]_1[0]
    SLICE_X35Y147        LUT6 (Prop_lut6_I0_O)        0.124    10.188 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11/O
                         net (fo=3, routed)           0.575    10.763    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_11_n_0
    SLICE_X29Y147        LUT4 (Prop_lut4_I3_O)        0.124    10.887 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_1/O
                         net (fo=2, routed)           0.415    11.303    Single_Note_Inst/driver_inst/DI[1]
    SLICE_X33Y147        LUT5 (Prop_lut5_I4_O)        0.124    11.427 r  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_5/O
                         net (fo=1, routed)           0.000    11.427    Single_Note_Inst/driver_inst_n_8
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.828 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.828    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.050 r  Single_Note_Inst/pwm_level__2_carry__0/O[0]
                         net (fo=1, routed)           0.522    12.572    Single_Note_Inst/driver_inst/D[4]
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X34Y144        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X34Y144        FDRE (Setup_fdre_C_D)       -0.220    14.858    Single_Note_Inst/driver_inst/compare_reg[4]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.385ns (37.678%)  route 3.945ns (62.322%))
  Logic Levels:           8  (CARRY4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.813     5.416    Single_Note_Inst/clk_100
    SLICE_X27Y151        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.419     5.835 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.537     7.372    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X33Y150        LUT6 (Prop_lut6_I1_O)        0.296     7.668 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.668    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17_n_0
    SLICE_X33Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     7.906 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X33Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     8.010 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.156     9.166    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.316     9.482 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.300     9.782    keyboard_inst/bbstub_spo[9][1]
    SLICE_X35Y147        LUT6 (Prop_lut6_I2_O)        0.124     9.906 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.363    10.269    keyboard_inst/compare_reg[3]_0
    SLICE_X34Y147        LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.589    10.982    keyboard_inst/DI[1]
    SLICE_X33Y147        LUT6 (Prop_lut6_I0_O)        0.124    11.106 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.106    Single_Note_Inst/S[1]
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.746 r  Single_Note_Inst/pwm_level__2_carry/O[3]
                         net (fo=1, routed)           0.000    11.746    Single_Note_Inst/driver_inst/D[3]
    SLICE_X33Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.505    14.927    Single_Note_Inst/driver_inst/clk_100
    SLICE_X33Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/C
                         clock pessimism              0.188    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X33Y147        FDRE (Setup_fdre_C_D)        0.062    15.142    Single_Note_Inst/driver_inst/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 2.325ns (37.082%)  route 3.945ns (62.918%))
  Logic Levels:           8  (CARRY4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.813     5.416    Single_Note_Inst/clk_100
    SLICE_X27Y151        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y151        FDRE (Prop_fdre_C_Q)         0.419     5.835 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.537     7.372    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X33Y150        LUT6 (Prop_lut6_I1_O)        0.296     7.668 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.668    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_17_n_0
    SLICE_X33Y150        MUXF7 (Prop_muxf7_I0_O)      0.238     7.906 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.906    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X33Y150        MUXF8 (Prop_muxf8_I0_O)      0.104     8.010 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.156     9.166    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.316     9.482 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.300     9.782    keyboard_inst/bbstub_spo[9][1]
    SLICE_X35Y147        LUT6 (Prop_lut6_I2_O)        0.124     9.906 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.363    10.269    keyboard_inst/compare_reg[3]_0
    SLICE_X34Y147        LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.589    10.982    keyboard_inst/DI[1]
    SLICE_X33Y147        LUT6 (Prop_lut6_I0_O)        0.124    11.106 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.106    Single_Note_Inst/S[1]
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.686 r  Single_Note_Inst/pwm_level__2_carry/O[2]
                         net (fo=1, routed)           0.000    11.686    Single_Note_Inst/driver_inst/D[2]
    SLICE_X33Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.505    14.927    Single_Note_Inst/driver_inst/clk_100
    SLICE_X33Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/C
                         clock pessimism              0.188    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X33Y147        FDRE (Setup_fdre_C_D)        0.062    15.142    Single_Note_Inst/driver_inst/compare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  3.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X44Y148        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.756    Single_Note_Inst/sine_count_2_reg[11]_0[3]
    SLICE_X44Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  Single_Note_Inst/sine_count_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    Single_Note_Inst/sine_count_2_reg[4]_i_1_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  Single_Note_Inst/sine_count_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    Single_Note_Inst/sine_count_2_reg[8]_i_1_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  Single_Note_Inst/sine_count_2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    Single_Note_Inst/sine_count_2_reg[12]_i_1_n_7
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.920     2.085    Single_Note_Inst/clk_100
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[12]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X44Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    Single_Note_Inst/sine_count_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.480    Single_Note_Inst/clk_100
    SLICE_X48Y148        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Single_Note_Inst/sine_count_1_reg[10]/Q
                         net (fo=2, routed)           0.134     1.755    Single_Note_Inst/sine_count_1_reg[10]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.009 r  Single_Note_Inst/sine_count_1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    Single_Note_Inst/sine_count_1_reg[16]_i_1_n_7
    SLICE_X48Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.918     2.083    Single_Note_Inst/clk_100
    SLICE_X48Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[16]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    Single_Note_Inst/sine_count_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X44Y148        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.756    Single_Note_Inst/sine_count_2_reg[11]_0[3]
    SLICE_X44Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  Single_Note_Inst/sine_count_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    Single_Note_Inst/sine_count_2_reg[4]_i_1_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  Single_Note_Inst/sine_count_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    Single_Note_Inst/sine_count_2_reg[8]_i_1_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.021 r  Single_Note_Inst/sine_count_2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.021    Single_Note_Inst/sine_count_2_reg[12]_i_1_n_5
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.920     2.085    Single_Note_Inst/clk_100
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[14]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X44Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    Single_Note_Inst/sine_count_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X44Y148        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.756    Single_Note_Inst/sine_count_2_reg[11]_0[3]
    SLICE_X44Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  Single_Note_Inst/sine_count_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    Single_Note_Inst/sine_count_2_reg[4]_i_1_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  Single_Note_Inst/sine_count_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    Single_Note_Inst/sine_count_2_reg[8]_i_1_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.046 r  Single_Note_Inst/sine_count_2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.046    Single_Note_Inst/sine_count_2_reg[12]_i_1_n_6
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.920     2.085    Single_Note_Inst/clk_100
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[13]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X44Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    Single_Note_Inst/sine_count_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X44Y148        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.756    Single_Note_Inst/sine_count_2_reg[11]_0[3]
    SLICE_X44Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  Single_Note_Inst/sine_count_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    Single_Note_Inst/sine_count_2_reg[4]_i_1_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  Single_Note_Inst/sine_count_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    Single_Note_Inst/sine_count_2_reg[8]_i_1_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.046 r  Single_Note_Inst/sine_count_2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.046    Single_Note_Inst/sine_count_2_reg[12]_i_1_n_4
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.920     2.085    Single_Note_Inst/clk_100
    SLICE_X44Y150        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[15]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X44Y150        FDRE (Hold_fdre_C_D)         0.105     1.940    Single_Note_Inst/sine_count_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.480    Single_Note_Inst/clk_100
    SLICE_X48Y148        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Single_Note_Inst/sine_count_1_reg[10]/Q
                         net (fo=2, routed)           0.134     1.755    Single_Note_Inst/sine_count_1_reg[10]
    SLICE_X48Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.915 r  Single_Note_Inst/sine_count_1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    Single_Note_Inst/sine_count_1_reg[8]_i_1_n_0
    SLICE_X48Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.954 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_0
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.045 r  Single_Note_Inst/sine_count_1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.045    Single_Note_Inst/sine_count_1_reg[16]_i_1_n_6
    SLICE_X48Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.918     2.083    Single_Note_Inst/clk_100
    SLICE_X48Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[17]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    Single_Note_Inst/sine_count_1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X44Y148        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.756    Single_Note_Inst/sine_count_2_reg[11]_0[3]
    SLICE_X44Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  Single_Note_Inst/sine_count_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    Single_Note_Inst/sine_count_2_reg[4]_i_1_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  Single_Note_Inst/sine_count_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    Single_Note_Inst/sine_count_2_reg[8]_i_1_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  Single_Note_Inst/sine_count_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    Single_Note_Inst/sine_count_2_reg[12]_i_1_n_0
    SLICE_X44Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  Single_Note_Inst/sine_count_2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    Single_Note_Inst/sine_count_2_reg[16]_i_1_n_7
    SLICE_X44Y151        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.920     2.085    Single_Note_Inst/clk_100
    SLICE_X44Y151        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[16]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X44Y151        FDRE (Hold_fdre_C_D)         0.105     1.940    Single_Note_Inst/sine_count_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.469ns (77.874%)  route 0.133ns (22.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    Single_Note_Inst/clk_100
    SLICE_X44Y148        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Single_Note_Inst/sine_count_2_reg[6]/Q
                         net (fo=2, routed)           0.133     1.756    Single_Note_Inst/sine_count_2_reg[11]_0[3]
    SLICE_X44Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.916 r  Single_Note_Inst/sine_count_2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    Single_Note_Inst/sine_count_2_reg[4]_i_1_n_0
    SLICE_X44Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.955 r  Single_Note_Inst/sine_count_2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.956    Single_Note_Inst/sine_count_2_reg[8]_i_1_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  Single_Note_Inst/sine_count_2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.995    Single_Note_Inst/sine_count_2_reg[12]_i_1_n_0
    SLICE_X44Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.085 r  Single_Note_Inst/sine_count_2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.085    Single_Note_Inst/sine_count_2_reg[16]_i_1_n_6
    SLICE_X44Y151        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.920     2.085    Single_Note_Inst/clk_100
    SLICE_X44Y151        FDRE                                         r  Single_Note_Inst/sine_count_2_reg[17]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X44Y151        FDRE (Hold_fdre_C_D)         0.105     1.940    Single_Note_Inst/sine_count_2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 keyboard_inst/note_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[1][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.329%)  route 0.375ns (72.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.560     1.479    keyboard_inst/clk_100
    SLICE_X59Y145        FDRE                                         r  keyboard_inst/note_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y145        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keyboard_inst/note_reg[2]/Q
                         net (fo=8, routed)           0.375     1.995    keyboard_inst/note[2]
    SLICE_X40Y144        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.834     1.999    keyboard_inst/clk_100
    SLICE_X40Y144        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X40Y144        FDSE (Hold_fdse_C_D)         0.070     1.818    keyboard_inst/note_arr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.550     1.469    keyboard_inst/PS2/debounce/clk_100
    SLICE_X63Y126        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  keyboard_inst/PS2/debounce/cnt0_reg[0]/Q
                         net (fo=6, routed)           0.125     1.736    keyboard_inst/PS2/debounce/cnt0_reg[0]
    SLICE_X62Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  keyboard_inst/PS2/debounce/cnt0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.781    keyboard_inst/PS2/debounce/cnt0[3]_i_1_n_0
    SLICE_X62Y126        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.817     1.983    keyboard_inst/PS2/debounce/clk_100
    SLICE_X62Y126        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X62Y126        FDRE (Hold_fdre_C_D)         0.121     1.603    keyboard_inst/PS2/debounce/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y147   Single_Note_Inst/driver_inst/compare_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y144   Single_Note_Inst/driver_inst/compare_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y144   Single_Note_Inst/driver_inst/compare_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y147   Single_Note_Inst/driver_inst/compare_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y147   Single_Note_Inst/driver_inst/compare_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y147   Single_Note_Inst/driver_inst/compare_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y144   Single_Note_Inst/driver_inst/compare_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y144   Single_Note_Inst/driver_inst/compare_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y144   Single_Note_Inst/driver_inst/compare_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/driver_inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/driver_inst/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/driver_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/driver_inst/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/driver_inst/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/driver_inst/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/driver_inst/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/driver_inst/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y143   keyboard_inst/note_arr_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y145   keyboard_inst/note_arr_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y141   Single_Note_Inst/driver_inst/pwm_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y151   Single_Note_Inst/lut_addr_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y151   Single_Note_Inst/lut_addr_0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y151   Single_Note_Inst/lut_addr_0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y151   Single_Note_Inst/lut_addr_0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y151   Single_Note_Inst/lut_addr_0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y151   Single_Note_Inst/lut_addr_0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y148   Single_Note_Inst/lut_addr_2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y150   Single_Note_Inst/lut_addr_2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y150   Single_Note_Inst/lut_addr_2_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -2.404ns,  Total Violation      -28.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.404ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.508ns  (logic 2.669ns (31.372%)  route 5.839ns (68.628%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 35.225 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.623    35.225    keyboard_inst/clk_100
    SLICE_X40Y144        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDSE (Prop_fdse_C_Q)         0.456    35.681 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=24, routed)          0.803    36.484    keyboard_inst/note_out[1][2]
    SLICE_X40Y145        LUT4 (Prop_lut4_I3_O)        0.150    36.634 r  keyboard_inst/red[2]_i_1908/O
                         net (fo=2, routed)           0.837    37.471    keyboard_inst/red[2]_i_1908_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    37.797 f  keyboard_inst/red[2]_i_1041/O
                         net (fo=1, routed)           0.292    38.089    keyboard_inst/red[2]_i_1041_n_0
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.124    38.213 r  keyboard_inst/red[2]_i_519/O
                         net (fo=2, routed)           0.324    38.537    keyboard_inst/red[2]_i_519_n_0
    SLICE_X41Y141        LUT2 (Prop_lut2_I1_O)        0.124    38.661 r  keyboard_inst/red[2]_i_232/O
                         net (fo=8, routed)           0.749    39.409    VGA_inst/p_m_inst/octave_select_reg_21
    SLICE_X45Y142        LUT3 (Prop_lut3_I2_O)        0.150    39.559 f  VGA_inst/p_m_inst/red[2]_i_529/O
                         net (fo=2, routed)           0.623    40.183    VGA_inst/p_m_inst/red[2]_i_529_n_0
    SLICE_X44Y141        LUT6 (Prop_lut6_I1_O)        0.332    40.515 r  VGA_inst/p_m_inst/red[1]_i_81/O
                         net (fo=1, routed)           0.000    40.515    VGA_inst/p_m_inst/red[1]_i_81_n_0
    SLICE_X44Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    40.727 r  VGA_inst/p_m_inst/red_reg[1]_i_31/O
                         net (fo=1, routed)           0.296    41.023    VGA_inst/p_m_inst/red_reg[1]_i_31_n_0
    SLICE_X45Y139        LUT6 (Prop_lut6_I4_O)        0.299    41.322 f  VGA_inst/p_m_inst/red[1]_i_12/O
                         net (fo=1, routed)           0.600    41.921    VGA_inst/p_m_inst/red[1]_i_12_n_0
    SLICE_X43Y139        LUT6 (Prop_lut6_I0_O)        0.124    42.045 r  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=3, routed)           0.464    42.510    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I2_O)        0.124    42.634 f  VGA_inst/p_m_inst/red[0]_i_9/O
                         net (fo=2, routed)           0.413    43.046    VGA_inst/p_m_inst/red[0]_i_9_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I5_O)        0.124    43.170 f  VGA_inst/p_m_inst/red[1]_i_2/O
                         net (fo=2, routed)           0.439    43.609    VGA_inst/p_m_inst/red[1]_i_2_n_0
    SLICE_X48Y138        LUT6 (Prop_lut6_I4_O)        0.124    43.733 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    43.733    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X48Y138        FDRE (Setup_fdre_C_D)        0.031    41.329    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.329    
                         arrival time                         -43.733    
  -------------------------------------------------------------------
                         slack                                 -2.404    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.499ns  (logic 2.669ns (31.403%)  route 5.830ns (68.597%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 35.225 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.623    35.225    keyboard_inst/clk_100
    SLICE_X40Y144        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDSE (Prop_fdse_C_Q)         0.456    35.681 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=24, routed)          0.803    36.484    keyboard_inst/note_out[1][2]
    SLICE_X40Y145        LUT4 (Prop_lut4_I3_O)        0.150    36.634 r  keyboard_inst/red[2]_i_1908/O
                         net (fo=2, routed)           0.837    37.471    keyboard_inst/red[2]_i_1908_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    37.797 f  keyboard_inst/red[2]_i_1041/O
                         net (fo=1, routed)           0.292    38.089    keyboard_inst/red[2]_i_1041_n_0
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.124    38.213 r  keyboard_inst/red[2]_i_519/O
                         net (fo=2, routed)           0.324    38.537    keyboard_inst/red[2]_i_519_n_0
    SLICE_X41Y141        LUT2 (Prop_lut2_I1_O)        0.124    38.661 r  keyboard_inst/red[2]_i_232/O
                         net (fo=8, routed)           0.749    39.409    VGA_inst/p_m_inst/octave_select_reg_21
    SLICE_X45Y142        LUT3 (Prop_lut3_I2_O)        0.150    39.559 f  VGA_inst/p_m_inst/red[2]_i_529/O
                         net (fo=2, routed)           0.623    40.183    VGA_inst/p_m_inst/red[2]_i_529_n_0
    SLICE_X44Y141        LUT6 (Prop_lut6_I1_O)        0.332    40.515 r  VGA_inst/p_m_inst/red[1]_i_81/O
                         net (fo=1, routed)           0.000    40.515    VGA_inst/p_m_inst/red[1]_i_81_n_0
    SLICE_X44Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    40.727 r  VGA_inst/p_m_inst/red_reg[1]_i_31/O
                         net (fo=1, routed)           0.296    41.023    VGA_inst/p_m_inst/red_reg[1]_i_31_n_0
    SLICE_X45Y139        LUT6 (Prop_lut6_I4_O)        0.299    41.322 f  VGA_inst/p_m_inst/red[1]_i_12/O
                         net (fo=1, routed)           0.600    41.921    VGA_inst/p_m_inst/red[1]_i_12_n_0
    SLICE_X43Y139        LUT6 (Prop_lut6_I0_O)        0.124    42.045 r  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=3, routed)           0.317    42.363    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X43Y138        LUT6 (Prop_lut6_I5_O)        0.124    42.487 f  VGA_inst/p_m_inst/red[0]_i_8/O
                         net (fo=1, routed)           0.580    43.067    VGA_inst/p_m_inst/red[0]_i_8_n_0
    SLICE_X47Y138        LUT5 (Prop_lut5_I1_O)        0.124    43.191 f  VGA_inst/p_m_inst/red[0]_i_3/O
                         net (fo=1, routed)           0.410    43.601    VGA_inst/p_m_inst/red[0]_i_3_n_0
    SLICE_X48Y138        LUT6 (Prop_lut6_I4_O)        0.124    43.725 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    43.725    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X48Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X48Y138        FDRE (Setup_fdre_C_D)        0.029    41.327    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.327    
                         arrival time                         -43.725    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.493ns  (logic 2.172ns (25.575%)  route 6.321ns (74.425%))
  Logic Levels:           12  (LUT2=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 35.225 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.623    35.225    keyboard_inst/clk_100
    SLICE_X40Y144        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDSE (Prop_fdse_C_Q)         0.456    35.681 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=24, routed)          0.803    36.484    keyboard_inst/note_out[1][2]
    SLICE_X40Y145        LUT4 (Prop_lut4_I3_O)        0.150    36.634 r  keyboard_inst/red[2]_i_1908/O
                         net (fo=2, routed)           0.837    37.471    keyboard_inst/red[2]_i_1908_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    37.797 f  keyboard_inst/red[2]_i_1041/O
                         net (fo=1, routed)           0.292    38.089    keyboard_inst/red[2]_i_1041_n_0
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.124    38.213 r  keyboard_inst/red[2]_i_519/O
                         net (fo=2, routed)           0.302    38.515    keyboard_inst/red[2]_i_519_n_0
    SLICE_X43Y141        LUT2 (Prop_lut2_I1_O)        0.124    38.639 f  keyboard_inst/red[2]_i_608/O
                         net (fo=6, routed)           0.621    39.259    VGA_inst/p_m_inst/octave_select_reg_22
    SLICE_X43Y142        LUT5 (Prop_lut5_I0_O)        0.124    39.383 f  VGA_inst/p_m_inst/red[2]_i_490/O
                         net (fo=2, routed)           0.644    40.028    VGA_inst/p_m_inst/red[2]_i_490_n_0
    SLICE_X44Y141        LUT4 (Prop_lut4_I3_O)        0.124    40.152 f  VGA_inst/p_m_inst/red[2]_i_213/O
                         net (fo=3, routed)           0.601    40.753    VGA_inst/p_m_inst/red[2]_i_213_n_0
    SLICE_X44Y142        LUT6 (Prop_lut6_I1_O)        0.124    40.877 f  VGA_inst/p_m_inst/red[2]_i_87/O
                         net (fo=1, routed)           0.451    41.327    VGA_inst/p_m_inst/red[2]_i_87_n_0
    SLICE_X42Y140        LUT6 (Prop_lut6_I1_O)        0.124    41.451 f  VGA_inst/p_m_inst/red[2]_i_35/O
                         net (fo=1, routed)           0.445    41.896    VGA_inst/p_m_inst/red[2]_i_35_n_0
    SLICE_X43Y138        LUT6 (Prop_lut6_I5_O)        0.124    42.020 f  VGA_inst/p_m_inst/red[2]_i_14/O
                         net (fo=3, routed)           0.456    42.476    VGA_inst/p_m_inst/red[2]_i_14_n_0
    SLICE_X49Y138        LUT4 (Prop_lut4_I1_O)        0.124    42.600 f  VGA_inst/p_m_inst/red[2]_i_20/O
                         net (fo=2, routed)           0.444    43.044    VGA_inst/p_m_inst/red[2]_i_20_n_0
    SLICE_X44Y138        LUT6 (Prop_lut6_I4_O)        0.124    43.168 f  VGA_inst/p_m_inst/red[2]_i_9/O
                         net (fo=1, routed)           0.426    43.594    VGA_inst/p_m_inst/red[2]_i_9_n_0
    SLICE_X44Y138        LUT6 (Prop_lut6_I5_O)        0.124    43.718 r  VGA_inst/p_m_inst/red[2]_i_2/O
                         net (fo=1, routed)           0.000    43.718    VGA_inst/p_m_inst/red[2]_i_2_n_0
    SLICE_X44Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X44Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.029    41.329    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.329    
                         arrival time                         -43.718    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -2.372ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.476ns  (logic 2.669ns (31.490%)  route 5.807ns (68.510%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns = ( 35.225 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.623    35.225    keyboard_inst/clk_100
    SLICE_X40Y144        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDSE (Prop_fdse_C_Q)         0.456    35.681 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=24, routed)          0.803    36.484    keyboard_inst/note_out[1][2]
    SLICE_X40Y145        LUT4 (Prop_lut4_I3_O)        0.150    36.634 r  keyboard_inst/red[2]_i_1908/O
                         net (fo=2, routed)           0.837    37.471    keyboard_inst/red[2]_i_1908_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I5_O)        0.326    37.797 f  keyboard_inst/red[2]_i_1041/O
                         net (fo=1, routed)           0.292    38.089    keyboard_inst/red[2]_i_1041_n_0
    SLICE_X43Y142        LUT6 (Prop_lut6_I5_O)        0.124    38.213 r  keyboard_inst/red[2]_i_519/O
                         net (fo=2, routed)           0.324    38.537    keyboard_inst/red[2]_i_519_n_0
    SLICE_X41Y141        LUT2 (Prop_lut2_I1_O)        0.124    38.661 r  keyboard_inst/red[2]_i_232/O
                         net (fo=8, routed)           0.749    39.409    VGA_inst/p_m_inst/octave_select_reg_21
    SLICE_X45Y142        LUT3 (Prop_lut3_I2_O)        0.150    39.559 f  VGA_inst/p_m_inst/red[2]_i_529/O
                         net (fo=2, routed)           0.623    40.183    VGA_inst/p_m_inst/red[2]_i_529_n_0
    SLICE_X44Y141        LUT6 (Prop_lut6_I1_O)        0.332    40.515 r  VGA_inst/p_m_inst/red[1]_i_81/O
                         net (fo=1, routed)           0.000    40.515    VGA_inst/p_m_inst/red[1]_i_81_n_0
    SLICE_X44Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    40.727 r  VGA_inst/p_m_inst/red_reg[1]_i_31/O
                         net (fo=1, routed)           0.296    41.023    VGA_inst/p_m_inst/red_reg[1]_i_31_n_0
    SLICE_X45Y139        LUT6 (Prop_lut6_I4_O)        0.299    41.322 f  VGA_inst/p_m_inst/red[1]_i_12/O
                         net (fo=1, routed)           0.600    41.921    VGA_inst/p_m_inst/red[1]_i_12_n_0
    SLICE_X43Y139        LUT6 (Prop_lut6_I0_O)        0.124    42.045 r  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=3, routed)           0.464    42.510    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I2_O)        0.124    42.634 f  VGA_inst/p_m_inst/red[0]_i_9/O
                         net (fo=2, routed)           0.413    43.046    VGA_inst/p_m_inst/red[0]_i_9_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I5_O)        0.124    43.170 f  VGA_inst/p_m_inst/red[1]_i_2/O
                         net (fo=2, routed)           0.407    43.577    VGA_inst/p_m_inst/red[1]_i_2_n_0
    SLICE_X49Y138        LUT6 (Prop_lut6_I4_O)        0.124    43.701 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    43.701    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X49Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X49Y138        FDRE (Setup_fdre_C_D)        0.031    41.329    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.329    
                         arrival time                         -43.701    
  -------------------------------------------------------------------
                         slack                                 -2.372    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.389ns  (logic 2.465ns (29.385%)  route 5.924ns (70.615%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 35.221 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.619    35.221    keyboard_inst/clk_100
    SLICE_X42Y145        FDRE                                         r  keyboard_inst/note_arr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.518    35.739 r  keyboard_inst/note_arr_reg[3][1]/Q
                         net (fo=29, routed)          0.744    36.483    keyboard_inst/note_out[3][1]
    SLICE_X42Y145        LUT4 (Prop_lut4_I2_O)        0.124    36.607 f  keyboard_inst/blue[1]_i_653/O
                         net (fo=2, routed)           0.783    37.390    keyboard_inst/blue[1]_i_653_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    37.514 r  keyboard_inst/blue[1]_i_677/O
                         net (fo=1, routed)           0.306    37.820    keyboard_inst/blue[1]_i_677_n_0
    SLICE_X46Y145        LUT6 (Prop_lut6_I5_O)        0.124    37.944 f  keyboard_inst/blue[1]_i_481/O
                         net (fo=2, routed)           0.436    38.380    keyboard_inst/blue[1]_i_481_n_0
    SLICE_X46Y145        LUT2 (Prop_lut2_I1_O)        0.124    38.504 r  keyboard_inst/blue[1]_i_263/O
                         net (fo=3, routed)           0.612    39.116    VGA_inst/p_m_inst/octave_select_reg_3
    SLICE_X47Y144        LUT4 (Prop_lut4_I0_O)        0.118    39.234 r  VGA_inst/p_m_inst/blue[1]_i_118/O
                         net (fo=5, routed)           0.457    39.691    VGA_inst/p_m_inst/blue[1]_i_118_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I0_O)        0.326    40.017 r  VGA_inst/p_m_inst/green[0]_i_79/O
                         net (fo=1, routed)           0.298    40.315    VGA_inst/p_m_inst/green[0]_i_79_n_0
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.124    40.439 f  VGA_inst/p_m_inst/green[0]_i_60/O
                         net (fo=1, routed)           0.504    40.943    VGA_inst/p_m_inst/green[0]_i_60_n_0
    SLICE_X48Y139        LUT6 (Prop_lut6_I5_O)        0.124    41.067 r  VGA_inst/p_m_inst/green[0]_i_31/O
                         net (fo=1, routed)           0.000    41.067    VGA_inst/p_m_inst/green[0]_i_31_n_0
    SLICE_X48Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    41.279 r  VGA_inst/p_m_inst/green_reg[0]_i_18/O
                         net (fo=1, routed)           0.767    42.046    VGA_inst/p_m_inst/green_reg[0]_i_18_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I3_O)        0.299    42.345 f  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=3, routed)           0.566    42.911    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X45Y137        LUT6 (Prop_lut6_I1_O)        0.124    43.035 f  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.451    43.486    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X45Y137        LUT6 (Prop_lut6_I3_O)        0.124    43.610 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    43.610    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X45Y137        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.498    41.501    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y137        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.202    41.299    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)        0.029    41.328    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.328    
                         arrival time                         -43.610    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -1.942ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.046ns  (logic 1.882ns (23.390%)  route 6.164ns (76.610%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 35.221 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.619    35.221    keyboard_inst/clk_100
    SLICE_X42Y143        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDSE (Prop_fdse_C_Q)         0.518    35.739 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=34, routed)          1.171    36.911    keyboard_inst/note_out[0][3]
    SLICE_X46Y146        LUT4 (Prop_lut4_I1_O)        0.124    37.035 f  keyboard_inst/blue[1]_i_652/O
                         net (fo=2, routed)           0.511    37.546    keyboard_inst/blue[1]_i_652_n_0
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    37.670 f  keyboard_inst/blue[1]_i_405/O
                         net (fo=2, routed)           0.462    38.131    keyboard_inst/blue[1]_i_405_n_0
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    38.255 r  keyboard_inst/green[0]_i_76/O
                         net (fo=2, routed)           0.615    38.871    VGA_inst/p_m_inst/octave_arr_reg[2][0]_0
    SLICE_X46Y145        LUT3 (Prop_lut3_I2_O)        0.124    38.995 f  VGA_inst/p_m_inst/green[0]_i_52/O
                         net (fo=2, routed)           0.710    39.705    VGA_inst/p_m_inst/green[0]_i_52_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I3_O)        0.124    39.829 f  VGA_inst/p_m_inst/green[0]_i_28/O
                         net (fo=3, routed)           0.423    40.252    VGA_inst/p_m_inst/green[0]_i_28_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I0_O)        0.124    40.376 r  VGA_inst/p_m_inst/blue[1]_i_124/O
                         net (fo=1, routed)           0.423    40.799    VGA_inst/p_m_inst/blue[1]_i_124_n_0
    SLICE_X50Y141        LUT6 (Prop_lut6_I2_O)        0.124    40.923 r  VGA_inst/p_m_inst/blue[1]_i_47/O
                         net (fo=2, routed)           0.851    41.774    VGA_inst/p_m_inst/blue[1]_i_47_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I0_O)        0.124    41.898 r  VGA_inst/p_m_inst/blue[1]_i_20/O
                         net (fo=1, routed)           0.282    42.180    VGA_inst/p_m_inst/blue[1]_i_20_n_0
    SLICE_X50Y140        LUT5 (Prop_lut5_I4_O)        0.124    42.304 f  VGA_inst/p_m_inst/blue[1]_i_7/O
                         net (fo=1, routed)           0.162    42.466    VGA_inst/p_m_inst/blue[1]_i_7_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I2_O)        0.124    42.590 r  VGA_inst/p_m_inst/blue[1]_i_2/O
                         net (fo=2, routed)           0.554    43.144    VGA_inst/p_m_inst/blue[1]_i_2_n_0
    SLICE_X51Y139        LUT6 (Prop_lut6_I1_O)        0.124    43.268 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    43.268    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X51Y139        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.496    41.499    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y139        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000    41.499    
                         clock uncertainty           -0.202    41.297    
    SLICE_X51Y139        FDRE (Setup_fdre_C_D)        0.029    41.326    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.326    
                         arrival time                         -43.268    
  -------------------------------------------------------------------
                         slack                                 -1.942    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.049ns  (logic 1.882ns (23.382%)  route 6.167ns (76.618%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 35.221 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.619    35.221    keyboard_inst/clk_100
    SLICE_X42Y143        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y143        FDSE (Prop_fdse_C_Q)         0.518    35.739 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=34, routed)          1.171    36.911    keyboard_inst/note_out[0][3]
    SLICE_X46Y146        LUT4 (Prop_lut4_I1_O)        0.124    37.035 f  keyboard_inst/blue[1]_i_652/O
                         net (fo=2, routed)           0.511    37.546    keyboard_inst/blue[1]_i_652_n_0
    SLICE_X47Y146        LUT6 (Prop_lut6_I1_O)        0.124    37.670 f  keyboard_inst/blue[1]_i_405/O
                         net (fo=2, routed)           0.462    38.131    keyboard_inst/blue[1]_i_405_n_0
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.124    38.255 r  keyboard_inst/green[0]_i_76/O
                         net (fo=2, routed)           0.615    38.871    VGA_inst/p_m_inst/octave_arr_reg[2][0]_0
    SLICE_X46Y145        LUT3 (Prop_lut3_I2_O)        0.124    38.995 f  VGA_inst/p_m_inst/green[0]_i_52/O
                         net (fo=2, routed)           0.710    39.705    VGA_inst/p_m_inst/green[0]_i_52_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I3_O)        0.124    39.829 f  VGA_inst/p_m_inst/green[0]_i_28/O
                         net (fo=3, routed)           0.423    40.252    VGA_inst/p_m_inst/green[0]_i_28_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I0_O)        0.124    40.376 r  VGA_inst/p_m_inst/blue[1]_i_124/O
                         net (fo=1, routed)           0.423    40.799    VGA_inst/p_m_inst/blue[1]_i_124_n_0
    SLICE_X50Y141        LUT6 (Prop_lut6_I2_O)        0.124    40.923 r  VGA_inst/p_m_inst/blue[1]_i_47/O
                         net (fo=2, routed)           0.668    41.591    VGA_inst/p_m_inst/blue[1]_i_47_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I4_O)        0.124    41.715 r  VGA_inst/p_m_inst/blue[1]_i_39/O
                         net (fo=1, routed)           0.292    42.007    VGA_inst/p_m_inst/blue[1]_i_39_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I4_O)        0.124    42.131 f  VGA_inst/p_m_inst/blue[1]_i_15/O
                         net (fo=2, routed)           0.440    42.571    VGA_inst/p_m_inst/blue[1]_i_15_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I3_O)        0.124    42.695 f  VGA_inst/p_m_inst/blue[1]_i_5/O
                         net (fo=1, routed)           0.451    43.146    VGA_inst/p_m_inst/blue[1]_i_5_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I5_O)        0.124    43.270 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    43.270    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X51Y141        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.497    41.500    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y141        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X51Y141        FDRE (Setup_fdre_C_D)        0.032    41.330    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                         -43.270    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.009ns  (logic 2.465ns (30.778%)  route 5.544ns (69.222%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 35.221 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.619    35.221    keyboard_inst/clk_100
    SLICE_X42Y145        FDRE                                         r  keyboard_inst/note_arr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.518    35.739 r  keyboard_inst/note_arr_reg[3][1]/Q
                         net (fo=29, routed)          0.744    36.483    keyboard_inst/note_out[3][1]
    SLICE_X42Y145        LUT4 (Prop_lut4_I2_O)        0.124    36.607 f  keyboard_inst/blue[1]_i_653/O
                         net (fo=2, routed)           0.783    37.390    keyboard_inst/blue[1]_i_653_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I0_O)        0.124    37.514 r  keyboard_inst/blue[1]_i_677/O
                         net (fo=1, routed)           0.306    37.820    keyboard_inst/blue[1]_i_677_n_0
    SLICE_X46Y145        LUT6 (Prop_lut6_I5_O)        0.124    37.944 f  keyboard_inst/blue[1]_i_481/O
                         net (fo=2, routed)           0.436    38.380    keyboard_inst/blue[1]_i_481_n_0
    SLICE_X46Y145        LUT2 (Prop_lut2_I1_O)        0.124    38.504 r  keyboard_inst/blue[1]_i_263/O
                         net (fo=3, routed)           0.612    39.116    VGA_inst/p_m_inst/octave_select_reg_3
    SLICE_X47Y144        LUT4 (Prop_lut4_I0_O)        0.118    39.234 r  VGA_inst/p_m_inst/blue[1]_i_118/O
                         net (fo=5, routed)           0.457    39.691    VGA_inst/p_m_inst/blue[1]_i_118_n_0
    SLICE_X48Y144        LUT6 (Prop_lut6_I0_O)        0.326    40.017 r  VGA_inst/p_m_inst/green[0]_i_79/O
                         net (fo=1, routed)           0.298    40.315    VGA_inst/p_m_inst/green[0]_i_79_n_0
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.124    40.439 f  VGA_inst/p_m_inst/green[0]_i_60/O
                         net (fo=1, routed)           0.504    40.943    VGA_inst/p_m_inst/green[0]_i_60_n_0
    SLICE_X48Y139        LUT6 (Prop_lut6_I5_O)        0.124    41.067 r  VGA_inst/p_m_inst/green[0]_i_31/O
                         net (fo=1, routed)           0.000    41.067    VGA_inst/p_m_inst/green[0]_i_31_n_0
    SLICE_X48Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    41.279 r  VGA_inst/p_m_inst/green_reg[0]_i_18/O
                         net (fo=1, routed)           0.767    42.046    VGA_inst/p_m_inst/green_reg[0]_i_18_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I3_O)        0.299    42.345 f  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=3, routed)           0.184    42.529    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I3_O)        0.124    42.653 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.453    43.106    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I0_O)        0.124    43.230 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    43.230    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.495    41.498    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.498    
                         clock uncertainty           -0.202    41.296    
    SLICE_X50Y138        FDRE (Setup_fdre_C_D)        0.077    41.373    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.373    
                         arrival time                         -43.230    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.707ns  (logic 2.866ns (37.189%)  route 4.841ns (62.811%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 41.686 - 40.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 35.222 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.620    35.222    Single_Note_Inst/clk_100
    SLICE_X42Y149        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y149        FDRE (Prop_fdre_C_Q)         0.478    35.700 f  Single_Note_Inst/lut_addr_2_reg[4]/Q
                         net (fo=109, routed)         1.413    37.113    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y151        LUT6 (Prop_lut6_I1_O)        0.301    37.414 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    37.414    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15_n_0
    SLICE_X38Y151        MUXF7 (Prop_muxf7_I0_O)      0.209    37.623 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    37.623    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6_n_0
    SLICE_X38Y151        MUXF8 (Prop_muxf8_I1_O)      0.088    37.711 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.973    38.685    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.319    39.004 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.761    39.765    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[2]
    SLICE_X31Y148        LUT6 (Prop_lut6_I2_O)        0.124    39.889 f  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16/O
                         net (fo=2, routed)           0.706    40.594    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16_n_0
    SLICE_X33Y147        LUT4 (Prop_lut4_I0_O)        0.149    40.743 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_4/O
                         net (fo=2, routed)           0.481    41.224    Single_Note_Inst/driver_inst/compare_reg[7]_3[0]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.332    41.556 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    41.556    Single_Note_Inst/driver_inst_n_11
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.088 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.088    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.422 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.507    42.929    VGA_inst/p_m_inst/D[4]
    SLICE_X33Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.683    41.686    VGA_inst/p_m_inst/clk_out1
    SLICE_X33Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000    41.686    
                         clock uncertainty           -0.202    41.484    
    SLICE_X33Y150        FDRE (Setup_fdre_C_D)       -0.237    41.247    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                         -42.929    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -1.610ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.460ns  (logic 2.771ns (37.143%)  route 4.689ns (62.857%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 35.222 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.620    35.222    Single_Note_Inst/clk_100
    SLICE_X42Y149        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y149        FDRE (Prop_fdre_C_Q)         0.478    35.700 f  Single_Note_Inst/lut_addr_2_reg[4]/Q
                         net (fo=109, routed)         1.413    37.113    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y151        LUT6 (Prop_lut6_I1_O)        0.301    37.414 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    37.414    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_15_n_0
    SLICE_X38Y151        MUXF7 (Prop_muxf7_I0_O)      0.209    37.623 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    37.623    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_6_n_0
    SLICE_X38Y151        MUXF8 (Prop_muxf8_I1_O)      0.088    37.711 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.973    38.685    Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.319    39.004 r  Single_Note_Inst/dmg2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.761    39.765    Single_Note_Inst/driver_inst/bbstub_spo[8]_0[2]
    SLICE_X31Y148        LUT6 (Prop_lut6_I2_O)        0.124    39.889 f  Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16/O
                         net (fo=2, routed)           0.706    40.594    Single_Note_Inst/driver_inst/pwm_level__2_carry_i_16_n_0
    SLICE_X33Y147        LUT4 (Prop_lut4_I0_O)        0.149    40.743 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_4/O
                         net (fo=2, routed)           0.481    41.224    Single_Note_Inst/driver_inst/compare_reg[7]_3[0]
    SLICE_X33Y148        LUT5 (Prop_lut5_I4_O)        0.332    41.556 r  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    41.556    Single_Note_Inst/driver_inst_n_11
    SLICE_X33Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.088 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.088    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.327 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.356    42.683    VGA_inst/p_m_inst/D[5]
    SLICE_X32Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        1.508    41.511    VGA_inst/p_m_inst/clk_out1
    SLICE_X32Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.202    41.309    
    SLICE_X32Y149        FDRE (Setup_fdre_C_D)       -0.236    41.073    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.073    
                         arrival time                         -42.683    
  -------------------------------------------------------------------
                         slack                                 -1.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.368ns (38.831%)  route 0.580ns (61.169%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X39Y144        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_inst/note_arr_reg[2][0]/Q
                         net (fo=27, routed)          0.209     1.832    keyboard_inst/note_out[2][0]
    SLICE_X40Y145        LUT5 (Prop_lut5_I4_O)        0.049     1.881 r  keyboard_inst/pwm_level__2_carry__1_i_11/O
                         net (fo=1, routed)           0.236     2.116    keyboard_inst/pwm_level__2_carry__1_i_11_n_0
    SLICE_X33Y149        LUT6 (Prop_lut6_I3_O)        0.112     2.228 r  keyboard_inst/pwm_level__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.228    Single_Note_Inst/note_arr_reg[3][0][2]
    SLICE_X33Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.294 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.135     2.429    VGA_inst/p_m_inst/D[5]
    SLICE_X32Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X32Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.202     1.042    
    SLICE_X32Y149        FDRE (Hold_fdre_C_D)         0.009     1.051    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.417ns (37.853%)  route 0.685ns (62.147%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X39Y144        FDRE                                         r  keyboard_inst/note_arr_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_inst/note_arr_reg[2][0]/Q
                         net (fo=27, routed)          0.209     1.832    keyboard_inst/note_out[2][0]
    SLICE_X40Y145        LUT5 (Prop_lut5_I4_O)        0.049     1.881 r  keyboard_inst/pwm_level__2_carry__1_i_11/O
                         net (fo=1, routed)           0.236     2.116    keyboard_inst/pwm_level__2_carry__1_i_11_n_0
    SLICE_X33Y149        LUT6 (Prop_lut6_I3_O)        0.112     2.228 r  keyboard_inst/pwm_level__2_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.228    Single_Note_Inst/note_arr_reg[3][0][2]
    SLICE_X33Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.343 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.240     2.583    VGA_inst/p_m_inst/D[6]
    SLICE_X35Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.202     1.041    
    SLICE_X35Y149        FDRE (Hold_fdre_C_D)         0.130     1.171    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.481ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.468ns (41.106%)  route 0.671ns (58.894%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X43Y143        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.474     2.096    keyboard_inst/note_out[0][1]
    SLICE_X33Y147        LUT6 (Prop_lut6_I3_O)        0.045     2.141 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.141    Single_Note_Inst/S[0]
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.293 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.293    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.332 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.423 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.197     2.620    VGA_inst/p_m_inst/D[4]
    SLICE_X33Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.925     0.927    VGA_inst/p_m_inst/clk_out1
    SLICE_X33Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.202     1.129    
    SLICE_X33Y150        FDRE (Hold_fdre_C_D)         0.010     1.139    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.483ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.431ns (41.706%)  route 0.602ns (58.294%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X43Y143        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.474     2.096    keyboard_inst/note_out[0][1]
    SLICE_X33Y147        LUT6 (Prop_lut6_I3_O)        0.045     2.141 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.141    Single_Note_Inst/S[0]
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.293 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.293    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.332 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.386 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.129     2.515    VGA_inst/p_m_inst/D[3]
    SLICE_X34Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X34Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.202     1.041    
    SLICE_X34Y149        FDRE (Hold_fdre_C_D)        -0.010     1.031    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.429ns (41.177%)  route 0.613ns (58.823%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X43Y143        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.474     2.096    keyboard_inst/note_out[0][1]
    SLICE_X33Y147        LUT6 (Prop_lut6_I3_O)        0.045     2.141 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.141    Single_Note_Inst/S[0]
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.293 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.293    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.384 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.139     2.523    VGA_inst/p_m_inst/D[0]
    SLICE_X34Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X34Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.202     1.041    
    SLICE_X34Y149        FDRE (Hold_fdre_C_D)        -0.003     1.038    VGA_inst/p_m_inst/wave_shape_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.403ns (37.893%)  route 0.661ns (62.107%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X43Y143        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.474     2.096    keyboard_inst/note_out[0][1]
    SLICE_X33Y147        LUT6 (Prop_lut6_I3_O)        0.045     2.141 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.141    Single_Note_Inst/S[0]
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.293 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.293    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.358 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.187     2.545    VGA_inst/p_m_inst/D[1]
    SLICE_X32Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X32Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.202     1.042    
    SLICE_X32Y147        FDRE (Hold_fdre_C_D)         0.007     1.049    VGA_inst/p_m_inst/wave_shape_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.428ns (39.360%)  route 0.659ns (60.640%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X43Y143        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.474     2.096    keyboard_inst/note_out[0][1]
    SLICE_X33Y147        LUT6 (Prop_lut6_I3_O)        0.045     2.141 r  keyboard_inst/pwm_level__2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.141    Single_Note_Inst/S[0]
    SLICE_X33Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.293 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.293    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X33Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.383 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.186     2.569    VGA_inst/p_m_inst/D[2]
    SLICE_X35Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X35Y147        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.202     1.041    
    SLICE_X35Y147        FDRE (Hold_fdre_C_D)         0.005     1.046    VGA_inst/p_m_inst/wave_shape_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.456ns (29.253%)  route 1.103ns (70.747%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X43Y143        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.429     2.052    keyboard_inst/note_out[0][1]
    SLICE_X48Y144        LUT6 (Prop_lut6_I0_O)        0.045     2.097 f  keyboard_inst/blue[1]_i_264/O
                         net (fo=2, routed)           0.185     2.282    keyboard_inst/blue[1]_i_264_n_0
    SLICE_X48Y141        LUT2 (Prop_lut2_I1_O)        0.045     2.327 r  keyboard_inst/blue[1]_i_121/O
                         net (fo=6, routed)           0.188     2.515    VGA_inst/p_m_inst/octave_select_reg_6
    SLICE_X51Y140        LUT6 (Prop_lut6_I4_O)        0.045     2.560 f  VGA_inst/p_m_inst/blue[1]_i_46/O
                         net (fo=1, routed)           0.051     2.612    VGA_inst/p_m_inst/blue[1]_i_46_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I5_O)        0.045     2.657 r  VGA_inst/p_m_inst/blue[1]_i_19/O
                         net (fo=2, routed)           0.082     2.739    VGA_inst/p_m_inst/blue[1]_i_19_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I3_O)        0.045     2.784 f  VGA_inst/p_m_inst/blue[1]_i_15/O
                         net (fo=2, routed)           0.115     2.899    VGA_inst/p_m_inst/blue[1]_i_15_n_0
    SLICE_X51Y139        LUT6 (Prop_lut6_I3_O)        0.045     2.944 f  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.051     2.995    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X51Y139        LUT6 (Prop_lut6_I5_O)        0.045     3.040 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     3.040    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X51Y139        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.829     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y139        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.032    
    SLICE_X51Y139        FDRE (Hold_fdre_C_D)         0.091     1.123    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             2.038ns  (arrival time - required time)
  Source:                 keyboard_inst/octave_arr_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.434ns (25.403%)  route 1.274ns (74.597%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X42Y144        FDRE                                         r  keyboard_inst/octave_arr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  keyboard_inst/octave_arr_reg[1][0]/Q
                         net (fo=43, routed)          0.375     2.021    keyboard_inst/octave_out[1][0]
    SLICE_X42Y145        LUT5 (Prop_lut5_I1_O)        0.045     2.066 f  keyboard_inst/green[0]_i_53/O
                         net (fo=5, routed)           0.288     2.353    VGA_inst/p_m_inst/octave_arr_reg[1][0]_4
    SLICE_X51Y142        LUT6 (Prop_lut6_I1_O)        0.045     2.398 f  VGA_inst/p_m_inst/green[0]_i_29/O
                         net (fo=2, routed)           0.061     2.459    VGA_inst/p_m_inst/green[0]_i_29_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.045     2.504 f  VGA_inst/p_m_inst/green[0]_i_17/O
                         net (fo=1, routed)           0.319     2.824    VGA_inst/p_m_inst/green[0]_i_17_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I1_O)        0.045     2.869 f  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=3, routed)           0.081     2.950    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X48Y137        LUT6 (Prop_lut6_I1_O)        0.045     2.995 f  VGA_inst/p_m_inst/green[0]_i_5/O
                         net (fo=1, routed)           0.150     3.145    VGA_inst/p_m_inst/green[0]_i_5_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I3_O)        0.045     3.190 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     3.190    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.829     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y138        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.032    
    SLICE_X50Y138        FDRE (Hold_fdre_C_D)         0.120     1.152    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.456ns (27.093%)  route 1.227ns (72.907%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    keyboard_inst/clk_100
    SLICE_X43Y143        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=34, routed)          0.429     2.052    keyboard_inst/note_out[0][1]
    SLICE_X48Y144        LUT6 (Prop_lut6_I0_O)        0.045     2.097 f  keyboard_inst/blue[1]_i_264/O
                         net (fo=2, routed)           0.185     2.282    keyboard_inst/blue[1]_i_264_n_0
    SLICE_X48Y141        LUT2 (Prop_lut2_I1_O)        0.045     2.327 r  keyboard_inst/blue[1]_i_121/O
                         net (fo=6, routed)           0.188     2.515    VGA_inst/p_m_inst/octave_select_reg_6
    SLICE_X51Y140        LUT6 (Prop_lut6_I4_O)        0.045     2.560 f  VGA_inst/p_m_inst/blue[1]_i_46/O
                         net (fo=1, routed)           0.051     2.612    VGA_inst/p_m_inst/blue[1]_i_46_n_0
    SLICE_X51Y140        LUT6 (Prop_lut6_I5_O)        0.045     2.657 r  VGA_inst/p_m_inst/blue[1]_i_19/O
                         net (fo=2, routed)           0.199     2.856    VGA_inst/p_m_inst/blue[1]_i_19_n_0
    SLICE_X50Y140        LUT5 (Prop_lut5_I2_O)        0.045     2.901 f  VGA_inst/p_m_inst/blue[1]_i_7/O
                         net (fo=1, routed)           0.054     2.955    VGA_inst/p_m_inst/blue[1]_i_7_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I2_O)        0.045     3.000 r  VGA_inst/p_m_inst/blue[1]_i_2/O
                         net (fo=2, routed)           0.120     3.120    VGA_inst/p_m_inst/blue[1]_i_2_n_0
    SLICE_X51Y141        LUT6 (Prop_lut6_I1_O)        0.045     3.165 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     3.165    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X51Y141        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3335, routed)        0.830     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y141        FDRE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X51Y141        FDRE (Hold_fdre_C_D)         0.092     1.125    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  2.039    





