

================================================================
== Vitis HLS Report for 'compute_nodes_features_proj'
================================================================
* Date:           Sat Dec 11 19:29:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.879 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1_VITIS_LOOP_40_2  |        ?|        ?|        25|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dim_out = alloca i32 1"   --->   Operation 28 'alloca' 'dim_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 29 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 31 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 32 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, i28 %out_nodes_features_skip_concat_bias_V_16, i28 %out_nodes_features_skip_concat_bias_V_17, i28 %out_nodes_features_skip_concat_bias_V_18, i28 %out_nodes_features_skip_concat_bias_V_19, i28 %out_nodes_features_skip_concat_bias_V_20, i28 %out_nodes_features_skip_concat_bias_V_21, i28 %out_nodes_features_skip_concat_bias_V_22, i28 %out_nodes_features_skip_concat_bias_V_23, i28 %out_nodes_features_skip_concat_bias_V_24, i28 %out_nodes_features_skip_concat_bias_V_25, i28 %out_nodes_features_skip_concat_bias_V_26, i28 %out_nodes_features_skip_concat_bias_V_27, i28 %out_nodes_features_skip_concat_bias_V_28, i28 %out_nodes_features_skip_concat_bias_V_29, i28 %out_nodes_features_skip_concat_bias_V_30, i28 %out_nodes_features_skip_concat_bias_V_31, i28 %out_nodes_features_skip_concat_bias_V_32, i28 %out_nodes_features_skip_concat_bias_V_33, i28 %out_nodes_features_skip_concat_bias_V_34, i28 %out_nodes_features_skip_concat_bias_V_35, i28 %out_nodes_features_skip_concat_bias_V_36, i28 %out_nodes_features_skip_concat_bias_V_37, i28 %out_nodes_features_skip_concat_bias_V_38, i28 %out_nodes_features_skip_concat_bias_V_39, i28 %out_nodes_features_skip_concat_bias_V_40, i28 %out_nodes_features_skip_concat_bias_V_41, i28 %out_nodes_features_skip_concat_bias_V_42, i28 %out_nodes_features_skip_concat_bias_V_43, i28 %out_nodes_features_skip_concat_bias_V_44, i28 %out_nodes_features_skip_concat_bias_V_45, i28 %out_nodes_features_skip_concat_bias_V_46, i28 %out_nodes_features_skip_concat_bias_V_47, i28 %out_nodes_features_skip_concat_bias_V_48, i28 %out_nodes_features_skip_concat_bias_V_49, i28 %out_nodes_features_skip_concat_bias_V_50, i28 %out_nodes_features_skip_concat_bias_V_51, i28 %out_nodes_features_skip_concat_bias_V_52, i28 %out_nodes_features_skip_concat_bias_V_53, i28 %out_nodes_features_skip_concat_bias_V_54, i28 %out_nodes_features_skip_concat_bias_V_55, i28 %out_nodes_features_skip_concat_bias_V_56, i28 %out_nodes_features_skip_concat_bias_V_57, i28 %out_nodes_features_skip_concat_bias_V_58, i28 %out_nodes_features_skip_concat_bias_V_59, i28 %out_nodes_features_skip_concat_bias_V_60, i28 %out_nodes_features_skip_concat_bias_V_61, i28 %out_nodes_features_skip_concat_bias_V_62, i28 %out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %layer_read, i6 0"   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %num_of_nodes_read, i6 0"   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln39 = store i38 0, i38 %indvar_flatten" [GAT_compute.cpp:39]   --->   Operation 37 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln39 = store i32 0, i32 %nd" [GAT_compute.cpp:39]   --->   Operation 38 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln39 = store i7 0, i7 %dim_out" [GAT_compute.cpp:39]   --->   Operation 39 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln39 = br void" [GAT_compute.cpp:39]   --->   Operation 40 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i38 %indvar_flatten" [GAT_compute.cpp:39]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.00ns)   --->   "%icmp_ln39 = icmp_eq  i38 %indvar_flatten_load, i38 %tmp_s" [GAT_compute.cpp:39]   --->   Operation 43 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.94ns)   --->   "%add_ln39_1 = add i38 %indvar_flatten_load, i38 1" [GAT_compute.cpp:39]   --->   Operation 44 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split3, void %._crit_edge.loopexit" [GAT_compute.cpp:39]   --->   Operation 45 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%dim_out_load = load i7 %dim_out" [GAT_compute.cpp:40]   --->   Operation 46 'load' 'dim_out_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%nd_load = load i32 %nd" [GAT_compute.cpp:39]   --->   Operation 47 'load' 'nd_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "%add_ln39 = add i32 %nd_load, i32 1" [GAT_compute.cpp:39]   --->   Operation 48 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln40 = icmp_eq  i7 %dim_out_load, i7 64" [GAT_compute.cpp:40]   --->   Operation 49 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.30ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i7 0, i7 %dim_out_load" [GAT_compute.cpp:39]   --->   Operation 50 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %add_ln39" [GAT_compute.cpp:39]   --->   Operation 51 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i32 %nd_load" [GAT_compute.cpp:39]   --->   Operation 52 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.30ns)   --->   "%select_ln39_2 = select i1 %icmp_ln40, i8 %trunc_ln39, i8 %trunc_ln39_1" [GAT_compute.cpp:39]   --->   Operation 53 'select' 'select_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %select_ln39_2" [GAT_compute.cpp:39]   --->   Operation 54 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln39"   --->   Operation 55 'getelementptr' 'out_nodes_features_skip_concat_bias_V_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr" [GAT_compute.cpp:39]   --->   Operation 56 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln39"   --->   Operation 57 'getelementptr' 'out_nodes_features_skip_concat_bias_V_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr" [GAT_compute.cpp:39]   --->   Operation 58 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln39"   --->   Operation 59 'getelementptr' 'out_nodes_features_skip_concat_bias_V_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr" [GAT_compute.cpp:39]   --->   Operation 60 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_2 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln39_3 = select i1 %icmp_ln40, i32 %add_ln39, i32 %nd_load" [GAT_compute.cpp:39]   --->   Operation 61 'select' 'select_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i7 %select_ln39"   --->   Operation 62 'zext' 'zext_ln1171' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.71ns)   --->   "%add_ln1171 = add i9 %tmp, i9 %zext_ln1171"   --->   Operation 63 'add' 'add_ln1171' <Predicate = (!icmp_ln39)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i9 %add_ln1171"   --->   Operation 64 'zext' 'zext_ln1171_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_0_addr = getelementptr i28 %linear_proj_weight_V_0, i64 0, i64 %zext_ln1171_3"   --->   Operation 65 'getelementptr' 'linear_proj_weight_V_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_1_addr = getelementptr i28 %linear_proj_weight_V_1, i64 0, i64 %zext_ln1171_3"   --->   Operation 66 'getelementptr' 'linear_proj_weight_V_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_2_addr = getelementptr i28 %linear_proj_weight_V_2, i64 0, i64 %zext_ln1171_3"   --->   Operation 67 'getelementptr' 'linear_proj_weight_V_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_0_load = load i9 %linear_proj_weight_V_0_addr"   --->   Operation 68 'load' 'linear_proj_weight_V_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_2 : Operation 69 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_1_load = load i9 %linear_proj_weight_V_1_addr"   --->   Operation 69 'load' 'linear_proj_weight_V_1_load' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_2 : Operation 70 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_2_load = load i9 %linear_proj_weight_V_2_addr"   --->   Operation 70 'load' 'linear_proj_weight_V_2_load' <Predicate = (!icmp_ln39)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%div_udiv = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln39, i32 4, i32 5" [GAT_compute.cpp:39]   --->   Operation 71 'partselect' 'div_udiv' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i7 %select_ln39" [GAT_compute.cpp:45]   --->   Operation 72 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.61ns)   --->   "%switch_ln45 = switch i4 %trunc_ln45, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [GAT_compute.cpp:45]   --->   Operation 73 'switch' 'switch_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.61>
ST_2 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln40 = add i7 %select_ln39, i7 1" [GAT_compute.cpp:40]   --->   Operation 74 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln39 = store i38 %add_ln39_1, i38 %indvar_flatten" [GAT_compute.cpp:39]   --->   Operation 75 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln39 = store i32 %select_ln39_3, i32 %nd" [GAT_compute.cpp:39]   --->   Operation 76 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %dim_out" [GAT_compute.cpp:40]   --->   Operation 77 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 79 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i8 %out_nodes_features_skip_concat_bias_V_0_addr" [GAT_compute.cpp:39]   --->   Operation 79 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_3 : Operation 80 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i8 %out_nodes_features_skip_concat_bias_V_1_addr" [GAT_compute.cpp:39]   --->   Operation 80 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_3 : Operation 81 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i8 %out_nodes_features_skip_concat_bias_V_2_addr" [GAT_compute.cpp:39]   --->   Operation 81 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln39"   --->   Operation 82 'getelementptr' 'out_nodes_features_skip_concat_bias_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr" [GAT_compute.cpp:39]   --->   Operation 83 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln39"   --->   Operation 84 'getelementptr' 'out_nodes_features_skip_concat_bias_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr" [GAT_compute.cpp:39]   --->   Operation 85 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln39"   --->   Operation 86 'getelementptr' 'out_nodes_features_skip_concat_bias_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr" [GAT_compute.cpp:39]   --->   Operation 87 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_3_addr = getelementptr i28 %linear_proj_weight_V_3, i64 0, i64 %zext_ln1171_3"   --->   Operation 88 'getelementptr' 'linear_proj_weight_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_4_addr = getelementptr i28 %linear_proj_weight_V_4, i64 0, i64 %zext_ln1171_3"   --->   Operation 89 'getelementptr' 'linear_proj_weight_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_5_addr = getelementptr i28 %linear_proj_weight_V_5, i64 0, i64 %zext_ln1171_3"   --->   Operation 90 'getelementptr' 'linear_proj_weight_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_0_load = load i9 %linear_proj_weight_V_0_addr"   --->   Operation 91 'load' 'linear_proj_weight_V_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 92 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_1_load = load i9 %linear_proj_weight_V_1_addr"   --->   Operation 92 'load' 'linear_proj_weight_V_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 93 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_2_load = load i9 %linear_proj_weight_V_2_addr"   --->   Operation 93 'load' 'linear_proj_weight_V_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 94 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_3_load = load i9 %linear_proj_weight_V_3_addr"   --->   Operation 94 'load' 'linear_proj_weight_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 95 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_4_load = load i9 %linear_proj_weight_V_4_addr"   --->   Operation 95 'load' 'linear_proj_weight_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 96 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_5_load = load i9 %linear_proj_weight_V_5_addr"   --->   Operation 96 'load' 'linear_proj_weight_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i28 %out_nodes_features_skip_concat_bias_V_0_load" [GAT_compute.cpp:39]   --->   Operation 97 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i28 %out_nodes_features_skip_concat_bias_V_1_load" [GAT_compute.cpp:39]   --->   Operation 98 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i28 %out_nodes_features_skip_concat_bias_V_2_load" [GAT_compute.cpp:39]   --->   Operation 99 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i8 %out_nodes_features_skip_concat_bias_V_3_addr" [GAT_compute.cpp:39]   --->   Operation 100 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_4 : Operation 101 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i8 %out_nodes_features_skip_concat_bias_V_4_addr" [GAT_compute.cpp:39]   --->   Operation 101 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_4 : Operation 102 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i8 %out_nodes_features_skip_concat_bias_V_5_addr" [GAT_compute.cpp:39]   --->   Operation 102 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln39"   --->   Operation 103 'getelementptr' 'out_nodes_features_skip_concat_bias_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr" [GAT_compute.cpp:39]   --->   Operation 104 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln39"   --->   Operation 105 'getelementptr' 'out_nodes_features_skip_concat_bias_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr" [GAT_compute.cpp:39]   --->   Operation 106 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln39"   --->   Operation 107 'getelementptr' 'out_nodes_features_skip_concat_bias_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr" [GAT_compute.cpp:39]   --->   Operation 108 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_6_addr = getelementptr i28 %linear_proj_weight_V_6, i64 0, i64 %zext_ln1171_3"   --->   Operation 109 'getelementptr' 'linear_proj_weight_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_7_addr = getelementptr i28 %linear_proj_weight_V_7, i64 0, i64 %zext_ln1171_3"   --->   Operation 110 'getelementptr' 'linear_proj_weight_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_8_addr = getelementptr i28 %linear_proj_weight_V_8, i64 0, i64 %zext_ln1171_3"   --->   Operation 111 'getelementptr' 'linear_proj_weight_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %linear_proj_weight_V_0_load"   --->   Operation 112 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.87ns)   --->   "%mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln39"   --->   Operation 113 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i28 %linear_proj_weight_V_1_load"   --->   Operation 114 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.87ns)   --->   "%mul_ln1171_94 = mul i46 %sext_ln1171_94, i46 %sext_ln39_1"   --->   Operation 115 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %mul_ln1171, i32 18, i32 45"   --->   Operation 116 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i28 %linear_proj_weight_V_2_load"   --->   Operation 117 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.87ns)   --->   "%mul_ln1171_95 = mul i46 %sext_ln1171_95, i46 %sext_ln39_2"   --->   Operation 118 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_3_load = load i9 %linear_proj_weight_V_3_addr"   --->   Operation 119 'load' 'linear_proj_weight_V_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 120 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_4_load = load i9 %linear_proj_weight_V_4_addr"   --->   Operation 120 'load' 'linear_proj_weight_V_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 121 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_5_load = load i9 %linear_proj_weight_V_5_addr"   --->   Operation 121 'load' 'linear_proj_weight_V_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 122 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_6_load = load i9 %linear_proj_weight_V_6_addr"   --->   Operation 122 'load' 'linear_proj_weight_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 123 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_7_load = load i9 %linear_proj_weight_V_7_addr"   --->   Operation 123 'load' 'linear_proj_weight_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 124 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_8_load = load i9 %linear_proj_weight_V_8_addr"   --->   Operation 124 'load' 'linear_proj_weight_V_8_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln39_3 = sext i28 %out_nodes_features_skip_concat_bias_V_3_load" [GAT_compute.cpp:39]   --->   Operation 125 'sext' 'sext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i28 %out_nodes_features_skip_concat_bias_V_4_load" [GAT_compute.cpp:39]   --->   Operation 126 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln39_5 = sext i28 %out_nodes_features_skip_concat_bias_V_5_load" [GAT_compute.cpp:39]   --->   Operation 127 'sext' 'sext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i8 %out_nodes_features_skip_concat_bias_V_6_addr" [GAT_compute.cpp:39]   --->   Operation 128 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_5 : Operation 129 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i8 %out_nodes_features_skip_concat_bias_V_7_addr" [GAT_compute.cpp:39]   --->   Operation 129 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_5 : Operation 130 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i8 %out_nodes_features_skip_concat_bias_V_8_addr" [GAT_compute.cpp:39]   --->   Operation 130 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln39"   --->   Operation 131 'getelementptr' 'out_nodes_features_skip_concat_bias_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr" [GAT_compute.cpp:39]   --->   Operation 132 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln39"   --->   Operation 133 'getelementptr' 'out_nodes_features_skip_concat_bias_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr" [GAT_compute.cpp:39]   --->   Operation 134 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln39"   --->   Operation 135 'getelementptr' 'out_nodes_features_skip_concat_bias_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr" [GAT_compute.cpp:39]   --->   Operation 136 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_10_addr = getelementptr i28 %linear_proj_weight_V_10, i64 0, i64 %zext_ln1171_3"   --->   Operation 137 'getelementptr' 'linear_proj_weight_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_11_addr = getelementptr i28 %linear_proj_weight_V_11, i64 0, i64 %zext_ln1171_3"   --->   Operation 138 'getelementptr' 'linear_proj_weight_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_9_addr = getelementptr i28 %linear_proj_weight_V_9, i64 0, i64 %zext_ln1171_3"   --->   Operation 139 'getelementptr' 'linear_proj_weight_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_95, i18 0"   --->   Operation 140 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.95ns)   --->   "%add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171_94"   --->   Operation 141 'add' 'add_ln1245' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45"   --->   Operation 142 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_96, i18 0"   --->   Operation 143 'bitconcatenate' 'shl_ln737_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.95ns)   --->   "%add_ln1245_92 = add i46 %shl_ln737_s, i46 %mul_ln1171_95"   --->   Operation 144 'add' 'add_ln1245_92' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i28 %linear_proj_weight_V_3_load"   --->   Operation 145 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (2.87ns)   --->   "%mul_ln1171_96 = mul i46 %sext_ln1171_96, i46 %sext_ln39_3"   --->   Operation 146 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_92, i32 18, i32 45"   --->   Operation 147 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i28 %linear_proj_weight_V_4_load"   --->   Operation 148 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.87ns)   --->   "%mul_ln1171_97 = mul i46 %sext_ln1171_97, i46 %sext_ln39_4"   --->   Operation 149 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i28 %linear_proj_weight_V_5_load"   --->   Operation 150 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.87ns)   --->   "%mul_ln1171_98 = mul i46 %sext_ln1171_98, i46 %sext_ln39_5"   --->   Operation 151 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_6_load = load i9 %linear_proj_weight_V_6_addr"   --->   Operation 152 'load' 'linear_proj_weight_V_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 153 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_7_load = load i9 %linear_proj_weight_V_7_addr"   --->   Operation 153 'load' 'linear_proj_weight_V_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 154 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_8_load = load i9 %linear_proj_weight_V_8_addr"   --->   Operation 154 'load' 'linear_proj_weight_V_8_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 155 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_9_load = load i9 %linear_proj_weight_V_9_addr"   --->   Operation 155 'load' 'linear_proj_weight_V_9_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 156 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_10_load = load i9 %linear_proj_weight_V_10_addr"   --->   Operation 156 'load' 'linear_proj_weight_V_10_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 157 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_11_load = load i9 %linear_proj_weight_V_11_addr"   --->   Operation 157 'load' 'linear_proj_weight_V_11_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 6 <SV = 5> <Delay = 2.87>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln39_6 = sext i28 %out_nodes_features_skip_concat_bias_V_6_load" [GAT_compute.cpp:39]   --->   Operation 158 'sext' 'sext_ln39_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln39_7 = sext i28 %out_nodes_features_skip_concat_bias_V_7_load" [GAT_compute.cpp:39]   --->   Operation 159 'sext' 'sext_ln39_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln39_8 = sext i28 %out_nodes_features_skip_concat_bias_V_8_load" [GAT_compute.cpp:39]   --->   Operation 160 'sext' 'sext_ln39_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i8 %out_nodes_features_skip_concat_bias_V_9_addr" [GAT_compute.cpp:39]   --->   Operation 161 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_6 : Operation 162 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i8 %out_nodes_features_skip_concat_bias_V_10_addr" [GAT_compute.cpp:39]   --->   Operation 162 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_6 : Operation 163 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i8 %out_nodes_features_skip_concat_bias_V_11_addr" [GAT_compute.cpp:39]   --->   Operation 163 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln39"   --->   Operation 164 'getelementptr' 'out_nodes_features_skip_concat_bias_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr" [GAT_compute.cpp:39]   --->   Operation 165 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln39"   --->   Operation 166 'getelementptr' 'out_nodes_features_skip_concat_bias_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr" [GAT_compute.cpp:39]   --->   Operation 167 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln39"   --->   Operation 168 'getelementptr' 'out_nodes_features_skip_concat_bias_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr" [GAT_compute.cpp:39]   --->   Operation 169 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_12_addr = getelementptr i28 %linear_proj_weight_V_12, i64 0, i64 %zext_ln1171_3"   --->   Operation 170 'getelementptr' 'linear_proj_weight_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_13_addr = getelementptr i28 %linear_proj_weight_V_13, i64 0, i64 %zext_ln1171_3"   --->   Operation 171 'getelementptr' 'linear_proj_weight_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_14_addr = getelementptr i28 %linear_proj_weight_V_14, i64 0, i64 %zext_ln1171_3"   --->   Operation 172 'getelementptr' 'linear_proj_weight_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln737_89 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_97, i18 0"   --->   Operation 173 'bitconcatenate' 'shl_ln737_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.95ns)   --->   "%add_ln1245_93 = add i46 %shl_ln737_89, i46 %mul_ln1171_96"   --->   Operation 174 'add' 'add_ln1245_93' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_93, i32 18, i32 45"   --->   Operation 175 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln737_90 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_98, i18 0"   --->   Operation 176 'bitconcatenate' 'shl_ln737_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.95ns)   --->   "%add_ln1245_94 = add i46 %shl_ln737_90, i46 %mul_ln1171_97"   --->   Operation 177 'add' 'add_ln1245_94' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_94, i32 18, i32 45"   --->   Operation 178 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln737_91 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_99, i18 0"   --->   Operation 179 'bitconcatenate' 'shl_ln737_91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.95ns)   --->   "%add_ln1245_95 = add i46 %shl_ln737_91, i46 %mul_ln1171_98"   --->   Operation 180 'add' 'add_ln1245_95' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i28 %linear_proj_weight_V_6_load"   --->   Operation 181 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (2.87ns)   --->   "%mul_ln1171_99 = mul i46 %sext_ln1171_99, i46 %sext_ln39_6"   --->   Operation 182 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_95, i32 18, i32 45"   --->   Operation 183 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i28 %linear_proj_weight_V_7_load"   --->   Operation 184 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (2.87ns)   --->   "%mul_ln1171_100 = mul i46 %sext_ln1171_100, i46 %sext_ln39_7"   --->   Operation 185 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i28 %linear_proj_weight_V_8_load"   --->   Operation 186 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (2.87ns)   --->   "%mul_ln1171_101 = mul i46 %sext_ln1171_101, i46 %sext_ln39_8"   --->   Operation 187 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_9_load = load i9 %linear_proj_weight_V_9_addr"   --->   Operation 188 'load' 'linear_proj_weight_V_9_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 189 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_10_load = load i9 %linear_proj_weight_V_10_addr"   --->   Operation 189 'load' 'linear_proj_weight_V_10_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 190 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_11_load = load i9 %linear_proj_weight_V_11_addr"   --->   Operation 190 'load' 'linear_proj_weight_V_11_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 191 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_12_load = load i9 %linear_proj_weight_V_12_addr"   --->   Operation 191 'load' 'linear_proj_weight_V_12_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 192 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_13_load = load i9 %linear_proj_weight_V_13_addr"   --->   Operation 192 'load' 'linear_proj_weight_V_13_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 193 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_14_load = load i9 %linear_proj_weight_V_14_addr"   --->   Operation 193 'load' 'linear_proj_weight_V_14_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 7 <SV = 6> <Delay = 2.87>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln39_9 = sext i28 %out_nodes_features_skip_concat_bias_V_9_load" [GAT_compute.cpp:39]   --->   Operation 194 'sext' 'sext_ln39_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln39_10 = sext i28 %out_nodes_features_skip_concat_bias_V_10_load" [GAT_compute.cpp:39]   --->   Operation 195 'sext' 'sext_ln39_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln39_11 = sext i28 %out_nodes_features_skip_concat_bias_V_11_load" [GAT_compute.cpp:39]   --->   Operation 196 'sext' 'sext_ln39_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i8 %out_nodes_features_skip_concat_bias_V_12_addr" [GAT_compute.cpp:39]   --->   Operation 197 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_7 : Operation 198 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i8 %out_nodes_features_skip_concat_bias_V_13_addr" [GAT_compute.cpp:39]   --->   Operation 198 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_7 : Operation 199 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i8 %out_nodes_features_skip_concat_bias_V_14_addr" [GAT_compute.cpp:39]   --->   Operation 199 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln39"   --->   Operation 200 'getelementptr' 'out_nodes_features_skip_concat_bias_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr" [GAT_compute.cpp:39]   --->   Operation 201 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_16_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_16, i64 0, i64 %zext_ln39"   --->   Operation 202 'getelementptr' 'out_nodes_features_skip_concat_bias_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_16_load = load i8 %out_nodes_features_skip_concat_bias_V_16_addr" [GAT_compute.cpp:39]   --->   Operation 203 'load' 'out_nodes_features_skip_concat_bias_V_16_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_17_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_17, i64 0, i64 %zext_ln39"   --->   Operation 204 'getelementptr' 'out_nodes_features_skip_concat_bias_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_17_load = load i8 %out_nodes_features_skip_concat_bias_V_17_addr" [GAT_compute.cpp:39]   --->   Operation 205 'load' 'out_nodes_features_skip_concat_bias_V_17_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_15_addr = getelementptr i28 %linear_proj_weight_V_15, i64 0, i64 %zext_ln1171_3"   --->   Operation 206 'getelementptr' 'linear_proj_weight_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_16_addr = getelementptr i28 %linear_proj_weight_V_16, i64 0, i64 %zext_ln1171_3"   --->   Operation 207 'getelementptr' 'linear_proj_weight_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_17_addr = getelementptr i28 %linear_proj_weight_V_17, i64 0, i64 %zext_ln1171_3"   --->   Operation 208 'getelementptr' 'linear_proj_weight_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln737_92 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_100, i18 0"   --->   Operation 209 'bitconcatenate' 'shl_ln737_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.95ns)   --->   "%add_ln1245_96 = add i46 %shl_ln737_92, i46 %mul_ln1171_99"   --->   Operation 210 'add' 'add_ln1245_96' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_96, i32 18, i32 45"   --->   Operation 211 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln737_93 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_101, i18 0"   --->   Operation 212 'bitconcatenate' 'shl_ln737_93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.95ns)   --->   "%add_ln1245_97 = add i46 %shl_ln737_93, i46 %mul_ln1171_100"   --->   Operation 213 'add' 'add_ln1245_97' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_97, i32 18, i32 45"   --->   Operation 214 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln737_94 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_102, i18 0"   --->   Operation 215 'bitconcatenate' 'shl_ln737_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.95ns)   --->   "%add_ln1245_98 = add i46 %shl_ln737_94, i46 %mul_ln1171_101"   --->   Operation 216 'add' 'add_ln1245_98' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i28 %linear_proj_weight_V_9_load"   --->   Operation 217 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (2.87ns)   --->   "%mul_ln1171_102 = mul i46 %sext_ln1171_102, i46 %sext_ln39_9"   --->   Operation 218 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_98, i32 18, i32 45"   --->   Operation 219 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i28 %linear_proj_weight_V_10_load"   --->   Operation 220 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (2.87ns)   --->   "%mul_ln1171_103 = mul i46 %sext_ln1171_103, i46 %sext_ln39_10"   --->   Operation 221 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i28 %linear_proj_weight_V_11_load"   --->   Operation 222 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (2.87ns)   --->   "%mul_ln1171_104 = mul i46 %sext_ln1171_104, i46 %sext_ln39_11"   --->   Operation 223 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_12_load = load i9 %linear_proj_weight_V_12_addr"   --->   Operation 224 'load' 'linear_proj_weight_V_12_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 225 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_13_load = load i9 %linear_proj_weight_V_13_addr"   --->   Operation 225 'load' 'linear_proj_weight_V_13_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 226 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_14_load = load i9 %linear_proj_weight_V_14_addr"   --->   Operation 226 'load' 'linear_proj_weight_V_14_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 227 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_15_load = load i9 %linear_proj_weight_V_15_addr"   --->   Operation 227 'load' 'linear_proj_weight_V_15_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 228 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_16_load = load i9 %linear_proj_weight_V_16_addr"   --->   Operation 228 'load' 'linear_proj_weight_V_16_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 229 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_17_load = load i9 %linear_proj_weight_V_17_addr"   --->   Operation 229 'load' 'linear_proj_weight_V_17_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 8 <SV = 7> <Delay = 2.87>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln39_12 = sext i28 %out_nodes_features_skip_concat_bias_V_12_load" [GAT_compute.cpp:39]   --->   Operation 230 'sext' 'sext_ln39_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln39_13 = sext i28 %out_nodes_features_skip_concat_bias_V_13_load" [GAT_compute.cpp:39]   --->   Operation 231 'sext' 'sext_ln39_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln39_14 = sext i28 %out_nodes_features_skip_concat_bias_V_14_load" [GAT_compute.cpp:39]   --->   Operation 232 'sext' 'sext_ln39_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i8 %out_nodes_features_skip_concat_bias_V_15_addr" [GAT_compute.cpp:39]   --->   Operation 233 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 234 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_16_load = load i8 %out_nodes_features_skip_concat_bias_V_16_addr" [GAT_compute.cpp:39]   --->   Operation 234 'load' 'out_nodes_features_skip_concat_bias_V_16_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 235 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_17_load = load i8 %out_nodes_features_skip_concat_bias_V_17_addr" [GAT_compute.cpp:39]   --->   Operation 235 'load' 'out_nodes_features_skip_concat_bias_V_17_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_18_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_18, i64 0, i64 %zext_ln39"   --->   Operation 236 'getelementptr' 'out_nodes_features_skip_concat_bias_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_18_load = load i8 %out_nodes_features_skip_concat_bias_V_18_addr" [GAT_compute.cpp:39]   --->   Operation 237 'load' 'out_nodes_features_skip_concat_bias_V_18_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_19_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_19, i64 0, i64 %zext_ln39"   --->   Operation 238 'getelementptr' 'out_nodes_features_skip_concat_bias_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_19_load = load i8 %out_nodes_features_skip_concat_bias_V_19_addr" [GAT_compute.cpp:39]   --->   Operation 239 'load' 'out_nodes_features_skip_concat_bias_V_19_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_20_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_20, i64 0, i64 %zext_ln39"   --->   Operation 240 'getelementptr' 'out_nodes_features_skip_concat_bias_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_20_load = load i8 %out_nodes_features_skip_concat_bias_V_20_addr" [GAT_compute.cpp:39]   --->   Operation 241 'load' 'out_nodes_features_skip_concat_bias_V_20_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_18_addr = getelementptr i28 %linear_proj_weight_V_18, i64 0, i64 %zext_ln1171_3"   --->   Operation 242 'getelementptr' 'linear_proj_weight_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_19_addr = getelementptr i28 %linear_proj_weight_V_19, i64 0, i64 %zext_ln1171_3"   --->   Operation 243 'getelementptr' 'linear_proj_weight_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_20_addr = getelementptr i28 %linear_proj_weight_V_20, i64 0, i64 %zext_ln1171_3"   --->   Operation 244 'getelementptr' 'linear_proj_weight_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln737_95 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_103, i18 0"   --->   Operation 245 'bitconcatenate' 'shl_ln737_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.95ns)   --->   "%add_ln1245_99 = add i46 %shl_ln737_95, i46 %mul_ln1171_102"   --->   Operation 246 'add' 'add_ln1245_99' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_99, i32 18, i32 45"   --->   Operation 247 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln737_96 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_104, i18 0"   --->   Operation 248 'bitconcatenate' 'shl_ln737_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.95ns)   --->   "%add_ln1245_100 = add i46 %shl_ln737_96, i46 %mul_ln1171_103"   --->   Operation 249 'add' 'add_ln1245_100' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_100, i32 18, i32 45"   --->   Operation 250 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln737_97 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_105, i18 0"   --->   Operation 251 'bitconcatenate' 'shl_ln737_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.95ns)   --->   "%add_ln1245_101 = add i46 %shl_ln737_97, i46 %mul_ln1171_104"   --->   Operation 252 'add' 'add_ln1245_101' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i28 %linear_proj_weight_V_12_load"   --->   Operation 253 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (2.87ns)   --->   "%mul_ln1171_105 = mul i46 %sext_ln1171_105, i46 %sext_ln39_12"   --->   Operation 254 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_101, i32 18, i32 45"   --->   Operation 255 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i28 %linear_proj_weight_V_13_load"   --->   Operation 256 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (2.87ns)   --->   "%mul_ln1171_106 = mul i46 %sext_ln1171_106, i46 %sext_ln39_13"   --->   Operation 257 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i28 %linear_proj_weight_V_14_load"   --->   Operation 258 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (2.87ns)   --->   "%mul_ln1171_107 = mul i46 %sext_ln1171_107, i46 %sext_ln39_14"   --->   Operation 259 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_15_load = load i9 %linear_proj_weight_V_15_addr"   --->   Operation 260 'load' 'linear_proj_weight_V_15_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 261 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_16_load = load i9 %linear_proj_weight_V_16_addr"   --->   Operation 261 'load' 'linear_proj_weight_V_16_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 262 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_17_load = load i9 %linear_proj_weight_V_17_addr"   --->   Operation 262 'load' 'linear_proj_weight_V_17_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 263 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_18_load = load i9 %linear_proj_weight_V_18_addr"   --->   Operation 263 'load' 'linear_proj_weight_V_18_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 264 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_19_load = load i9 %linear_proj_weight_V_19_addr"   --->   Operation 264 'load' 'linear_proj_weight_V_19_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 265 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_20_load = load i9 %linear_proj_weight_V_20_addr"   --->   Operation 265 'load' 'linear_proj_weight_V_20_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 9 <SV = 8> <Delay = 2.87>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln39_15 = sext i28 %out_nodes_features_skip_concat_bias_V_15_load" [GAT_compute.cpp:39]   --->   Operation 266 'sext' 'sext_ln39_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln39_16 = sext i28 %out_nodes_features_skip_concat_bias_V_16_load" [GAT_compute.cpp:39]   --->   Operation 267 'sext' 'sext_ln39_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln39_17 = sext i28 %out_nodes_features_skip_concat_bias_V_17_load" [GAT_compute.cpp:39]   --->   Operation 268 'sext' 'sext_ln39_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_18_load = load i8 %out_nodes_features_skip_concat_bias_V_18_addr" [GAT_compute.cpp:39]   --->   Operation 269 'load' 'out_nodes_features_skip_concat_bias_V_18_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 270 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_19_load = load i8 %out_nodes_features_skip_concat_bias_V_19_addr" [GAT_compute.cpp:39]   --->   Operation 270 'load' 'out_nodes_features_skip_concat_bias_V_19_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 271 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_20_load = load i8 %out_nodes_features_skip_concat_bias_V_20_addr" [GAT_compute.cpp:39]   --->   Operation 271 'load' 'out_nodes_features_skip_concat_bias_V_20_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_21_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_21, i64 0, i64 %zext_ln39"   --->   Operation 272 'getelementptr' 'out_nodes_features_skip_concat_bias_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_21_load = load i8 %out_nodes_features_skip_concat_bias_V_21_addr" [GAT_compute.cpp:39]   --->   Operation 273 'load' 'out_nodes_features_skip_concat_bias_V_21_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_22_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_22, i64 0, i64 %zext_ln39"   --->   Operation 274 'getelementptr' 'out_nodes_features_skip_concat_bias_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_22_load = load i8 %out_nodes_features_skip_concat_bias_V_22_addr" [GAT_compute.cpp:39]   --->   Operation 275 'load' 'out_nodes_features_skip_concat_bias_V_22_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_23_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_23, i64 0, i64 %zext_ln39"   --->   Operation 276 'getelementptr' 'out_nodes_features_skip_concat_bias_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_23_load = load i8 %out_nodes_features_skip_concat_bias_V_23_addr" [GAT_compute.cpp:39]   --->   Operation 277 'load' 'out_nodes_features_skip_concat_bias_V_23_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_21_addr = getelementptr i28 %linear_proj_weight_V_21, i64 0, i64 %zext_ln1171_3"   --->   Operation 278 'getelementptr' 'linear_proj_weight_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_22_addr = getelementptr i28 %linear_proj_weight_V_22, i64 0, i64 %zext_ln1171_3"   --->   Operation 279 'getelementptr' 'linear_proj_weight_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_23_addr = getelementptr i28 %linear_proj_weight_V_23, i64 0, i64 %zext_ln1171_3"   --->   Operation 280 'getelementptr' 'linear_proj_weight_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln737_98 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_106, i18 0"   --->   Operation 281 'bitconcatenate' 'shl_ln737_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.95ns)   --->   "%add_ln1245_102 = add i46 %shl_ln737_98, i46 %mul_ln1171_105"   --->   Operation 282 'add' 'add_ln1245_102' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_102, i32 18, i32 45"   --->   Operation 283 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln737_99 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_107, i18 0"   --->   Operation 284 'bitconcatenate' 'shl_ln737_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.95ns)   --->   "%add_ln1245_103 = add i46 %shl_ln737_99, i46 %mul_ln1171_106"   --->   Operation 285 'add' 'add_ln1245_103' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_103, i32 18, i32 45"   --->   Operation 286 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln737_100 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_108, i18 0"   --->   Operation 287 'bitconcatenate' 'shl_ln737_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.95ns)   --->   "%add_ln1245_104 = add i46 %shl_ln737_100, i46 %mul_ln1171_107"   --->   Operation 288 'add' 'add_ln1245_104' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i28 %linear_proj_weight_V_15_load"   --->   Operation 289 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (2.87ns)   --->   "%mul_ln1171_108 = mul i46 %sext_ln1171_108, i46 %sext_ln39_15"   --->   Operation 290 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_104, i32 18, i32 45"   --->   Operation 291 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i28 %linear_proj_weight_V_16_load"   --->   Operation 292 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (2.87ns)   --->   "%mul_ln1171_109 = mul i46 %sext_ln1171_109, i46 %sext_ln39_16"   --->   Operation 293 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i28 %linear_proj_weight_V_17_load"   --->   Operation 294 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (2.87ns)   --->   "%mul_ln1171_110 = mul i46 %sext_ln1171_110, i46 %sext_ln39_17"   --->   Operation 295 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_18_load = load i9 %linear_proj_weight_V_18_addr"   --->   Operation 296 'load' 'linear_proj_weight_V_18_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 297 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_19_load = load i9 %linear_proj_weight_V_19_addr"   --->   Operation 297 'load' 'linear_proj_weight_V_19_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 298 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_20_load = load i9 %linear_proj_weight_V_20_addr"   --->   Operation 298 'load' 'linear_proj_weight_V_20_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 299 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_21_load = load i9 %linear_proj_weight_V_21_addr"   --->   Operation 299 'load' 'linear_proj_weight_V_21_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 300 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_22_load = load i9 %linear_proj_weight_V_22_addr"   --->   Operation 300 'load' 'linear_proj_weight_V_22_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 301 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_23_load = load i9 %linear_proj_weight_V_23_addr"   --->   Operation 301 'load' 'linear_proj_weight_V_23_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 10 <SV = 9> <Delay = 2.87>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln39_18 = sext i28 %out_nodes_features_skip_concat_bias_V_18_load" [GAT_compute.cpp:39]   --->   Operation 302 'sext' 'sext_ln39_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln39_19 = sext i28 %out_nodes_features_skip_concat_bias_V_19_load" [GAT_compute.cpp:39]   --->   Operation 303 'sext' 'sext_ln39_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln39_20 = sext i28 %out_nodes_features_skip_concat_bias_V_20_load" [GAT_compute.cpp:39]   --->   Operation 304 'sext' 'sext_ln39_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_21_load = load i8 %out_nodes_features_skip_concat_bias_V_21_addr" [GAT_compute.cpp:39]   --->   Operation 305 'load' 'out_nodes_features_skip_concat_bias_V_21_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_10 : Operation 306 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_22_load = load i8 %out_nodes_features_skip_concat_bias_V_22_addr" [GAT_compute.cpp:39]   --->   Operation 306 'load' 'out_nodes_features_skip_concat_bias_V_22_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_10 : Operation 307 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_23_load = load i8 %out_nodes_features_skip_concat_bias_V_23_addr" [GAT_compute.cpp:39]   --->   Operation 307 'load' 'out_nodes_features_skip_concat_bias_V_23_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_24_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_24, i64 0, i64 %zext_ln39"   --->   Operation 308 'getelementptr' 'out_nodes_features_skip_concat_bias_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_24_load = load i8 %out_nodes_features_skip_concat_bias_V_24_addr" [GAT_compute.cpp:39]   --->   Operation 309 'load' 'out_nodes_features_skip_concat_bias_V_24_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_25_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_25, i64 0, i64 %zext_ln39"   --->   Operation 310 'getelementptr' 'out_nodes_features_skip_concat_bias_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_25_load = load i8 %out_nodes_features_skip_concat_bias_V_25_addr" [GAT_compute.cpp:39]   --->   Operation 311 'load' 'out_nodes_features_skip_concat_bias_V_25_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_26_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_26, i64 0, i64 %zext_ln39"   --->   Operation 312 'getelementptr' 'out_nodes_features_skip_concat_bias_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_26_load = load i8 %out_nodes_features_skip_concat_bias_V_26_addr" [GAT_compute.cpp:39]   --->   Operation 313 'load' 'out_nodes_features_skip_concat_bias_V_26_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_24_addr = getelementptr i28 %linear_proj_weight_V_24, i64 0, i64 %zext_ln1171_3"   --->   Operation 314 'getelementptr' 'linear_proj_weight_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_25_addr = getelementptr i28 %linear_proj_weight_V_25, i64 0, i64 %zext_ln1171_3"   --->   Operation 315 'getelementptr' 'linear_proj_weight_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_26_addr = getelementptr i28 %linear_proj_weight_V_26, i64 0, i64 %zext_ln1171_3"   --->   Operation 316 'getelementptr' 'linear_proj_weight_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln737_101 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_109, i18 0"   --->   Operation 317 'bitconcatenate' 'shl_ln737_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.95ns)   --->   "%add_ln1245_105 = add i46 %shl_ln737_101, i46 %mul_ln1171_108"   --->   Operation 318 'add' 'add_ln1245_105' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_105, i32 18, i32 45"   --->   Operation 319 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln737_102 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_110, i18 0"   --->   Operation 320 'bitconcatenate' 'shl_ln737_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.95ns)   --->   "%add_ln1245_106 = add i46 %shl_ln737_102, i46 %mul_ln1171_109"   --->   Operation 321 'add' 'add_ln1245_106' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_106, i32 18, i32 45"   --->   Operation 322 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln737_103 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_111, i18 0"   --->   Operation 323 'bitconcatenate' 'shl_ln737_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.95ns)   --->   "%add_ln1245_107 = add i46 %shl_ln737_103, i46 %mul_ln1171_110"   --->   Operation 324 'add' 'add_ln1245_107' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i28 %linear_proj_weight_V_18_load"   --->   Operation 325 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (2.87ns)   --->   "%mul_ln1171_111 = mul i46 %sext_ln1171_111, i46 %sext_ln39_18"   --->   Operation 326 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_107, i32 18, i32 45"   --->   Operation 327 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i28 %linear_proj_weight_V_19_load"   --->   Operation 328 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (2.87ns)   --->   "%mul_ln1171_112 = mul i46 %sext_ln1171_112, i46 %sext_ln39_19"   --->   Operation 329 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i28 %linear_proj_weight_V_20_load"   --->   Operation 330 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (2.87ns)   --->   "%mul_ln1171_113 = mul i46 %sext_ln1171_113, i46 %sext_ln39_20"   --->   Operation 331 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 332 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_21_load = load i9 %linear_proj_weight_V_21_addr"   --->   Operation 332 'load' 'linear_proj_weight_V_21_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 333 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_22_load = load i9 %linear_proj_weight_V_22_addr"   --->   Operation 333 'load' 'linear_proj_weight_V_22_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 334 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_23_load = load i9 %linear_proj_weight_V_23_addr"   --->   Operation 334 'load' 'linear_proj_weight_V_23_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 335 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_24_load = load i9 %linear_proj_weight_V_24_addr"   --->   Operation 335 'load' 'linear_proj_weight_V_24_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 336 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_25_load = load i9 %linear_proj_weight_V_25_addr"   --->   Operation 336 'load' 'linear_proj_weight_V_25_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 337 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_26_load = load i9 %linear_proj_weight_V_26_addr"   --->   Operation 337 'load' 'linear_proj_weight_V_26_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 11 <SV = 10> <Delay = 2.87>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln39_21 = sext i28 %out_nodes_features_skip_concat_bias_V_21_load" [GAT_compute.cpp:39]   --->   Operation 338 'sext' 'sext_ln39_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln39_22 = sext i28 %out_nodes_features_skip_concat_bias_V_22_load" [GAT_compute.cpp:39]   --->   Operation 339 'sext' 'sext_ln39_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln39_23 = sext i28 %out_nodes_features_skip_concat_bias_V_23_load" [GAT_compute.cpp:39]   --->   Operation 340 'sext' 'sext_ln39_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 341 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_24_load = load i8 %out_nodes_features_skip_concat_bias_V_24_addr" [GAT_compute.cpp:39]   --->   Operation 341 'load' 'out_nodes_features_skip_concat_bias_V_24_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_11 : Operation 342 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_25_load = load i8 %out_nodes_features_skip_concat_bias_V_25_addr" [GAT_compute.cpp:39]   --->   Operation 342 'load' 'out_nodes_features_skip_concat_bias_V_25_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_11 : Operation 343 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_26_load = load i8 %out_nodes_features_skip_concat_bias_V_26_addr" [GAT_compute.cpp:39]   --->   Operation 343 'load' 'out_nodes_features_skip_concat_bias_V_26_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_27_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_27, i64 0, i64 %zext_ln39"   --->   Operation 344 'getelementptr' 'out_nodes_features_skip_concat_bias_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_27_load = load i8 %out_nodes_features_skip_concat_bias_V_27_addr" [GAT_compute.cpp:39]   --->   Operation 345 'load' 'out_nodes_features_skip_concat_bias_V_27_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_28_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_28, i64 0, i64 %zext_ln39"   --->   Operation 346 'getelementptr' 'out_nodes_features_skip_concat_bias_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_28_load = load i8 %out_nodes_features_skip_concat_bias_V_28_addr" [GAT_compute.cpp:39]   --->   Operation 347 'load' 'out_nodes_features_skip_concat_bias_V_28_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_29_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_29, i64 0, i64 %zext_ln39"   --->   Operation 348 'getelementptr' 'out_nodes_features_skip_concat_bias_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 349 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_29_load = load i8 %out_nodes_features_skip_concat_bias_V_29_addr" [GAT_compute.cpp:39]   --->   Operation 349 'load' 'out_nodes_features_skip_concat_bias_V_29_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_27_addr = getelementptr i28 %linear_proj_weight_V_27, i64 0, i64 %zext_ln1171_3"   --->   Operation 350 'getelementptr' 'linear_proj_weight_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_28_addr = getelementptr i28 %linear_proj_weight_V_28, i64 0, i64 %zext_ln1171_3"   --->   Operation 351 'getelementptr' 'linear_proj_weight_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_29_addr = getelementptr i28 %linear_proj_weight_V_29, i64 0, i64 %zext_ln1171_3"   --->   Operation 352 'getelementptr' 'linear_proj_weight_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln737_104 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_112, i18 0"   --->   Operation 353 'bitconcatenate' 'shl_ln737_104' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.95ns)   --->   "%add_ln1245_108 = add i46 %shl_ln737_104, i46 %mul_ln1171_111"   --->   Operation 354 'add' 'add_ln1245_108' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_108, i32 18, i32 45"   --->   Operation 355 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln737_105 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_113, i18 0"   --->   Operation 356 'bitconcatenate' 'shl_ln737_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.95ns)   --->   "%add_ln1245_109 = add i46 %shl_ln737_105, i46 %mul_ln1171_112"   --->   Operation 357 'add' 'add_ln1245_109' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_109, i32 18, i32 45"   --->   Operation 358 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln737_106 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_114, i18 0"   --->   Operation 359 'bitconcatenate' 'shl_ln737_106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.95ns)   --->   "%add_ln1245_110 = add i46 %shl_ln737_106, i46 %mul_ln1171_113"   --->   Operation 360 'add' 'add_ln1245_110' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i28 %linear_proj_weight_V_21_load"   --->   Operation 361 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (2.87ns)   --->   "%mul_ln1171_114 = mul i46 %sext_ln1171_114, i46 %sext_ln39_21"   --->   Operation 362 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_110, i32 18, i32 45"   --->   Operation 363 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i28 %linear_proj_weight_V_22_load"   --->   Operation 364 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (2.87ns)   --->   "%mul_ln1171_115 = mul i46 %sext_ln1171_115, i46 %sext_ln39_22"   --->   Operation 365 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i28 %linear_proj_weight_V_23_load"   --->   Operation 366 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (2.87ns)   --->   "%mul_ln1171_116 = mul i46 %sext_ln1171_116, i46 %sext_ln39_23"   --->   Operation 367 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_24_load = load i9 %linear_proj_weight_V_24_addr"   --->   Operation 368 'load' 'linear_proj_weight_V_24_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 369 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_25_load = load i9 %linear_proj_weight_V_25_addr"   --->   Operation 369 'load' 'linear_proj_weight_V_25_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 370 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_26_load = load i9 %linear_proj_weight_V_26_addr"   --->   Operation 370 'load' 'linear_proj_weight_V_26_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 371 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_27_load = load i9 %linear_proj_weight_V_27_addr"   --->   Operation 371 'load' 'linear_proj_weight_V_27_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 372 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_28_load = load i9 %linear_proj_weight_V_28_addr"   --->   Operation 372 'load' 'linear_proj_weight_V_28_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 373 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_29_load = load i9 %linear_proj_weight_V_29_addr"   --->   Operation 373 'load' 'linear_proj_weight_V_29_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 12 <SV = 11> <Delay = 2.87>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln39_24 = sext i28 %out_nodes_features_skip_concat_bias_V_24_load" [GAT_compute.cpp:39]   --->   Operation 374 'sext' 'sext_ln39_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln39_25 = sext i28 %out_nodes_features_skip_concat_bias_V_25_load" [GAT_compute.cpp:39]   --->   Operation 375 'sext' 'sext_ln39_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln39_26 = sext i28 %out_nodes_features_skip_concat_bias_V_26_load" [GAT_compute.cpp:39]   --->   Operation 376 'sext' 'sext_ln39_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_27_load = load i8 %out_nodes_features_skip_concat_bias_V_27_addr" [GAT_compute.cpp:39]   --->   Operation 377 'load' 'out_nodes_features_skip_concat_bias_V_27_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_12 : Operation 378 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_28_load = load i8 %out_nodes_features_skip_concat_bias_V_28_addr" [GAT_compute.cpp:39]   --->   Operation 378 'load' 'out_nodes_features_skip_concat_bias_V_28_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_12 : Operation 379 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_29_load = load i8 %out_nodes_features_skip_concat_bias_V_29_addr" [GAT_compute.cpp:39]   --->   Operation 379 'load' 'out_nodes_features_skip_concat_bias_V_29_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_30_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_30, i64 0, i64 %zext_ln39"   --->   Operation 380 'getelementptr' 'out_nodes_features_skip_concat_bias_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_30_load = load i8 %out_nodes_features_skip_concat_bias_V_30_addr" [GAT_compute.cpp:39]   --->   Operation 381 'load' 'out_nodes_features_skip_concat_bias_V_30_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_31_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_31, i64 0, i64 %zext_ln39"   --->   Operation 382 'getelementptr' 'out_nodes_features_skip_concat_bias_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_31_load = load i8 %out_nodes_features_skip_concat_bias_V_31_addr" [GAT_compute.cpp:39]   --->   Operation 383 'load' 'out_nodes_features_skip_concat_bias_V_31_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_32_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_32, i64 0, i64 %zext_ln39"   --->   Operation 384 'getelementptr' 'out_nodes_features_skip_concat_bias_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_32_load = load i8 %out_nodes_features_skip_concat_bias_V_32_addr" [GAT_compute.cpp:39]   --->   Operation 385 'load' 'out_nodes_features_skip_concat_bias_V_32_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_30_addr = getelementptr i28 %linear_proj_weight_V_30, i64 0, i64 %zext_ln1171_3"   --->   Operation 386 'getelementptr' 'linear_proj_weight_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_31_addr = getelementptr i28 %linear_proj_weight_V_31, i64 0, i64 %zext_ln1171_3"   --->   Operation 387 'getelementptr' 'linear_proj_weight_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_32_addr = getelementptr i28 %linear_proj_weight_V_32, i64 0, i64 %zext_ln1171_3"   --->   Operation 388 'getelementptr' 'linear_proj_weight_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%shl_ln737_107 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_115, i18 0"   --->   Operation 389 'bitconcatenate' 'shl_ln737_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.95ns)   --->   "%add_ln1245_111 = add i46 %shl_ln737_107, i46 %mul_ln1171_114"   --->   Operation 390 'add' 'add_ln1245_111' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_111, i32 18, i32 45"   --->   Operation 391 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln737_108 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_116, i18 0"   --->   Operation 392 'bitconcatenate' 'shl_ln737_108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.95ns)   --->   "%add_ln1245_112 = add i46 %shl_ln737_108, i46 %mul_ln1171_115"   --->   Operation 393 'add' 'add_ln1245_112' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_112, i32 18, i32 45"   --->   Operation 394 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln737_109 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_117, i18 0"   --->   Operation 395 'bitconcatenate' 'shl_ln737_109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.95ns)   --->   "%add_ln1245_113 = add i46 %shl_ln737_109, i46 %mul_ln1171_116"   --->   Operation 396 'add' 'add_ln1245_113' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i28 %linear_proj_weight_V_24_load"   --->   Operation 397 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (2.87ns)   --->   "%mul_ln1171_117 = mul i46 %sext_ln1171_117, i46 %sext_ln39_24"   --->   Operation 398 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_113, i32 18, i32 45"   --->   Operation 399 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i28 %linear_proj_weight_V_25_load"   --->   Operation 400 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 401 [1/1] (2.87ns)   --->   "%mul_ln1171_118 = mul i46 %sext_ln1171_118, i46 %sext_ln39_25"   --->   Operation 401 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i28 %linear_proj_weight_V_26_load"   --->   Operation 402 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 403 [1/1] (2.87ns)   --->   "%mul_ln1171_119 = mul i46 %sext_ln1171_119, i46 %sext_ln39_26"   --->   Operation 403 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_27_load = load i9 %linear_proj_weight_V_27_addr"   --->   Operation 404 'load' 'linear_proj_weight_V_27_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 405 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_28_load = load i9 %linear_proj_weight_V_28_addr"   --->   Operation 405 'load' 'linear_proj_weight_V_28_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 406 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_29_load = load i9 %linear_proj_weight_V_29_addr"   --->   Operation 406 'load' 'linear_proj_weight_V_29_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 407 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_30_load = load i9 %linear_proj_weight_V_30_addr"   --->   Operation 407 'load' 'linear_proj_weight_V_30_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 408 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_31_load = load i9 %linear_proj_weight_V_31_addr"   --->   Operation 408 'load' 'linear_proj_weight_V_31_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 409 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_32_load = load i9 %linear_proj_weight_V_32_addr"   --->   Operation 409 'load' 'linear_proj_weight_V_32_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 13 <SV = 12> <Delay = 2.87>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln39_27 = sext i28 %out_nodes_features_skip_concat_bias_V_27_load" [GAT_compute.cpp:39]   --->   Operation 410 'sext' 'sext_ln39_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln39_28 = sext i28 %out_nodes_features_skip_concat_bias_V_28_load" [GAT_compute.cpp:39]   --->   Operation 411 'sext' 'sext_ln39_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln39_29 = sext i28 %out_nodes_features_skip_concat_bias_V_29_load" [GAT_compute.cpp:39]   --->   Operation 412 'sext' 'sext_ln39_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 413 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_30_load = load i8 %out_nodes_features_skip_concat_bias_V_30_addr" [GAT_compute.cpp:39]   --->   Operation 413 'load' 'out_nodes_features_skip_concat_bias_V_30_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_13 : Operation 414 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_31_load = load i8 %out_nodes_features_skip_concat_bias_V_31_addr" [GAT_compute.cpp:39]   --->   Operation 414 'load' 'out_nodes_features_skip_concat_bias_V_31_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_13 : Operation 415 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_32_load = load i8 %out_nodes_features_skip_concat_bias_V_32_addr" [GAT_compute.cpp:39]   --->   Operation 415 'load' 'out_nodes_features_skip_concat_bias_V_32_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_33_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_33, i64 0, i64 %zext_ln39"   --->   Operation 416 'getelementptr' 'out_nodes_features_skip_concat_bias_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 417 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_33_load = load i8 %out_nodes_features_skip_concat_bias_V_33_addr" [GAT_compute.cpp:39]   --->   Operation 417 'load' 'out_nodes_features_skip_concat_bias_V_33_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_34_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_34, i64 0, i64 %zext_ln39"   --->   Operation 418 'getelementptr' 'out_nodes_features_skip_concat_bias_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 419 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_34_load = load i8 %out_nodes_features_skip_concat_bias_V_34_addr" [GAT_compute.cpp:39]   --->   Operation 419 'load' 'out_nodes_features_skip_concat_bias_V_34_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_35_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_35, i64 0, i64 %zext_ln39"   --->   Operation 420 'getelementptr' 'out_nodes_features_skip_concat_bias_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 421 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_35_load = load i8 %out_nodes_features_skip_concat_bias_V_35_addr" [GAT_compute.cpp:39]   --->   Operation 421 'load' 'out_nodes_features_skip_concat_bias_V_35_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_13 : Operation 422 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_33_addr = getelementptr i28 %linear_proj_weight_V_33, i64 0, i64 %zext_ln1171_3"   --->   Operation 422 'getelementptr' 'linear_proj_weight_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_34_addr = getelementptr i28 %linear_proj_weight_V_34, i64 0, i64 %zext_ln1171_3"   --->   Operation 423 'getelementptr' 'linear_proj_weight_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_35_addr = getelementptr i28 %linear_proj_weight_V_35, i64 0, i64 %zext_ln1171_3"   --->   Operation 424 'getelementptr' 'linear_proj_weight_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln737_110 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_118, i18 0"   --->   Operation 425 'bitconcatenate' 'shl_ln737_110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.95ns)   --->   "%add_ln1245_114 = add i46 %shl_ln737_110, i46 %mul_ln1171_117"   --->   Operation 426 'add' 'add_ln1245_114' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_114, i32 18, i32 45"   --->   Operation 427 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln737_111 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_119, i18 0"   --->   Operation 428 'bitconcatenate' 'shl_ln737_111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.95ns)   --->   "%add_ln1245_115 = add i46 %shl_ln737_111, i46 %mul_ln1171_118"   --->   Operation 429 'add' 'add_ln1245_115' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_115, i32 18, i32 45"   --->   Operation 430 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln737_112 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_120, i18 0"   --->   Operation 431 'bitconcatenate' 'shl_ln737_112' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (0.95ns)   --->   "%add_ln1245_116 = add i46 %shl_ln737_112, i46 %mul_ln1171_119"   --->   Operation 432 'add' 'add_ln1245_116' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i28 %linear_proj_weight_V_27_load"   --->   Operation 433 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 434 [1/1] (2.87ns)   --->   "%mul_ln1171_120 = mul i46 %sext_ln1171_120, i46 %sext_ln39_27"   --->   Operation 434 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_116, i32 18, i32 45"   --->   Operation 435 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i28 %linear_proj_weight_V_28_load"   --->   Operation 436 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 437 [1/1] (2.87ns)   --->   "%mul_ln1171_121 = mul i46 %sext_ln1171_121, i46 %sext_ln39_28"   --->   Operation 437 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i28 %linear_proj_weight_V_29_load"   --->   Operation 438 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 439 [1/1] (2.87ns)   --->   "%mul_ln1171_122 = mul i46 %sext_ln1171_122, i46 %sext_ln39_29"   --->   Operation 439 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_30_load = load i9 %linear_proj_weight_V_30_addr"   --->   Operation 440 'load' 'linear_proj_weight_V_30_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 441 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_31_load = load i9 %linear_proj_weight_V_31_addr"   --->   Operation 441 'load' 'linear_proj_weight_V_31_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 442 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_32_load = load i9 %linear_proj_weight_V_32_addr"   --->   Operation 442 'load' 'linear_proj_weight_V_32_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 443 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_33_load = load i9 %linear_proj_weight_V_33_addr"   --->   Operation 443 'load' 'linear_proj_weight_V_33_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 444 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_34_load = load i9 %linear_proj_weight_V_34_addr"   --->   Operation 444 'load' 'linear_proj_weight_V_34_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 445 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_35_load = load i9 %linear_proj_weight_V_35_addr"   --->   Operation 445 'load' 'linear_proj_weight_V_35_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 14 <SV = 13> <Delay = 2.87>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln39_30 = sext i28 %out_nodes_features_skip_concat_bias_V_30_load" [GAT_compute.cpp:39]   --->   Operation 446 'sext' 'sext_ln39_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln39_31 = sext i28 %out_nodes_features_skip_concat_bias_V_31_load" [GAT_compute.cpp:39]   --->   Operation 447 'sext' 'sext_ln39_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln39_32 = sext i28 %out_nodes_features_skip_concat_bias_V_32_load" [GAT_compute.cpp:39]   --->   Operation 448 'sext' 'sext_ln39_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_33_load = load i8 %out_nodes_features_skip_concat_bias_V_33_addr" [GAT_compute.cpp:39]   --->   Operation 449 'load' 'out_nodes_features_skip_concat_bias_V_33_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_14 : Operation 450 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_34_load = load i8 %out_nodes_features_skip_concat_bias_V_34_addr" [GAT_compute.cpp:39]   --->   Operation 450 'load' 'out_nodes_features_skip_concat_bias_V_34_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_14 : Operation 451 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_35_load = load i8 %out_nodes_features_skip_concat_bias_V_35_addr" [GAT_compute.cpp:39]   --->   Operation 451 'load' 'out_nodes_features_skip_concat_bias_V_35_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_36_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_36, i64 0, i64 %zext_ln39"   --->   Operation 452 'getelementptr' 'out_nodes_features_skip_concat_bias_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_36_load = load i8 %out_nodes_features_skip_concat_bias_V_36_addr" [GAT_compute.cpp:39]   --->   Operation 453 'load' 'out_nodes_features_skip_concat_bias_V_36_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_37_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_37, i64 0, i64 %zext_ln39"   --->   Operation 454 'getelementptr' 'out_nodes_features_skip_concat_bias_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_37_load = load i8 %out_nodes_features_skip_concat_bias_V_37_addr" [GAT_compute.cpp:39]   --->   Operation 455 'load' 'out_nodes_features_skip_concat_bias_V_37_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_38_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_38, i64 0, i64 %zext_ln39"   --->   Operation 456 'getelementptr' 'out_nodes_features_skip_concat_bias_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_38_load = load i8 %out_nodes_features_skip_concat_bias_V_38_addr" [GAT_compute.cpp:39]   --->   Operation 457 'load' 'out_nodes_features_skip_concat_bias_V_38_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_36_addr = getelementptr i28 %linear_proj_weight_V_36, i64 0, i64 %zext_ln1171_3"   --->   Operation 458 'getelementptr' 'linear_proj_weight_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_37_addr = getelementptr i28 %linear_proj_weight_V_37, i64 0, i64 %zext_ln1171_3"   --->   Operation 459 'getelementptr' 'linear_proj_weight_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_38_addr = getelementptr i28 %linear_proj_weight_V_38, i64 0, i64 %zext_ln1171_3"   --->   Operation 460 'getelementptr' 'linear_proj_weight_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln737_113 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_121, i18 0"   --->   Operation 461 'bitconcatenate' 'shl_ln737_113' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.95ns)   --->   "%add_ln1245_117 = add i46 %shl_ln737_113, i46 %mul_ln1171_120"   --->   Operation 462 'add' 'add_ln1245_117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_117, i32 18, i32 45"   --->   Operation 463 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln737_114 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_122, i18 0"   --->   Operation 464 'bitconcatenate' 'shl_ln737_114' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.95ns)   --->   "%add_ln1245_118 = add i46 %shl_ln737_114, i46 %mul_ln1171_121"   --->   Operation 465 'add' 'add_ln1245_118' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_118, i32 18, i32 45"   --->   Operation 466 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln737_115 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_123, i18 0"   --->   Operation 467 'bitconcatenate' 'shl_ln737_115' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.95ns)   --->   "%add_ln1245_119 = add i46 %shl_ln737_115, i46 %mul_ln1171_122"   --->   Operation 468 'add' 'add_ln1245_119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i28 %linear_proj_weight_V_30_load"   --->   Operation 469 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (2.87ns)   --->   "%mul_ln1171_123 = mul i46 %sext_ln1171_123, i46 %sext_ln39_30"   --->   Operation 470 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_119, i32 18, i32 45"   --->   Operation 471 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i28 %linear_proj_weight_V_31_load"   --->   Operation 472 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (2.87ns)   --->   "%mul_ln1171_124 = mul i46 %sext_ln1171_124, i46 %sext_ln39_31"   --->   Operation 473 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i28 %linear_proj_weight_V_32_load"   --->   Operation 474 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (2.87ns)   --->   "%mul_ln1171_125 = mul i46 %sext_ln1171_125, i46 %sext_ln39_32"   --->   Operation 475 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_33_load = load i9 %linear_proj_weight_V_33_addr"   --->   Operation 476 'load' 'linear_proj_weight_V_33_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 477 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_34_load = load i9 %linear_proj_weight_V_34_addr"   --->   Operation 477 'load' 'linear_proj_weight_V_34_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 478 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_35_load = load i9 %linear_proj_weight_V_35_addr"   --->   Operation 478 'load' 'linear_proj_weight_V_35_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 479 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_36_load = load i9 %linear_proj_weight_V_36_addr"   --->   Operation 479 'load' 'linear_proj_weight_V_36_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 480 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_37_load = load i9 %linear_proj_weight_V_37_addr"   --->   Operation 480 'load' 'linear_proj_weight_V_37_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 481 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_38_load = load i9 %linear_proj_weight_V_38_addr"   --->   Operation 481 'load' 'linear_proj_weight_V_38_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 15 <SV = 14> <Delay = 2.87>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln39_33 = sext i28 %out_nodes_features_skip_concat_bias_V_33_load" [GAT_compute.cpp:39]   --->   Operation 482 'sext' 'sext_ln39_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln39_34 = sext i28 %out_nodes_features_skip_concat_bias_V_34_load" [GAT_compute.cpp:39]   --->   Operation 483 'sext' 'sext_ln39_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln39_35 = sext i28 %out_nodes_features_skip_concat_bias_V_35_load" [GAT_compute.cpp:39]   --->   Operation 484 'sext' 'sext_ln39_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_36_load = load i8 %out_nodes_features_skip_concat_bias_V_36_addr" [GAT_compute.cpp:39]   --->   Operation 485 'load' 'out_nodes_features_skip_concat_bias_V_36_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_15 : Operation 486 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_37_load = load i8 %out_nodes_features_skip_concat_bias_V_37_addr" [GAT_compute.cpp:39]   --->   Operation 486 'load' 'out_nodes_features_skip_concat_bias_V_37_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_15 : Operation 487 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_38_load = load i8 %out_nodes_features_skip_concat_bias_V_38_addr" [GAT_compute.cpp:39]   --->   Operation 487 'load' 'out_nodes_features_skip_concat_bias_V_38_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_39_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_39, i64 0, i64 %zext_ln39"   --->   Operation 488 'getelementptr' 'out_nodes_features_skip_concat_bias_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_39_load = load i8 %out_nodes_features_skip_concat_bias_V_39_addr" [GAT_compute.cpp:39]   --->   Operation 489 'load' 'out_nodes_features_skip_concat_bias_V_39_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_40_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_40, i64 0, i64 %zext_ln39"   --->   Operation 490 'getelementptr' 'out_nodes_features_skip_concat_bias_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_40_load = load i8 %out_nodes_features_skip_concat_bias_V_40_addr" [GAT_compute.cpp:39]   --->   Operation 491 'load' 'out_nodes_features_skip_concat_bias_V_40_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_41_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_41, i64 0, i64 %zext_ln39"   --->   Operation 492 'getelementptr' 'out_nodes_features_skip_concat_bias_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_41_load = load i8 %out_nodes_features_skip_concat_bias_V_41_addr" [GAT_compute.cpp:39]   --->   Operation 493 'load' 'out_nodes_features_skip_concat_bias_V_41_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_39_addr = getelementptr i28 %linear_proj_weight_V_39, i64 0, i64 %zext_ln1171_3"   --->   Operation 494 'getelementptr' 'linear_proj_weight_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_40_addr = getelementptr i28 %linear_proj_weight_V_40, i64 0, i64 %zext_ln1171_3"   --->   Operation 495 'getelementptr' 'linear_proj_weight_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_41_addr = getelementptr i28 %linear_proj_weight_V_41, i64 0, i64 %zext_ln1171_3"   --->   Operation 496 'getelementptr' 'linear_proj_weight_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln737_116 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_124, i18 0"   --->   Operation 497 'bitconcatenate' 'shl_ln737_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.95ns)   --->   "%add_ln1245_120 = add i46 %shl_ln737_116, i46 %mul_ln1171_123"   --->   Operation 498 'add' 'add_ln1245_120' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_120, i32 18, i32 45"   --->   Operation 499 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln737_117 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_125, i18 0"   --->   Operation 500 'bitconcatenate' 'shl_ln737_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.95ns)   --->   "%add_ln1245_121 = add i46 %shl_ln737_117, i46 %mul_ln1171_124"   --->   Operation 501 'add' 'add_ln1245_121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_121, i32 18, i32 45"   --->   Operation 502 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln737_118 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_126, i18 0"   --->   Operation 503 'bitconcatenate' 'shl_ln737_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.95ns)   --->   "%add_ln1245_122 = add i46 %shl_ln737_118, i46 %mul_ln1171_125"   --->   Operation 504 'add' 'add_ln1245_122' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i28 %linear_proj_weight_V_33_load"   --->   Operation 505 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (2.87ns)   --->   "%mul_ln1171_126 = mul i46 %sext_ln1171_126, i46 %sext_ln39_33"   --->   Operation 506 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_122, i32 18, i32 45"   --->   Operation 507 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i28 %linear_proj_weight_V_34_load"   --->   Operation 508 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (2.87ns)   --->   "%mul_ln1171_127 = mul i46 %sext_ln1171_127, i46 %sext_ln39_34"   --->   Operation 509 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i28 %linear_proj_weight_V_35_load"   --->   Operation 510 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 511 [1/1] (2.87ns)   --->   "%mul_ln1171_128 = mul i46 %sext_ln1171_128, i46 %sext_ln39_35"   --->   Operation 511 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_36_load = load i9 %linear_proj_weight_V_36_addr"   --->   Operation 512 'load' 'linear_proj_weight_V_36_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 513 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_37_load = load i9 %linear_proj_weight_V_37_addr"   --->   Operation 513 'load' 'linear_proj_weight_V_37_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 514 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_38_load = load i9 %linear_proj_weight_V_38_addr"   --->   Operation 514 'load' 'linear_proj_weight_V_38_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 515 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_39_load = load i9 %linear_proj_weight_V_39_addr"   --->   Operation 515 'load' 'linear_proj_weight_V_39_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 516 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_40_load = load i9 %linear_proj_weight_V_40_addr"   --->   Operation 516 'load' 'linear_proj_weight_V_40_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 517 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_41_load = load i9 %linear_proj_weight_V_41_addr"   --->   Operation 517 'load' 'linear_proj_weight_V_41_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 16 <SV = 15> <Delay = 2.87>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln39_36 = sext i28 %out_nodes_features_skip_concat_bias_V_36_load" [GAT_compute.cpp:39]   --->   Operation 518 'sext' 'sext_ln39_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln39_37 = sext i28 %out_nodes_features_skip_concat_bias_V_37_load" [GAT_compute.cpp:39]   --->   Operation 519 'sext' 'sext_ln39_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln39_38 = sext i28 %out_nodes_features_skip_concat_bias_V_38_load" [GAT_compute.cpp:39]   --->   Operation 520 'sext' 'sext_ln39_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 521 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_39_load = load i8 %out_nodes_features_skip_concat_bias_V_39_addr" [GAT_compute.cpp:39]   --->   Operation 521 'load' 'out_nodes_features_skip_concat_bias_V_39_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_16 : Operation 522 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_40_load = load i8 %out_nodes_features_skip_concat_bias_V_40_addr" [GAT_compute.cpp:39]   --->   Operation 522 'load' 'out_nodes_features_skip_concat_bias_V_40_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_16 : Operation 523 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_41_load = load i8 %out_nodes_features_skip_concat_bias_V_41_addr" [GAT_compute.cpp:39]   --->   Operation 523 'load' 'out_nodes_features_skip_concat_bias_V_41_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_42_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_42, i64 0, i64 %zext_ln39"   --->   Operation 524 'getelementptr' 'out_nodes_features_skip_concat_bias_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 525 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_42_load = load i8 %out_nodes_features_skip_concat_bias_V_42_addr" [GAT_compute.cpp:39]   --->   Operation 525 'load' 'out_nodes_features_skip_concat_bias_V_42_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_43_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_43, i64 0, i64 %zext_ln39"   --->   Operation 526 'getelementptr' 'out_nodes_features_skip_concat_bias_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 527 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_43_load = load i8 %out_nodes_features_skip_concat_bias_V_43_addr" [GAT_compute.cpp:39]   --->   Operation 527 'load' 'out_nodes_features_skip_concat_bias_V_43_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_44_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_44, i64 0, i64 %zext_ln39"   --->   Operation 528 'getelementptr' 'out_nodes_features_skip_concat_bias_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_44_load = load i8 %out_nodes_features_skip_concat_bias_V_44_addr" [GAT_compute.cpp:39]   --->   Operation 529 'load' 'out_nodes_features_skip_concat_bias_V_44_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_42_addr = getelementptr i28 %linear_proj_weight_V_42, i64 0, i64 %zext_ln1171_3"   --->   Operation 530 'getelementptr' 'linear_proj_weight_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_43_addr = getelementptr i28 %linear_proj_weight_V_43, i64 0, i64 %zext_ln1171_3"   --->   Operation 531 'getelementptr' 'linear_proj_weight_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_44_addr = getelementptr i28 %linear_proj_weight_V_44, i64 0, i64 %zext_ln1171_3"   --->   Operation 532 'getelementptr' 'linear_proj_weight_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 533 [1/1] (0.00ns)   --->   "%shl_ln737_119 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_127, i18 0"   --->   Operation 533 'bitconcatenate' 'shl_ln737_119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (0.95ns)   --->   "%add_ln1245_123 = add i46 %shl_ln737_119, i46 %mul_ln1171_126"   --->   Operation 534 'add' 'add_ln1245_123' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_123, i32 18, i32 45"   --->   Operation 535 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln737_120 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_128, i18 0"   --->   Operation 536 'bitconcatenate' 'shl_ln737_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (0.95ns)   --->   "%add_ln1245_124 = add i46 %shl_ln737_120, i46 %mul_ln1171_127"   --->   Operation 537 'add' 'add_ln1245_124' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_124, i32 18, i32 45"   --->   Operation 538 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%shl_ln737_121 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_129, i18 0"   --->   Operation 539 'bitconcatenate' 'shl_ln737_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (0.95ns)   --->   "%add_ln1245_125 = add i46 %shl_ln737_121, i46 %mul_ln1171_128"   --->   Operation 540 'add' 'add_ln1245_125' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i28 %linear_proj_weight_V_36_load"   --->   Operation 541 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (2.87ns)   --->   "%mul_ln1171_129 = mul i46 %sext_ln1171_129, i46 %sext_ln39_36"   --->   Operation 542 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_125, i32 18, i32 45"   --->   Operation 543 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i28 %linear_proj_weight_V_37_load"   --->   Operation 544 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (2.87ns)   --->   "%mul_ln1171_130 = mul i46 %sext_ln1171_130, i46 %sext_ln39_37"   --->   Operation 545 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i28 %linear_proj_weight_V_38_load"   --->   Operation 546 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 547 [1/1] (2.87ns)   --->   "%mul_ln1171_131 = mul i46 %sext_ln1171_131, i46 %sext_ln39_38"   --->   Operation 547 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_39_load = load i9 %linear_proj_weight_V_39_addr"   --->   Operation 548 'load' 'linear_proj_weight_V_39_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 549 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_40_load = load i9 %linear_proj_weight_V_40_addr"   --->   Operation 549 'load' 'linear_proj_weight_V_40_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 550 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_41_load = load i9 %linear_proj_weight_V_41_addr"   --->   Operation 550 'load' 'linear_proj_weight_V_41_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 551 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_42_load = load i9 %linear_proj_weight_V_42_addr"   --->   Operation 551 'load' 'linear_proj_weight_V_42_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 552 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_43_load = load i9 %linear_proj_weight_V_43_addr"   --->   Operation 552 'load' 'linear_proj_weight_V_43_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 553 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_44_load = load i9 %linear_proj_weight_V_44_addr"   --->   Operation 553 'load' 'linear_proj_weight_V_44_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 17 <SV = 16> <Delay = 2.87>
ST_17 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln39_39 = sext i28 %out_nodes_features_skip_concat_bias_V_39_load" [GAT_compute.cpp:39]   --->   Operation 554 'sext' 'sext_ln39_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln39_40 = sext i28 %out_nodes_features_skip_concat_bias_V_40_load" [GAT_compute.cpp:39]   --->   Operation 555 'sext' 'sext_ln39_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln39_41 = sext i28 %out_nodes_features_skip_concat_bias_V_41_load" [GAT_compute.cpp:39]   --->   Operation 556 'sext' 'sext_ln39_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 557 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_42_load = load i8 %out_nodes_features_skip_concat_bias_V_42_addr" [GAT_compute.cpp:39]   --->   Operation 557 'load' 'out_nodes_features_skip_concat_bias_V_42_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_17 : Operation 558 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_43_load = load i8 %out_nodes_features_skip_concat_bias_V_43_addr" [GAT_compute.cpp:39]   --->   Operation 558 'load' 'out_nodes_features_skip_concat_bias_V_43_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_17 : Operation 559 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_44_load = load i8 %out_nodes_features_skip_concat_bias_V_44_addr" [GAT_compute.cpp:39]   --->   Operation 559 'load' 'out_nodes_features_skip_concat_bias_V_44_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_17 : Operation 560 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_45_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_45, i64 0, i64 %zext_ln39"   --->   Operation 560 'getelementptr' 'out_nodes_features_skip_concat_bias_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 561 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_45_load = load i8 %out_nodes_features_skip_concat_bias_V_45_addr" [GAT_compute.cpp:39]   --->   Operation 561 'load' 'out_nodes_features_skip_concat_bias_V_45_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_17 : Operation 562 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_46_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_46, i64 0, i64 %zext_ln39"   --->   Operation 562 'getelementptr' 'out_nodes_features_skip_concat_bias_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 563 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_46_load = load i8 %out_nodes_features_skip_concat_bias_V_46_addr" [GAT_compute.cpp:39]   --->   Operation 563 'load' 'out_nodes_features_skip_concat_bias_V_46_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_17 : Operation 564 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_47_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_47, i64 0, i64 %zext_ln39"   --->   Operation 564 'getelementptr' 'out_nodes_features_skip_concat_bias_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 565 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_47_load = load i8 %out_nodes_features_skip_concat_bias_V_47_addr" [GAT_compute.cpp:39]   --->   Operation 565 'load' 'out_nodes_features_skip_concat_bias_V_47_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_17 : Operation 566 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_45_addr = getelementptr i28 %linear_proj_weight_V_45, i64 0, i64 %zext_ln1171_3"   --->   Operation 566 'getelementptr' 'linear_proj_weight_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 567 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_46_addr = getelementptr i28 %linear_proj_weight_V_46, i64 0, i64 %zext_ln1171_3"   --->   Operation 567 'getelementptr' 'linear_proj_weight_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 568 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_47_addr = getelementptr i28 %linear_proj_weight_V_47, i64 0, i64 %zext_ln1171_3"   --->   Operation 568 'getelementptr' 'linear_proj_weight_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln737_122 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_130, i18 0"   --->   Operation 569 'bitconcatenate' 'shl_ln737_122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 570 [1/1] (0.95ns)   --->   "%add_ln1245_126 = add i46 %shl_ln737_122, i46 %mul_ln1171_129"   --->   Operation 570 'add' 'add_ln1245_126' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_126, i32 18, i32 45"   --->   Operation 571 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%shl_ln737_123 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_131, i18 0"   --->   Operation 572 'bitconcatenate' 'shl_ln737_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 573 [1/1] (0.95ns)   --->   "%add_ln1245_127 = add i46 %shl_ln737_123, i46 %mul_ln1171_130"   --->   Operation 573 'add' 'add_ln1245_127' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_127, i32 18, i32 45"   --->   Operation 574 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln737_124 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_132, i18 0"   --->   Operation 575 'bitconcatenate' 'shl_ln737_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (0.95ns)   --->   "%add_ln1245_128 = add i46 %shl_ln737_124, i46 %mul_ln1171_131"   --->   Operation 576 'add' 'add_ln1245_128' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i28 %linear_proj_weight_V_39_load"   --->   Operation 577 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 578 [1/1] (2.87ns)   --->   "%mul_ln1171_132 = mul i46 %sext_ln1171_132, i46 %sext_ln39_39"   --->   Operation 578 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_128, i32 18, i32 45"   --->   Operation 579 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i28 %linear_proj_weight_V_40_load"   --->   Operation 580 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 581 [1/1] (2.87ns)   --->   "%mul_ln1171_133 = mul i46 %sext_ln1171_133, i46 %sext_ln39_40"   --->   Operation 581 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i28 %linear_proj_weight_V_41_load"   --->   Operation 582 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 583 [1/1] (2.87ns)   --->   "%mul_ln1171_134 = mul i46 %sext_ln1171_134, i46 %sext_ln39_41"   --->   Operation 583 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 584 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_42_load = load i9 %linear_proj_weight_V_42_addr"   --->   Operation 584 'load' 'linear_proj_weight_V_42_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 585 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_43_load = load i9 %linear_proj_weight_V_43_addr"   --->   Operation 585 'load' 'linear_proj_weight_V_43_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 586 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_44_load = load i9 %linear_proj_weight_V_44_addr"   --->   Operation 586 'load' 'linear_proj_weight_V_44_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 587 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_45_load = load i9 %linear_proj_weight_V_45_addr"   --->   Operation 587 'load' 'linear_proj_weight_V_45_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 588 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_46_load = load i9 %linear_proj_weight_V_46_addr"   --->   Operation 588 'load' 'linear_proj_weight_V_46_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 589 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_47_load = load i9 %linear_proj_weight_V_47_addr"   --->   Operation 589 'load' 'linear_proj_weight_V_47_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 18 <SV = 17> <Delay = 2.87>
ST_18 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln39_42 = sext i28 %out_nodes_features_skip_concat_bias_V_42_load" [GAT_compute.cpp:39]   --->   Operation 590 'sext' 'sext_ln39_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln39_43 = sext i28 %out_nodes_features_skip_concat_bias_V_43_load" [GAT_compute.cpp:39]   --->   Operation 591 'sext' 'sext_ln39_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln39_44 = sext i28 %out_nodes_features_skip_concat_bias_V_44_load" [GAT_compute.cpp:39]   --->   Operation 592 'sext' 'sext_ln39_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 593 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_45_load = load i8 %out_nodes_features_skip_concat_bias_V_45_addr" [GAT_compute.cpp:39]   --->   Operation 593 'load' 'out_nodes_features_skip_concat_bias_V_45_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_18 : Operation 594 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_46_load = load i8 %out_nodes_features_skip_concat_bias_V_46_addr" [GAT_compute.cpp:39]   --->   Operation 594 'load' 'out_nodes_features_skip_concat_bias_V_46_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_18 : Operation 595 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_47_load = load i8 %out_nodes_features_skip_concat_bias_V_47_addr" [GAT_compute.cpp:39]   --->   Operation 595 'load' 'out_nodes_features_skip_concat_bias_V_47_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_18 : Operation 596 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_48_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_48, i64 0, i64 %zext_ln39"   --->   Operation 596 'getelementptr' 'out_nodes_features_skip_concat_bias_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 597 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_48_load = load i8 %out_nodes_features_skip_concat_bias_V_48_addr" [GAT_compute.cpp:39]   --->   Operation 597 'load' 'out_nodes_features_skip_concat_bias_V_48_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_18 : Operation 598 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_49_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_49, i64 0, i64 %zext_ln39"   --->   Operation 598 'getelementptr' 'out_nodes_features_skip_concat_bias_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 599 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_49_load = load i8 %out_nodes_features_skip_concat_bias_V_49_addr" [GAT_compute.cpp:39]   --->   Operation 599 'load' 'out_nodes_features_skip_concat_bias_V_49_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_18 : Operation 600 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_50_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_50, i64 0, i64 %zext_ln39"   --->   Operation 600 'getelementptr' 'out_nodes_features_skip_concat_bias_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 601 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_50_load = load i8 %out_nodes_features_skip_concat_bias_V_50_addr" [GAT_compute.cpp:39]   --->   Operation 601 'load' 'out_nodes_features_skip_concat_bias_V_50_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_18 : Operation 602 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_48_addr = getelementptr i28 %linear_proj_weight_V_48, i64 0, i64 %zext_ln1171_3"   --->   Operation 602 'getelementptr' 'linear_proj_weight_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 603 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_49_addr = getelementptr i28 %linear_proj_weight_V_49, i64 0, i64 %zext_ln1171_3"   --->   Operation 603 'getelementptr' 'linear_proj_weight_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 604 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_50_addr = getelementptr i28 %linear_proj_weight_V_50, i64 0, i64 %zext_ln1171_3"   --->   Operation 604 'getelementptr' 'linear_proj_weight_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln737_125 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_133, i18 0"   --->   Operation 605 'bitconcatenate' 'shl_ln737_125' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 606 [1/1] (0.95ns)   --->   "%add_ln1245_129 = add i46 %shl_ln737_125, i46 %mul_ln1171_132"   --->   Operation 606 'add' 'add_ln1245_129' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_129, i32 18, i32 45"   --->   Operation 607 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln737_126 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_134, i18 0"   --->   Operation 608 'bitconcatenate' 'shl_ln737_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 609 [1/1] (0.95ns)   --->   "%add_ln1245_130 = add i46 %shl_ln737_126, i46 %mul_ln1171_133"   --->   Operation 609 'add' 'add_ln1245_130' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_130, i32 18, i32 45"   --->   Operation 610 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln737_127 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_135, i18 0"   --->   Operation 611 'bitconcatenate' 'shl_ln737_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 612 [1/1] (0.95ns)   --->   "%add_ln1245_131 = add i46 %shl_ln737_127, i46 %mul_ln1171_134"   --->   Operation 612 'add' 'add_ln1245_131' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i28 %linear_proj_weight_V_42_load"   --->   Operation 613 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 614 [1/1] (2.87ns)   --->   "%mul_ln1171_135 = mul i46 %sext_ln1171_135, i46 %sext_ln39_42"   --->   Operation 614 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_131, i32 18, i32 45"   --->   Operation 615 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i28 %linear_proj_weight_V_43_load"   --->   Operation 616 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 617 [1/1] (2.87ns)   --->   "%mul_ln1171_136 = mul i46 %sext_ln1171_136, i46 %sext_ln39_43"   --->   Operation 617 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i28 %linear_proj_weight_V_44_load"   --->   Operation 618 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 619 [1/1] (2.87ns)   --->   "%mul_ln1171_137 = mul i46 %sext_ln1171_137, i46 %sext_ln39_44"   --->   Operation 619 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 620 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_45_load = load i9 %linear_proj_weight_V_45_addr"   --->   Operation 620 'load' 'linear_proj_weight_V_45_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 621 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_46_load = load i9 %linear_proj_weight_V_46_addr"   --->   Operation 621 'load' 'linear_proj_weight_V_46_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 622 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_47_load = load i9 %linear_proj_weight_V_47_addr"   --->   Operation 622 'load' 'linear_proj_weight_V_47_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 623 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_48_load = load i9 %linear_proj_weight_V_48_addr"   --->   Operation 623 'load' 'linear_proj_weight_V_48_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 624 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_49_load = load i9 %linear_proj_weight_V_49_addr"   --->   Operation 624 'load' 'linear_proj_weight_V_49_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 625 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_50_load = load i9 %linear_proj_weight_V_50_addr"   --->   Operation 625 'load' 'linear_proj_weight_V_50_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 19 <SV = 18> <Delay = 2.87>
ST_19 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln39_45 = sext i28 %out_nodes_features_skip_concat_bias_V_45_load" [GAT_compute.cpp:39]   --->   Operation 626 'sext' 'sext_ln39_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln39_46 = sext i28 %out_nodes_features_skip_concat_bias_V_46_load" [GAT_compute.cpp:39]   --->   Operation 627 'sext' 'sext_ln39_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln39_47 = sext i28 %out_nodes_features_skip_concat_bias_V_47_load" [GAT_compute.cpp:39]   --->   Operation 628 'sext' 'sext_ln39_47' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 629 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_48_load = load i8 %out_nodes_features_skip_concat_bias_V_48_addr" [GAT_compute.cpp:39]   --->   Operation 629 'load' 'out_nodes_features_skip_concat_bias_V_48_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_19 : Operation 630 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_49_load = load i8 %out_nodes_features_skip_concat_bias_V_49_addr" [GAT_compute.cpp:39]   --->   Operation 630 'load' 'out_nodes_features_skip_concat_bias_V_49_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_19 : Operation 631 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_50_load = load i8 %out_nodes_features_skip_concat_bias_V_50_addr" [GAT_compute.cpp:39]   --->   Operation 631 'load' 'out_nodes_features_skip_concat_bias_V_50_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_19 : Operation 632 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_51_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_51, i64 0, i64 %zext_ln39"   --->   Operation 632 'getelementptr' 'out_nodes_features_skip_concat_bias_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 633 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_51_load = load i8 %out_nodes_features_skip_concat_bias_V_51_addr" [GAT_compute.cpp:39]   --->   Operation 633 'load' 'out_nodes_features_skip_concat_bias_V_51_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_19 : Operation 634 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_52_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_52, i64 0, i64 %zext_ln39"   --->   Operation 634 'getelementptr' 'out_nodes_features_skip_concat_bias_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 635 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_52_load = load i8 %out_nodes_features_skip_concat_bias_V_52_addr" [GAT_compute.cpp:39]   --->   Operation 635 'load' 'out_nodes_features_skip_concat_bias_V_52_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_19 : Operation 636 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_53_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_53, i64 0, i64 %zext_ln39"   --->   Operation 636 'getelementptr' 'out_nodes_features_skip_concat_bias_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 637 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_53_load = load i8 %out_nodes_features_skip_concat_bias_V_53_addr" [GAT_compute.cpp:39]   --->   Operation 637 'load' 'out_nodes_features_skip_concat_bias_V_53_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_19 : Operation 638 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_51_addr = getelementptr i28 %linear_proj_weight_V_51, i64 0, i64 %zext_ln1171_3"   --->   Operation 638 'getelementptr' 'linear_proj_weight_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 639 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_52_addr = getelementptr i28 %linear_proj_weight_V_52, i64 0, i64 %zext_ln1171_3"   --->   Operation 639 'getelementptr' 'linear_proj_weight_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 640 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_53_addr = getelementptr i28 %linear_proj_weight_V_53, i64 0, i64 %zext_ln1171_3"   --->   Operation 640 'getelementptr' 'linear_proj_weight_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln737_128 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_136, i18 0"   --->   Operation 641 'bitconcatenate' 'shl_ln737_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 642 [1/1] (0.95ns)   --->   "%add_ln1245_132 = add i46 %shl_ln737_128, i46 %mul_ln1171_135"   --->   Operation 642 'add' 'add_ln1245_132' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_132, i32 18, i32 45"   --->   Operation 643 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln737_129 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_137, i18 0"   --->   Operation 644 'bitconcatenate' 'shl_ln737_129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 645 [1/1] (0.95ns)   --->   "%add_ln1245_133 = add i46 %shl_ln737_129, i46 %mul_ln1171_136"   --->   Operation 645 'add' 'add_ln1245_133' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_133, i32 18, i32 45"   --->   Operation 646 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln737_130 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_138, i18 0"   --->   Operation 647 'bitconcatenate' 'shl_ln737_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 648 [1/1] (0.95ns)   --->   "%add_ln1245_134 = add i46 %shl_ln737_130, i46 %mul_ln1171_137"   --->   Operation 648 'add' 'add_ln1245_134' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i28 %linear_proj_weight_V_45_load"   --->   Operation 649 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 650 [1/1] (2.87ns)   --->   "%mul_ln1171_138 = mul i46 %sext_ln1171_138, i46 %sext_ln39_45"   --->   Operation 650 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_134, i32 18, i32 45"   --->   Operation 651 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i28 %linear_proj_weight_V_46_load"   --->   Operation 652 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 653 [1/1] (2.87ns)   --->   "%mul_ln1171_139 = mul i46 %sext_ln1171_139, i46 %sext_ln39_46"   --->   Operation 653 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i28 %linear_proj_weight_V_47_load"   --->   Operation 654 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 655 [1/1] (2.87ns)   --->   "%mul_ln1171_140 = mul i46 %sext_ln1171_140, i46 %sext_ln39_47"   --->   Operation 655 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 656 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_48_load = load i9 %linear_proj_weight_V_48_addr"   --->   Operation 656 'load' 'linear_proj_weight_V_48_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 657 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_49_load = load i9 %linear_proj_weight_V_49_addr"   --->   Operation 657 'load' 'linear_proj_weight_V_49_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 658 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_50_load = load i9 %linear_proj_weight_V_50_addr"   --->   Operation 658 'load' 'linear_proj_weight_V_50_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 659 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_51_load = load i9 %linear_proj_weight_V_51_addr"   --->   Operation 659 'load' 'linear_proj_weight_V_51_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 660 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_52_load = load i9 %linear_proj_weight_V_52_addr"   --->   Operation 660 'load' 'linear_proj_weight_V_52_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 661 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_53_load = load i9 %linear_proj_weight_V_53_addr"   --->   Operation 661 'load' 'linear_proj_weight_V_53_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 20 <SV = 19> <Delay = 2.87>
ST_20 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln39_48 = sext i28 %out_nodes_features_skip_concat_bias_V_48_load" [GAT_compute.cpp:39]   --->   Operation 662 'sext' 'sext_ln39_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln39_49 = sext i28 %out_nodes_features_skip_concat_bias_V_49_load" [GAT_compute.cpp:39]   --->   Operation 663 'sext' 'sext_ln39_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln39_50 = sext i28 %out_nodes_features_skip_concat_bias_V_50_load" [GAT_compute.cpp:39]   --->   Operation 664 'sext' 'sext_ln39_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 665 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_51_load = load i8 %out_nodes_features_skip_concat_bias_V_51_addr" [GAT_compute.cpp:39]   --->   Operation 665 'load' 'out_nodes_features_skip_concat_bias_V_51_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_20 : Operation 666 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_52_load = load i8 %out_nodes_features_skip_concat_bias_V_52_addr" [GAT_compute.cpp:39]   --->   Operation 666 'load' 'out_nodes_features_skip_concat_bias_V_52_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_20 : Operation 667 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_53_load = load i8 %out_nodes_features_skip_concat_bias_V_53_addr" [GAT_compute.cpp:39]   --->   Operation 667 'load' 'out_nodes_features_skip_concat_bias_V_53_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_20 : Operation 668 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_54_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_54, i64 0, i64 %zext_ln39"   --->   Operation 668 'getelementptr' 'out_nodes_features_skip_concat_bias_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 669 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_54_load = load i8 %out_nodes_features_skip_concat_bias_V_54_addr" [GAT_compute.cpp:39]   --->   Operation 669 'load' 'out_nodes_features_skip_concat_bias_V_54_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_20 : Operation 670 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_55_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_55, i64 0, i64 %zext_ln39"   --->   Operation 670 'getelementptr' 'out_nodes_features_skip_concat_bias_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 671 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_55_load = load i8 %out_nodes_features_skip_concat_bias_V_55_addr" [GAT_compute.cpp:39]   --->   Operation 671 'load' 'out_nodes_features_skip_concat_bias_V_55_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_20 : Operation 672 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_56_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_56, i64 0, i64 %zext_ln39"   --->   Operation 672 'getelementptr' 'out_nodes_features_skip_concat_bias_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 673 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_56_load = load i8 %out_nodes_features_skip_concat_bias_V_56_addr" [GAT_compute.cpp:39]   --->   Operation 673 'load' 'out_nodes_features_skip_concat_bias_V_56_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_20 : Operation 674 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_54_addr = getelementptr i28 %linear_proj_weight_V_54, i64 0, i64 %zext_ln1171_3"   --->   Operation 674 'getelementptr' 'linear_proj_weight_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 675 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_55_addr = getelementptr i28 %linear_proj_weight_V_55, i64 0, i64 %zext_ln1171_3"   --->   Operation 675 'getelementptr' 'linear_proj_weight_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 676 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_56_addr = getelementptr i28 %linear_proj_weight_V_56, i64 0, i64 %zext_ln1171_3"   --->   Operation 676 'getelementptr' 'linear_proj_weight_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 677 [1/1] (0.00ns)   --->   "%shl_ln737_131 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_139, i18 0"   --->   Operation 677 'bitconcatenate' 'shl_ln737_131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 678 [1/1] (0.95ns)   --->   "%add_ln1245_135 = add i46 %shl_ln737_131, i46 %mul_ln1171_138"   --->   Operation 678 'add' 'add_ln1245_135' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_135, i32 18, i32 45"   --->   Operation 679 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln737_132 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_140, i18 0"   --->   Operation 680 'bitconcatenate' 'shl_ln737_132' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 681 [1/1] (0.95ns)   --->   "%add_ln1245_136 = add i46 %shl_ln737_132, i46 %mul_ln1171_139"   --->   Operation 681 'add' 'add_ln1245_136' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_136, i32 18, i32 45"   --->   Operation 682 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln737_133 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_141, i18 0"   --->   Operation 683 'bitconcatenate' 'shl_ln737_133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 684 [1/1] (0.95ns)   --->   "%add_ln1245_137 = add i46 %shl_ln737_133, i46 %mul_ln1171_140"   --->   Operation 684 'add' 'add_ln1245_137' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i28 %linear_proj_weight_V_48_load"   --->   Operation 685 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 686 [1/1] (2.87ns)   --->   "%mul_ln1171_141 = mul i46 %sext_ln1171_141, i46 %sext_ln39_48"   --->   Operation 686 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_137, i32 18, i32 45"   --->   Operation 687 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i28 %linear_proj_weight_V_49_load"   --->   Operation 688 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 689 [1/1] (2.87ns)   --->   "%mul_ln1171_142 = mul i46 %sext_ln1171_142, i46 %sext_ln39_49"   --->   Operation 689 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i28 %linear_proj_weight_V_50_load"   --->   Operation 690 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 691 [1/1] (2.87ns)   --->   "%mul_ln1171_143 = mul i46 %sext_ln1171_143, i46 %sext_ln39_50"   --->   Operation 691 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 692 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_51_load = load i9 %linear_proj_weight_V_51_addr"   --->   Operation 692 'load' 'linear_proj_weight_V_51_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 693 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_52_load = load i9 %linear_proj_weight_V_52_addr"   --->   Operation 693 'load' 'linear_proj_weight_V_52_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 694 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_53_load = load i9 %linear_proj_weight_V_53_addr"   --->   Operation 694 'load' 'linear_proj_weight_V_53_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 695 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_54_load = load i9 %linear_proj_weight_V_54_addr"   --->   Operation 695 'load' 'linear_proj_weight_V_54_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 696 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_55_load = load i9 %linear_proj_weight_V_55_addr"   --->   Operation 696 'load' 'linear_proj_weight_V_55_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 697 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_56_load = load i9 %linear_proj_weight_V_56_addr"   --->   Operation 697 'load' 'linear_proj_weight_V_56_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 21 <SV = 20> <Delay = 2.87>
ST_21 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln39_51 = sext i28 %out_nodes_features_skip_concat_bias_V_51_load" [GAT_compute.cpp:39]   --->   Operation 698 'sext' 'sext_ln39_51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln39_52 = sext i28 %out_nodes_features_skip_concat_bias_V_52_load" [GAT_compute.cpp:39]   --->   Operation 699 'sext' 'sext_ln39_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln39_53 = sext i28 %out_nodes_features_skip_concat_bias_V_53_load" [GAT_compute.cpp:39]   --->   Operation 700 'sext' 'sext_ln39_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 701 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_54_load = load i8 %out_nodes_features_skip_concat_bias_V_54_addr" [GAT_compute.cpp:39]   --->   Operation 701 'load' 'out_nodes_features_skip_concat_bias_V_54_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_21 : Operation 702 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_55_load = load i8 %out_nodes_features_skip_concat_bias_V_55_addr" [GAT_compute.cpp:39]   --->   Operation 702 'load' 'out_nodes_features_skip_concat_bias_V_55_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_21 : Operation 703 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_56_load = load i8 %out_nodes_features_skip_concat_bias_V_56_addr" [GAT_compute.cpp:39]   --->   Operation 703 'load' 'out_nodes_features_skip_concat_bias_V_56_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_21 : Operation 704 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_57_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_57, i64 0, i64 %zext_ln39"   --->   Operation 704 'getelementptr' 'out_nodes_features_skip_concat_bias_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 705 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_57_load = load i8 %out_nodes_features_skip_concat_bias_V_57_addr" [GAT_compute.cpp:39]   --->   Operation 705 'load' 'out_nodes_features_skip_concat_bias_V_57_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_21 : Operation 706 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_58_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_58, i64 0, i64 %zext_ln39"   --->   Operation 706 'getelementptr' 'out_nodes_features_skip_concat_bias_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 707 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_58_load = load i8 %out_nodes_features_skip_concat_bias_V_58_addr" [GAT_compute.cpp:39]   --->   Operation 707 'load' 'out_nodes_features_skip_concat_bias_V_58_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_21 : Operation 708 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_59_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_59, i64 0, i64 %zext_ln39"   --->   Operation 708 'getelementptr' 'out_nodes_features_skip_concat_bias_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 709 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_59_load = load i8 %out_nodes_features_skip_concat_bias_V_59_addr" [GAT_compute.cpp:39]   --->   Operation 709 'load' 'out_nodes_features_skip_concat_bias_V_59_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_21 : Operation 710 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_57_addr = getelementptr i28 %linear_proj_weight_V_57, i64 0, i64 %zext_ln1171_3"   --->   Operation 710 'getelementptr' 'linear_proj_weight_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 711 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_58_addr = getelementptr i28 %linear_proj_weight_V_58, i64 0, i64 %zext_ln1171_3"   --->   Operation 711 'getelementptr' 'linear_proj_weight_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 712 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_59_addr = getelementptr i28 %linear_proj_weight_V_59, i64 0, i64 %zext_ln1171_3"   --->   Operation 712 'getelementptr' 'linear_proj_weight_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 713 [1/1] (0.00ns)   --->   "%shl_ln737_134 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_142, i18 0"   --->   Operation 713 'bitconcatenate' 'shl_ln737_134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 714 [1/1] (0.95ns)   --->   "%add_ln1245_138 = add i46 %shl_ln737_134, i46 %mul_ln1171_141"   --->   Operation 714 'add' 'add_ln1245_138' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_138, i32 18, i32 45"   --->   Operation 715 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln737_135 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_143, i18 0"   --->   Operation 716 'bitconcatenate' 'shl_ln737_135' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 717 [1/1] (0.95ns)   --->   "%add_ln1245_139 = add i46 %shl_ln737_135, i46 %mul_ln1171_142"   --->   Operation 717 'add' 'add_ln1245_139' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_139, i32 18, i32 45"   --->   Operation 718 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 719 [1/1] (0.00ns)   --->   "%shl_ln737_136 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_144, i18 0"   --->   Operation 719 'bitconcatenate' 'shl_ln737_136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 720 [1/1] (0.95ns)   --->   "%add_ln1245_140 = add i46 %shl_ln737_136, i46 %mul_ln1171_143"   --->   Operation 720 'add' 'add_ln1245_140' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i28 %linear_proj_weight_V_51_load"   --->   Operation 721 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 722 [1/1] (2.87ns)   --->   "%mul_ln1171_144 = mul i46 %sext_ln1171_144, i46 %sext_ln39_51"   --->   Operation 722 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_140, i32 18, i32 45"   --->   Operation 723 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i28 %linear_proj_weight_V_52_load"   --->   Operation 724 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 725 [1/1] (2.87ns)   --->   "%mul_ln1171_145 = mul i46 %sext_ln1171_145, i46 %sext_ln39_52"   --->   Operation 725 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i28 %linear_proj_weight_V_53_load"   --->   Operation 726 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 727 [1/1] (2.87ns)   --->   "%mul_ln1171_146 = mul i46 %sext_ln1171_146, i46 %sext_ln39_53"   --->   Operation 727 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 728 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_54_load = load i9 %linear_proj_weight_V_54_addr"   --->   Operation 728 'load' 'linear_proj_weight_V_54_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 729 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_55_load = load i9 %linear_proj_weight_V_55_addr"   --->   Operation 729 'load' 'linear_proj_weight_V_55_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 730 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_56_load = load i9 %linear_proj_weight_V_56_addr"   --->   Operation 730 'load' 'linear_proj_weight_V_56_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 731 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_57_load = load i9 %linear_proj_weight_V_57_addr"   --->   Operation 731 'load' 'linear_proj_weight_V_57_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 732 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_58_load = load i9 %linear_proj_weight_V_58_addr"   --->   Operation 732 'load' 'linear_proj_weight_V_58_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 733 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_59_load = load i9 %linear_proj_weight_V_59_addr"   --->   Operation 733 'load' 'linear_proj_weight_V_59_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 22 <SV = 21> <Delay = 2.87>
ST_22 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln39_54 = sext i28 %out_nodes_features_skip_concat_bias_V_54_load" [GAT_compute.cpp:39]   --->   Operation 734 'sext' 'sext_ln39_54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln39_55 = sext i28 %out_nodes_features_skip_concat_bias_V_55_load" [GAT_compute.cpp:39]   --->   Operation 735 'sext' 'sext_ln39_55' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln39_56 = sext i28 %out_nodes_features_skip_concat_bias_V_56_load" [GAT_compute.cpp:39]   --->   Operation 736 'sext' 'sext_ln39_56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 737 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_57_load = load i8 %out_nodes_features_skip_concat_bias_V_57_addr" [GAT_compute.cpp:39]   --->   Operation 737 'load' 'out_nodes_features_skip_concat_bias_V_57_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_22 : Operation 738 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_58_load = load i8 %out_nodes_features_skip_concat_bias_V_58_addr" [GAT_compute.cpp:39]   --->   Operation 738 'load' 'out_nodes_features_skip_concat_bias_V_58_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_22 : Operation 739 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_59_load = load i8 %out_nodes_features_skip_concat_bias_V_59_addr" [GAT_compute.cpp:39]   --->   Operation 739 'load' 'out_nodes_features_skip_concat_bias_V_59_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_22 : Operation 740 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_60_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_60, i64 0, i64 %zext_ln39"   --->   Operation 740 'getelementptr' 'out_nodes_features_skip_concat_bias_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 741 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_60_load = load i8 %out_nodes_features_skip_concat_bias_V_60_addr" [GAT_compute.cpp:39]   --->   Operation 741 'load' 'out_nodes_features_skip_concat_bias_V_60_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_22 : Operation 742 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_61_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_61, i64 0, i64 %zext_ln39"   --->   Operation 742 'getelementptr' 'out_nodes_features_skip_concat_bias_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 743 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_61_load = load i8 %out_nodes_features_skip_concat_bias_V_61_addr" [GAT_compute.cpp:39]   --->   Operation 743 'load' 'out_nodes_features_skip_concat_bias_V_61_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_22 : Operation 744 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_62_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_62, i64 0, i64 %zext_ln39"   --->   Operation 744 'getelementptr' 'out_nodes_features_skip_concat_bias_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 745 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_62_load = load i8 %out_nodes_features_skip_concat_bias_V_62_addr" [GAT_compute.cpp:39]   --->   Operation 745 'load' 'out_nodes_features_skip_concat_bias_V_62_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_22 : Operation 746 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_60_addr = getelementptr i28 %linear_proj_weight_V_60, i64 0, i64 %zext_ln1171_3"   --->   Operation 746 'getelementptr' 'linear_proj_weight_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 747 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_61_addr = getelementptr i28 %linear_proj_weight_V_61, i64 0, i64 %zext_ln1171_3"   --->   Operation 747 'getelementptr' 'linear_proj_weight_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 748 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_62_addr = getelementptr i28 %linear_proj_weight_V_62, i64 0, i64 %zext_ln1171_3"   --->   Operation 748 'getelementptr' 'linear_proj_weight_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln737_137 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_145, i18 0"   --->   Operation 749 'bitconcatenate' 'shl_ln737_137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 750 [1/1] (0.95ns)   --->   "%add_ln1245_141 = add i46 %shl_ln737_137, i46 %mul_ln1171_144"   --->   Operation 750 'add' 'add_ln1245_141' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_141, i32 18, i32 45"   --->   Operation 751 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln737_138 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_146, i18 0"   --->   Operation 752 'bitconcatenate' 'shl_ln737_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 753 [1/1] (0.95ns)   --->   "%add_ln1245_142 = add i46 %shl_ln737_138, i46 %mul_ln1171_145"   --->   Operation 753 'add' 'add_ln1245_142' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_142, i32 18, i32 45"   --->   Operation 754 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln737_139 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_147, i18 0"   --->   Operation 755 'bitconcatenate' 'shl_ln737_139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 756 [1/1] (0.95ns)   --->   "%add_ln1245_143 = add i46 %shl_ln737_139, i46 %mul_ln1171_146"   --->   Operation 756 'add' 'add_ln1245_143' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i28 %linear_proj_weight_V_54_load"   --->   Operation 757 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 758 [1/1] (2.87ns)   --->   "%mul_ln1171_147 = mul i46 %sext_ln1171_147, i46 %sext_ln39_54"   --->   Operation 758 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_143, i32 18, i32 45"   --->   Operation 759 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i28 %linear_proj_weight_V_55_load"   --->   Operation 760 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 761 [1/1] (2.87ns)   --->   "%mul_ln1171_148 = mul i46 %sext_ln1171_148, i46 %sext_ln39_55"   --->   Operation 761 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i28 %linear_proj_weight_V_56_load"   --->   Operation 762 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 763 [1/1] (2.87ns)   --->   "%mul_ln1171_149 = mul i46 %sext_ln1171_149, i46 %sext_ln39_56"   --->   Operation 763 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 764 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_57_load = load i9 %linear_proj_weight_V_57_addr"   --->   Operation 764 'load' 'linear_proj_weight_V_57_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 765 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_58_load = load i9 %linear_proj_weight_V_58_addr"   --->   Operation 765 'load' 'linear_proj_weight_V_58_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 766 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_59_load = load i9 %linear_proj_weight_V_59_addr"   --->   Operation 766 'load' 'linear_proj_weight_V_59_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 767 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_60_load = load i9 %linear_proj_weight_V_60_addr"   --->   Operation 767 'load' 'linear_proj_weight_V_60_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 768 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_61_load = load i9 %linear_proj_weight_V_61_addr"   --->   Operation 768 'load' 'linear_proj_weight_V_61_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 769 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_62_load = load i9 %linear_proj_weight_V_62_addr"   --->   Operation 769 'load' 'linear_proj_weight_V_62_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 23 <SV = 22> <Delay = 2.87>
ST_23 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln39_57 = sext i28 %out_nodes_features_skip_concat_bias_V_57_load" [GAT_compute.cpp:39]   --->   Operation 770 'sext' 'sext_ln39_57' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln39_58 = sext i28 %out_nodes_features_skip_concat_bias_V_58_load" [GAT_compute.cpp:39]   --->   Operation 771 'sext' 'sext_ln39_58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln39_59 = sext i28 %out_nodes_features_skip_concat_bias_V_59_load" [GAT_compute.cpp:39]   --->   Operation 772 'sext' 'sext_ln39_59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 773 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_60_load = load i8 %out_nodes_features_skip_concat_bias_V_60_addr" [GAT_compute.cpp:39]   --->   Operation 773 'load' 'out_nodes_features_skip_concat_bias_V_60_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_23 : Operation 774 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_61_load = load i8 %out_nodes_features_skip_concat_bias_V_61_addr" [GAT_compute.cpp:39]   --->   Operation 774 'load' 'out_nodes_features_skip_concat_bias_V_61_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_23 : Operation 775 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_62_load = load i8 %out_nodes_features_skip_concat_bias_V_62_addr" [GAT_compute.cpp:39]   --->   Operation 775 'load' 'out_nodes_features_skip_concat_bias_V_62_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_23 : Operation 776 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_63_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_63, i64 0, i64 %zext_ln39"   --->   Operation 776 'getelementptr' 'out_nodes_features_skip_concat_bias_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 777 [2/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_63_load = load i8 %out_nodes_features_skip_concat_bias_V_63_addr" [GAT_compute.cpp:39]   --->   Operation 777 'load' 'out_nodes_features_skip_concat_bias_V_63_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_23 : Operation 778 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_63_addr = getelementptr i28 %linear_proj_weight_V_63, i64 0, i64 %zext_ln1171_3"   --->   Operation 778 'getelementptr' 'linear_proj_weight_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln737_140 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_148, i18 0"   --->   Operation 779 'bitconcatenate' 'shl_ln737_140' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 780 [1/1] (0.95ns)   --->   "%add_ln1245_144 = add i46 %shl_ln737_140, i46 %mul_ln1171_147"   --->   Operation 780 'add' 'add_ln1245_144' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_144, i32 18, i32 45"   --->   Operation 781 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln737_141 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_149, i18 0"   --->   Operation 782 'bitconcatenate' 'shl_ln737_141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 783 [1/1] (0.95ns)   --->   "%add_ln1245_145 = add i46 %shl_ln737_141, i46 %mul_ln1171_148"   --->   Operation 783 'add' 'add_ln1245_145' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_145, i32 18, i32 45"   --->   Operation 784 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 785 [1/1] (0.00ns)   --->   "%shl_ln737_142 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_150, i18 0"   --->   Operation 785 'bitconcatenate' 'shl_ln737_142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 786 [1/1] (0.95ns)   --->   "%add_ln1245_146 = add i46 %shl_ln737_142, i46 %mul_ln1171_149"   --->   Operation 786 'add' 'add_ln1245_146' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i28 %linear_proj_weight_V_57_load"   --->   Operation 787 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 788 [1/1] (2.87ns)   --->   "%mul_ln1171_150 = mul i46 %sext_ln1171_150, i46 %sext_ln39_57"   --->   Operation 788 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_146, i32 18, i32 45"   --->   Operation 789 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i28 %linear_proj_weight_V_58_load"   --->   Operation 790 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 791 [1/1] (2.87ns)   --->   "%mul_ln1171_151 = mul i46 %sext_ln1171_151, i46 %sext_ln39_58"   --->   Operation 791 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i28 %linear_proj_weight_V_59_load"   --->   Operation 792 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 793 [1/1] (2.87ns)   --->   "%mul_ln1171_152 = mul i46 %sext_ln1171_152, i46 %sext_ln39_59"   --->   Operation 793 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 794 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_60_load = load i9 %linear_proj_weight_V_60_addr"   --->   Operation 794 'load' 'linear_proj_weight_V_60_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_23 : Operation 795 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_61_load = load i9 %linear_proj_weight_V_61_addr"   --->   Operation 795 'load' 'linear_proj_weight_V_61_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_23 : Operation 796 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_62_load = load i9 %linear_proj_weight_V_62_addr"   --->   Operation 796 'load' 'linear_proj_weight_V_62_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_23 : Operation 797 [2/2] (1.19ns)   --->   "%linear_proj_weight_V_63_load = load i9 %linear_proj_weight_V_63_addr"   --->   Operation 797 'load' 'linear_proj_weight_V_63_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 24 <SV = 23> <Delay = 2.87>
ST_24 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln39_60 = sext i28 %out_nodes_features_skip_concat_bias_V_60_load" [GAT_compute.cpp:39]   --->   Operation 798 'sext' 'sext_ln39_60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln39_61 = sext i28 %out_nodes_features_skip_concat_bias_V_61_load" [GAT_compute.cpp:39]   --->   Operation 799 'sext' 'sext_ln39_61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln39_62 = sext i28 %out_nodes_features_skip_concat_bias_V_62_load" [GAT_compute.cpp:39]   --->   Operation 800 'sext' 'sext_ln39_62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 801 [1/2] (1.19ns)   --->   "%out_nodes_features_skip_concat_bias_V_63_load = load i8 %out_nodes_features_skip_concat_bias_V_63_addr" [GAT_compute.cpp:39]   --->   Operation 801 'load' 'out_nodes_features_skip_concat_bias_V_63_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_24 : Operation 802 [1/1] (0.00ns)   --->   "%shl_ln737_143 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_151, i18 0"   --->   Operation 802 'bitconcatenate' 'shl_ln737_143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 803 [1/1] (0.95ns)   --->   "%add_ln1245_147 = add i46 %shl_ln737_143, i46 %mul_ln1171_150"   --->   Operation 803 'add' 'add_ln1245_147' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_147, i32 18, i32 45"   --->   Operation 804 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln737_144 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_152, i18 0"   --->   Operation 805 'bitconcatenate' 'shl_ln737_144' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 806 [1/1] (0.95ns)   --->   "%add_ln1245_148 = add i46 %shl_ln737_144, i46 %mul_ln1171_151"   --->   Operation 806 'add' 'add_ln1245_148' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_148, i32 18, i32 45"   --->   Operation 807 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 808 [1/1] (0.00ns)   --->   "%shl_ln737_145 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_153, i18 0"   --->   Operation 808 'bitconcatenate' 'shl_ln737_145' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 809 [1/1] (0.95ns)   --->   "%add_ln1245_149 = add i46 %shl_ln737_145, i46 %mul_ln1171_152"   --->   Operation 809 'add' 'add_ln1245_149' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i28 %linear_proj_weight_V_60_load"   --->   Operation 810 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 811 [1/1] (2.87ns)   --->   "%mul_ln1171_153 = mul i46 %sext_ln1171_153, i46 %sext_ln39_60"   --->   Operation 811 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_149, i32 18, i32 45"   --->   Operation 812 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i28 %linear_proj_weight_V_61_load"   --->   Operation 813 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 814 [1/1] (2.87ns)   --->   "%mul_ln1171_154 = mul i46 %sext_ln1171_154, i46 %sext_ln39_61"   --->   Operation 814 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i28 %linear_proj_weight_V_62_load"   --->   Operation 815 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 816 [1/1] (2.87ns)   --->   "%mul_ln1171_155 = mul i46 %sext_ln1171_155, i46 %sext_ln39_62"   --->   Operation 816 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 817 [1/2] (1.19ns)   --->   "%linear_proj_weight_V_63_load = load i9 %linear_proj_weight_V_63_addr"   --->   Operation 817 'load' 'linear_proj_weight_V_63_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 25 <SV = 24> <Delay = 2.87>
ST_25 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln39_63 = sext i28 %out_nodes_features_skip_concat_bias_V_63_load" [GAT_compute.cpp:39]   --->   Operation 818 'sext' 'sext_ln39_63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln737_146 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_154, i18 0"   --->   Operation 819 'bitconcatenate' 'shl_ln737_146' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 820 [1/1] (0.95ns)   --->   "%add_ln1245_150 = add i46 %shl_ln737_146, i46 %mul_ln1171_153"   --->   Operation 820 'add' 'add_ln1245_150' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_150, i32 18, i32 45"   --->   Operation 821 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 822 [1/1] (0.00ns)   --->   "%shl_ln737_147 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_155, i18 0"   --->   Operation 822 'bitconcatenate' 'shl_ln737_147' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 823 [1/1] (0.95ns)   --->   "%add_ln1245_151 = add i46 %shl_ln737_147, i46 %mul_ln1171_154"   --->   Operation 823 'add' 'add_ln1245_151' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_151, i32 18, i32 45"   --->   Operation 824 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 825 [1/1] (0.00ns)   --->   "%shl_ln737_148 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_156, i18 0"   --->   Operation 825 'bitconcatenate' 'shl_ln737_148' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 826 [1/1] (0.95ns)   --->   "%add_ln1245_152 = add i46 %shl_ln737_148, i46 %mul_ln1171_155"   --->   Operation 826 'add' 'add_ln1245_152' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i28 %linear_proj_weight_V_63_load"   --->   Operation 827 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 828 [1/1] (2.87ns)   --->   "%mul_ln1171_156 = mul i46 %sext_ln1171_156, i46 %sext_ln39_63"   --->   Operation 828 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 2.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_152, i32 18, i32 45"   --->   Operation 829 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 886 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [GAT_compute.cpp:48]   --->   Operation 886 'ret' 'ret_ln48' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 830 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_VITIS_LOOP_40_2_str"   --->   Operation 830 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 831 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 831 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 832 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GAT_compute.cpp:40]   --->   Operation 832 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln737_149 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_157, i18 0"   --->   Operation 833 'bitconcatenate' 'shl_ln737_149' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 834 [1/1] (0.95ns)   --->   "%add_ln1245_153 = add i46 %shl_ln737_149, i46 %mul_ln1171_156"   --->   Operation 834 'add' 'add_ln1245_153' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_153, i32 18, i32 45"   --->   Operation 835 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln39_3, i2 %div_udiv" [GAT_compute.cpp:45]   --->   Operation 836 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i34 %tmp_18" [GAT_compute.cpp:45]   --->   Operation 837 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 838 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 838 'getelementptr' 'nodes_features_proj_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 839 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 839 'getelementptr' 'nodes_features_proj_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 840 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 840 'getelementptr' 'nodes_features_proj_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 841 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 841 'getelementptr' 'nodes_features_proj_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 842 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 842 'getelementptr' 'nodes_features_proj_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 843 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 843 'getelementptr' 'nodes_features_proj_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 844 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 844 'getelementptr' 'nodes_features_proj_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 845 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 845 'getelementptr' 'nodes_features_proj_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 846 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 846 'getelementptr' 'nodes_features_proj_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 847 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 847 'getelementptr' 'nodes_features_proj_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 848 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 848 'getelementptr' 'nodes_features_proj_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 849 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 849 'getelementptr' 'nodes_features_proj_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 850 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 850 'getelementptr' 'nodes_features_proj_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 851 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 851 'getelementptr' 'nodes_features_proj_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 852 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 852 'getelementptr' 'nodes_features_proj_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 853 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %zext_ln45" [GAT_compute.cpp:45]   --->   Operation 853 'getelementptr' 'nodes_features_proj_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 854 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_14_addr" [GAT_compute.cpp:45]   --->   Operation 854 'store' 'store_ln45' <Predicate = (trunc_ln45 == 14)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 855 'br' 'br_ln45' <Predicate = (trunc_ln45 == 14)> <Delay = 0.00>
ST_26 : Operation 856 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_13_addr" [GAT_compute.cpp:45]   --->   Operation 856 'store' 'store_ln45' <Predicate = (trunc_ln45 == 13)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 857 'br' 'br_ln45' <Predicate = (trunc_ln45 == 13)> <Delay = 0.00>
ST_26 : Operation 858 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_12_addr" [GAT_compute.cpp:45]   --->   Operation 858 'store' 'store_ln45' <Predicate = (trunc_ln45 == 12)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 859 'br' 'br_ln45' <Predicate = (trunc_ln45 == 12)> <Delay = 0.00>
ST_26 : Operation 860 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_11_addr" [GAT_compute.cpp:45]   --->   Operation 860 'store' 'store_ln45' <Predicate = (trunc_ln45 == 11)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 861 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 861 'br' 'br_ln45' <Predicate = (trunc_ln45 == 11)> <Delay = 0.00>
ST_26 : Operation 862 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_10_addr" [GAT_compute.cpp:45]   --->   Operation 862 'store' 'store_ln45' <Predicate = (trunc_ln45 == 10)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 863 'br' 'br_ln45' <Predicate = (trunc_ln45 == 10)> <Delay = 0.00>
ST_26 : Operation 864 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_9_addr" [GAT_compute.cpp:45]   --->   Operation 864 'store' 'store_ln45' <Predicate = (trunc_ln45 == 9)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 865 'br' 'br_ln45' <Predicate = (trunc_ln45 == 9)> <Delay = 0.00>
ST_26 : Operation 866 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_8_addr" [GAT_compute.cpp:45]   --->   Operation 866 'store' 'store_ln45' <Predicate = (trunc_ln45 == 8)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 867 'br' 'br_ln45' <Predicate = (trunc_ln45 == 8)> <Delay = 0.00>
ST_26 : Operation 868 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_7_addr" [GAT_compute.cpp:45]   --->   Operation 868 'store' 'store_ln45' <Predicate = (trunc_ln45 == 7)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 869 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 869 'br' 'br_ln45' <Predicate = (trunc_ln45 == 7)> <Delay = 0.00>
ST_26 : Operation 870 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_6_addr" [GAT_compute.cpp:45]   --->   Operation 870 'store' 'store_ln45' <Predicate = (trunc_ln45 == 6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 871 'br' 'br_ln45' <Predicate = (trunc_ln45 == 6)> <Delay = 0.00>
ST_26 : Operation 872 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_5_addr" [GAT_compute.cpp:45]   --->   Operation 872 'store' 'store_ln45' <Predicate = (trunc_ln45 == 5)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 873 'br' 'br_ln45' <Predicate = (trunc_ln45 == 5)> <Delay = 0.00>
ST_26 : Operation 874 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_4_addr" [GAT_compute.cpp:45]   --->   Operation 874 'store' 'store_ln45' <Predicate = (trunc_ln45 == 4)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 875 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 875 'br' 'br_ln45' <Predicate = (trunc_ln45 == 4)> <Delay = 0.00>
ST_26 : Operation 876 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_3_addr" [GAT_compute.cpp:45]   --->   Operation 876 'store' 'store_ln45' <Predicate = (trunc_ln45 == 3)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 877 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 877 'br' 'br_ln45' <Predicate = (trunc_ln45 == 3)> <Delay = 0.00>
ST_26 : Operation 878 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_2_addr" [GAT_compute.cpp:45]   --->   Operation 878 'store' 'store_ln45' <Predicate = (trunc_ln45 == 2)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 879 'br' 'br_ln45' <Predicate = (trunc_ln45 == 2)> <Delay = 0.00>
ST_26 : Operation 880 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_1_addr" [GAT_compute.cpp:45]   --->   Operation 880 'store' 'store_ln45' <Predicate = (trunc_ln45 == 1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 881 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 881 'br' 'br_ln45' <Predicate = (trunc_ln45 == 1)> <Delay = 0.00>
ST_26 : Operation 882 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_0_addr" [GAT_compute.cpp:45]   --->   Operation 882 'store' 'store_ln45' <Predicate = (trunc_ln45 == 0)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 883 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 883 'br' 'br_ln45' <Predicate = (trunc_ln45 == 0)> <Delay = 0.00>
ST_26 : Operation 884 [1/1] (1.20ns)   --->   "%store_ln45 = store i28 %trunc_ln717_s, i10 %nodes_features_proj_V_15_addr" [GAT_compute.cpp:45]   --->   Operation 884 'store' 'store_ln45' <Predicate = (trunc_ln45 == 15)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_26 : Operation 885 [1/1] (0.00ns)   --->   "%br_ln45 = br void %.split8340" [GAT_compute.cpp:45]   --->   Operation 885 'br' 'br_ln45' <Predicate = (trunc_ln45 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [149]  (0 ns)
	'store' operation ('store_ln39', GAT_compute.cpp:39) of constant 0 on local variable 'indvar_flatten' [156]  (0.387 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'load' operation ('dim_out_load', GAT_compute.cpp:40) on local variable 'dim_out' [167]  (0 ns)
	'icmp' operation ('icmp_ln40', GAT_compute.cpp:40) [171]  (0.6 ns)
	'select' operation ('select_ln39', GAT_compute.cpp:39) [172]  (0.308 ns)
	'add' operation ('add_ln1171') [372]  (0.715 ns)
	'getelementptr' operation ('linear_proj_weight_V_0_addr') [374]  (0 ns)
	'load' operation ('linear_proj_weight_V_0_load') on array 'linear_proj_weight_V_0' [439]  (1.2 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('out_nodes_features_skip_concat_bias_V_0_load', GAT_compute.cpp:39) on array 'out_nodes_features_skip_concat_bias_V_0' [178]  (1.2 ns)

 <State 4>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [441]  (2.88 ns)

 <State 5>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_96') [456]  (2.88 ns)

 <State 6>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_99') [474]  (2.88 ns)

 <State 7>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_102') [492]  (2.88 ns)

 <State 8>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_105') [510]  (2.88 ns)

 <State 9>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_108') [528]  (2.88 ns)

 <State 10>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_111') [546]  (2.88 ns)

 <State 11>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_114') [564]  (2.88 ns)

 <State 12>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_117') [582]  (2.88 ns)

 <State 13>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_120') [600]  (2.88 ns)

 <State 14>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_123') [618]  (2.88 ns)

 <State 15>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_126') [636]  (2.88 ns)

 <State 16>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_129') [654]  (2.88 ns)

 <State 17>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_132') [672]  (2.88 ns)

 <State 18>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_135') [690]  (2.88 ns)

 <State 19>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_138') [708]  (2.88 ns)

 <State 20>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_141') [726]  (2.88 ns)

 <State 21>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_144') [744]  (2.88 ns)

 <State 22>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_147') [762]  (2.88 ns)

 <State 23>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_150') [780]  (2.88 ns)

 <State 24>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_153') [798]  (2.88 ns)

 <State 25>: 2.88ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_156') [816]  (2.88 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'add' operation ('add_ln1245_153') [819]  (0.959 ns)
	'store' operation ('store_ln45', GAT_compute.cpp:45) of variable 'trunc_ln717_s' on array 'nodes_features_proj_V_14' [843]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
