Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Oct 21 17:24:43 2017
| Host         : DESKTOP-6EAE6HJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file led_timing_summary_routed.rpt -rpx led_timing_summary_routed.rpx
| Design       : led
| Device       : 7a35t-csg324
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.778        0.000                      0                  100        0.262        0.000                      0                  100        2.574        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_in               {0.000 5.000}        10.000          100.000         
  clk_100m_MAIN_CLK  {0.000 5.000}        10.000          100.000         
  clk_10m_MAIN_CLK   {0.000 50.000}       100.000         10.000          
  clk_240m_MAIN_CLK  {0.000 2.083}        4.167           240.000         
  clkfbout_MAIN_CLK  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100m_MAIN_CLK                                                                                                                                                    8.408        0.000                       0                     2  
  clk_10m_MAIN_CLK        95.778        0.000                      0                  100        0.262        0.000                      0                  100       49.500        0.000                       0                    36  
  clk_240m_MAIN_CLK                                                                                                                                                    2.574        0.000                       0                     2  
  clkfbout_MAIN_CLK                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_MAIN_CLK
  To Clock:  clk_100m_MAIN_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_MAIN_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    myclk/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10m_MAIN_CLK
  To Clock:  clk_10m_MAIN_CLK

Setup :            0  Failing Endpoints,  Worst Slack       95.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.778ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.694ns (18.551%)  route 3.047ns (81.449%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 99.035 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.752     3.221    clear
    SLICE_X0Y25          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.315    99.035    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.417    99.452    
                         clock uncertainty           -0.101    99.352    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.352    99.000    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                 95.778    

Slack (MET) :             95.778ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.694ns (18.551%)  route 3.047ns (81.449%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 99.035 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.752     3.221    clear
    SLICE_X0Y25          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.315    99.035    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.417    99.452    
                         clock uncertainty           -0.101    99.352    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.352    99.000    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                 95.778    

Slack (MET) :             95.778ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.694ns (18.551%)  route 3.047ns (81.449%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 99.035 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.752     3.221    clear
    SLICE_X0Y25          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.315    99.035    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.417    99.452    
                         clock uncertainty           -0.101    99.352    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.352    99.000    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                 95.778    

Slack (MET) :             95.778ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.694ns (18.551%)  route 3.047ns (81.449%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 99.035 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.752     3.221    clear
    SLICE_X0Y25          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.315    99.035    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.417    99.452    
                         clock uncertainty           -0.101    99.352    
    SLICE_X0Y25          FDRE (Setup_fdre_C_R)       -0.352    99.000    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         99.000    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                 95.778    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.694ns (19.107%)  route 2.938ns (80.893%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 99.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.643     3.113    clear
    SLICE_X0Y26          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.316    99.036    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.417    99.453    
                         clock uncertainty           -0.101    99.353    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.352    99.001    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.694ns (19.107%)  route 2.938ns (80.893%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 99.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.643     3.113    clear
    SLICE_X0Y26          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.316    99.036    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.417    99.453    
                         clock uncertainty           -0.101    99.353    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.352    99.001    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.694ns (19.107%)  route 2.938ns (80.893%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 99.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.643     3.113    clear
    SLICE_X0Y26          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.316    99.036    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.417    99.453    
                         clock uncertainty           -0.101    99.353    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.352    99.001    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.888ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.694ns (19.107%)  route 2.938ns (80.893%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 99.036 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.643     3.113    clear
    SLICE_X0Y26          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.316    99.036    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.417    99.453    
                         clock uncertainty           -0.101    99.353    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.352    99.001    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.001    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                 95.888    

Slack (MET) :             95.894ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.694ns (19.093%)  route 2.941ns (80.907%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 99.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.646     3.115    clear
    SLICE_X0Y33          FDRE                                         r  counter_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.324    99.044    clk_10m
    SLICE_X0Y33          FDRE                                         r  counter_reg[32]/C
                         clock pessimism              0.417    99.461    
                         clock uncertainty           -0.101    99.361    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.352    99.009    counter_reg[32]
  -------------------------------------------------------------------
                         required time                         99.009    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 95.894    

Slack (MET) :             96.004ns  (required time - arrival time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_MAIN_CLK rise@100.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.694ns (19.699%)  route 2.829ns (80.301%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.957ns = ( 99.043 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.425    -0.520    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    -0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           1.058     0.917    counter_reg[15]
    SLICE_X1Y28          LUT4 (Prop_lut4_I1_O)        0.105     1.022 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.672     1.694    counter[0]_i_12_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.105     1.799 r  counter[0]_i_6/O
                         net (fo=3, routed)           0.565     2.364    counter[0]_i_6_n_0
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.105     2.469 r  counter[0]_i_1/O
                         net (fo=33, routed)          0.534     3.003    clear
    SLICE_X0Y32          FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.286 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.643    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    97.720 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          1.323    99.043    clk_10m
    SLICE_X0Y32          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.417    99.460    
                         clock uncertainty           -0.101    99.360    
    SLICE_X0Y32          FDRE (Setup_fdre_C_R)       -0.352    99.008    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                 96.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.587    -0.575    clk_10m
    SLICE_X1Y30          FDRE                                         r  led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  led_reg/Q
                         net (fo=2, routed)           0.167    -0.266    led_OBUF
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  led_i_1/O
                         net (fo=1, routed)           0.000    -0.221    led_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.856    -0.813    clk_10m
    SLICE_X1Y30          FDRE                                         r  led_reg/C
                         clock pessimism              0.238    -0.575    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.091    -0.484    led_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.582    -0.580    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.321    counter_reg_n_0_[2]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.210 r  counter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.210    counter_reg[0]_i_3_n_5
    SLICE_X0Y25          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.850    -0.819    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105    -0.475    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.583    -0.579    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.320    counter_reg_n_0_[6]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    counter_reg[4]_i_1_n_5
    SLICE_X0Y26          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.851    -0.818    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105    -0.474    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.585    -0.577    clk_10m
    SLICE_X0Y27          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.128    -0.307    counter_reg[10]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    counter_reg[8]_i_1_n_5
    SLICE_X0Y27          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.853    -0.816    clk_10m
    SLICE_X0Y27          FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105    -0.472    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.585    -0.577    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.128    -0.307    counter_reg[14]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    counter_reg[12]_i_1_n_5
    SLICE_X0Y28          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.854    -0.815    clk_10m
    SLICE_X0Y28          FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105    -0.472    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.588    -0.574    clk_10m
    SLICE_X0Y31          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.128    -0.304    counter_reg[26]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.193 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    counter_reg[24]_i_1_n_5
    SLICE_X0Y31          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.857    -0.812    clk_10m
    SLICE_X0Y31          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105    -0.469    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.589    -0.573    clk_10m
    SLICE_X0Y32          FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.129    -0.302    counter_reg[30]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    counter_reg[28]_i_1_n_5
    SLICE_X0Y32          FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.858    -0.811    clk_10m
    SLICE_X0Y32          FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105    -0.468    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.586    -0.576    clk_10m
    SLICE_X0Y29          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  counter_reg[18]/Q
                         net (fo=3, routed)           0.129    -0.305    counter_reg[18]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.194 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.194    counter_reg[16]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.855    -0.814    clk_10m
    SLICE_X0Y29          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.471    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.582    -0.580    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.321    counter_reg_n_0_[2]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.177 r  counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.177    counter_reg[0]_i_3_n_4
    SLICE_X0Y25          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.850    -0.819    clk_10m
    SLICE_X0Y25          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105    -0.475    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_MAIN_CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_MAIN_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_MAIN_CLK rise@0.000ns - clk_10m_MAIN_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.583    -0.579    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.320    counter_reg_n_0_[6]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.176 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.176    counter_reg[4]_i_1_n_4
    SLICE_X0Y26          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_MAIN_CLK rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    myclk/inst/clk_100m_p17
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  myclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    myclk/inst/clk_100m_p17_MAIN_CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  myclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    myclk/inst/clk_10m_MAIN_CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  myclk/inst/clkout3_buf/O
                         net (fo=34, routed)          0.851    -0.818    clk_10m
    SLICE_X0Y26          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105    -0.474    counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10m_MAIN_CLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { myclk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    myclk/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y25      counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y27      counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y27      counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y28      counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y28      counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y28      counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y28      counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y29      counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y28      counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y29      counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y31      counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y31      counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y31      counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y31      counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y33      counter_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_240m_MAIN_CLK
  To Clock:  clk_240m_MAIN_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_240m_MAIN_CLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { myclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         4.167       2.574      BUFGCTRL_X0Y0    myclk/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MAIN_CLK
  To Clock:  clkfbout_MAIN_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MAIN_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    myclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  myclk/inst/mmcm_adv_inst/CLKFBOUT



