<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Oct  8 10:09:11 2018" VIVADOVERSION="2016.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z045" NAME="OpenSSD2" PACKAGE="ffg900" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="O_NAND_CH0_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH0_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH0_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH0_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH0_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH0_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH0_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH1_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH1_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH1_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH1_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH1_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH1_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_perst_n" SIGIS="undef" SIGNAME="External_Ports_pcie_perst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_perst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_ref_clk_n" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_ref_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="pcie_rx_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_rx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="pcie_rx_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_rx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_ref_clk_p" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_ref_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="pcie_tx_p" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_tx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="pcie_tx_n" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_tx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH2_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH2_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH2_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH2_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH2_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH2_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH3_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH3_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH3_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH3_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH3_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH3_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH4_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH4_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH4_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH4_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH4_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH4_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH5_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH5_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH5_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_E_N" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH5_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH5_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH5_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH6_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH6_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH6_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH6_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH6_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH6_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH7_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH7_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH7_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH7_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH7_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH7_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="PS_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="PS_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/CH0MMCMC1H200" HWVERSION="5.3" INSTANCE="CH0MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="7800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="11c7"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="6800"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="028a"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="7fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1190"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iOutputDrivingClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH2MMCMC1H200" HWVERSION="5.3" INSTANCE="CH2MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH0MMCMC1H200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="7800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="11c7"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="6800"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="028a"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="7fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1190"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH0MMCMC1H200_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH2MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH3MMCMC1H200" HWVERSION="5.3" INSTANCE="CH3MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH2MMCMC1H200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="7800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="11c7"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="6800"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="028a"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="7fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1190"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH2MMCMC1H200_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH3MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH4MMCMC1H200" HWVERSION="5.3" INSTANCE="CH4MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH2MMCMC1H200_1"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="7800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="11c7"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="6800"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="028a"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="7fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1190"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH2MMCMC1H200_1"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iOutputDrivingClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH6MMCMC1H200" HWVERSION="5.3" INSTANCE="CH6MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH4MMCMC1H200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="7800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="11c7"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="6800"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="028a"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="7fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1190"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH4MMCMC1H200_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH6MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH7MMCMC1H200" HWVERSION="5.3" INSTANCE="CH7MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH4MMCMC1H200_1"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="FFFF"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="10c3"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="7800"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="00c0"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="1041"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="38c0"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="11c7"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="6800"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="1041"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="028a"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="7c01"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="7fe9"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0800"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="1190"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH4MMCMC1H200_1"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH7MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_0" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_blk_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_1" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_0_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_2" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_1_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_3" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_1_1.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_1_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_4" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_3_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_3_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_5" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_4_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_4_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_6" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_4_1.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_4_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_7" HWVERSION="8.3" INSTANCE="Dispatcher_uCode_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_3;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_4_2.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_4_2"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/GPIC0" HWVERSION="2.1" INSTANCE="GPIC0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="5"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/GPIC1" HWVERSION="2.1" INSTANCE="GPIC1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP1" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M00_AXI_wid"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/GPIC2" HWVERSION="2.1" INSTANCE="GPIC2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="4"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_GPIC0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M04_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC2_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC2_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC2_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC2_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/HPIC3" HWVERSION="2.1" INSTANCE="HPIC3" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_buser" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_buser" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_aruser" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_ruser" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="NVMeHostController_0_m0_axi" DATAWIDTH="64" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="S00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="HPIC3_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M00_AXI_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M00_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="M00_AXI_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="M00_AXI_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M00_AXI_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="M00_AXI_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/NVMeHostController_0" HWVERSION="2.0.0" INSTANCE="NVMeHostController_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NVMeHostController" VLNV="ENCLab:ip:NVMeHostController:2.0.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s0_axi" NAME="reg0" RANGE="65536" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_BASEADDR" VALUE="0x83C00000"/>
        <PARAMETER NAME="C_S0_AXI_HIGHADDR" VALUE="0x83C0FFFF"/>
        <PARAMETER NAME="C_M0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M0_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M0_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_NVMeHostController_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s0_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_awready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_awvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_wvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_wready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s0_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_bvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_bready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_arvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_arready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_rvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_rready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="m0_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m0_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m0_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_awvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_awready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_wid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m0_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m0_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_wlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_wvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_wready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m0_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_bvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_bready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m0_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m0_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_arvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_arready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m0_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m0_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_rlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_rvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_rready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dev_irq_assert" SIGIS="undef" SIGNAME="NVMeHostController_0_dev_irq_assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcie_ref_clk_p" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_ref_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcie_ref_clk_n" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_ref_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcie_perst_n" SIGIS="undef" SIGNAME="External_Ports_pcie_perst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_perst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="pcie_tx_p" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_tx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="pcie_tx_n" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_tx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pcie_rx_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_rx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pcie_rx_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_rx_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="NVMeHostController_0_m0_axi" DATAWIDTH="64" NAME="m0_axi" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK3"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m0_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m0_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m0_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m0_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m0_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m0_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m0_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m0_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m0_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m0_axi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m0_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m0_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m0_axi_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="m0_axi_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m0_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m0_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m0_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m0_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m0_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m0_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m0_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m0_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m0_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m0_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m0_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m0_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m0_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m0_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m0_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m0_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m0_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m0_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m0_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m0_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m0_axi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m0_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m0_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m0_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m0_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m0_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m0_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m0_axi_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m0_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m0_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m0_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC1_M00_AXI" DATAWIDTH="32" NAME="s0_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK2"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s0_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s0_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s0_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s0_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s0_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s0_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s0_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s0_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s0_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s0_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s0_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s0_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s0_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s0_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s0_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s0_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s0_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s0_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s0_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP3_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m0_axi" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP3"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" FULLNAME="/PS" HWVERSION="5.5" INSTANCE="PS" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP3" NAME="HP3_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP2" NAME="HP2_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP2" NAME="HP2_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP2" NAME="HP2_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP2" NAME="HP2_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="true"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="true"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="true"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="true"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="ffg900"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="true"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="true"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="true"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="true"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="533.333333"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="50.62"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="37.5"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="50"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.226"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.278"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="0.184"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="0.309"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.521"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.636"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.540"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.621"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="108.9255"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="131.286"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="131.83"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="108.5285"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="107.643"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="132.917"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="129.6135"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="108.6395"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="92.3275"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.017"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.039"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.040"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.016"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.100"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.113"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.111"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.100"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="1000"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="33.333333"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="1000"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="1000.000000"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="533.333374"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.158730"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="25.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="250.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="200000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="250000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="40"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="20"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="4"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="4"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="16"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="5"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="7"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="60"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="60"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="32"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="2000.000"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="2000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1066.667"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="1"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="250"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="1"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="32 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="Custom"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="High"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="Low"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="Low"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="Low"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="High"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="Low"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="Low"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="Low"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="MIO 0 9 .. 13"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="MIO 8"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFDFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="MIO 52 .. 53"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 14"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="MIO 15"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 48 .. 49"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 7"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="MIO 50 .. 51"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="100 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#I2C Reset#ENET Reset#UART 1#UART 1#I2C 0#I2C 0#Enet 0#Enet 0"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#reset#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#reset#tx#rx#scl#sda#mdc#mdio"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="ffg900"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_processing_system7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_TX" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP1_ARVALID" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP1_AWVALID" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP1_BREADY" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP1_RREADY" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP1_WLAST" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP1_WVALID" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP1_ARID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP1_AWID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP1_WID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP1_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP1_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP1_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP1_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP1_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP1_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP1_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP1_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP1_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP1_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP1_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP1_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP1_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP1_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="M_AXI_GP1_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP1_ARREADY" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP1_AWREADY" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP1_BVALID" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP1_RLAST" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP1_RVALID" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP1_WREADY" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP1_BID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP1_RID" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_ARREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_AWREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_BVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RLAST" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_WREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP0_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="S_AXI_HP0_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_ARVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_AWVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_BREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_RREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WLAST" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_WVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP2_ARREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP2_AWREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP2_BVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP2_RLAST" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP2_RVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP2_WREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP2_BID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP2_RID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP2_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP2_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP2_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP2_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="S_AXI_HP2_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP2_ARVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP2_AWVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP2_BREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP2_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP2_RREADY" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP2_WLAST" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP2_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP2_WVALID" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP2_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP2_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP2_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP2_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP2_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP2_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP2_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP2_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP2_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP2_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP2_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP2_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP2_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP2_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP2_ARID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP2_AWID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP2_WID" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_ARREADY" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_AWREADY" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_BVALID" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_RLAST" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_RVALID" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP3_WREADY" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP3_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP3_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP3_BID" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP3_RID" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP3_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP3_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP3_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP3_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP3_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="S_AXI_HP3_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_ARVALID" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_AWVALID" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_BREADY" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP3_RREADY" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_WLAST" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP3_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP3_WVALID" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP3_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP3_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP3_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP3_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP3_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP3_ARID" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP3_AWID" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP3_WID" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP3_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP3_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IRQ_F2P" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="NVMeHostController_0_dev_irq_assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="dev_irq_assert"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="GPIC0" PORT="ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iClock"/>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iClock"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK_CLK1" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="GPIC2" PORT="ACLK"/>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iClock"/>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_ACLK"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="FCLK_CLK2" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_aclk"/>
            <CONNECTION INSTANCE="GPIC1" PORT="ACLK"/>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="FCLK_CLK3" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_aclk"/>
            <CONNECTION INSTANCE="HPIC3" PORT="ACLK"/>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ACLK"/>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="PS_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET1_N" SIGIS="rst" SIGNAME="PS_FCLK_RESET1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET2_N" SIGIS="rst" SIGNAME="PS_FCLK_RESET2_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET3_N" SIGIS="rst" SIGNAME="PS_FCLK_RESET3_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="PTP_ETHERNET_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:ptp:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="DELAY_REQ_RX" PHYSICAL="ENET0_PTP_DELAY_REQ_RX"/>
            <PORTMAP LOGICAL="DELAY_REQ_TX" PHYSICAL="ENET0_PTP_DELAY_REQ_TX"/>
            <PORTMAP LOGICAL="PDELAY_REQ_RX" PHYSICAL="ENET0_PTP_PDELAY_REQ_RX"/>
            <PORTMAP LOGICAL="PDELAY_REQ_TX" PHYSICAL="ENET0_PTP_PDELAY_REQ_TX"/>
            <PORTMAP LOGICAL="PDELAY_RESP_RX" PHYSICAL="ENET0_PTP_PDELAY_RESP_RX"/>
            <PORTMAP LOGICAL="PDELAY_RESP_TX" PHYSICAL="ENET0_PTP_PDELAY_RESP_TX"/>
            <PORTMAP LOGICAL="SYNC_FRAME_RX" PHYSICAL="ENET0_PTP_SYNC_FRAME_RX"/>
            <PORTMAP LOGICAL="SYNC_FRAME_TX" PHYSICAL="ENET0_PTP_SYNC_FRAME_TX"/>
            <PORTMAP LOGICAL="SOF_RX" PHYSICAL="ENET0_SOF_RX"/>
            <PORTMAP LOGICAL="SOF_TX" PHYSICAL="ENET0_SOF_TX"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="PS_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="PS_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:usbctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PORT_INDCTL" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP LOGICAL="VBUS_PWRSELECT" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP LOGICAL="VBUS_PWRFAULT" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP0_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP0_RCOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP0_WCOUNT"/>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP0_RACOUNT"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP0_WACOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP0_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP0_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP2_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP2_RCOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP2_WCOUNT"/>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP2_RACOUNT"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP2_WACOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP2_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP2_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP3_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP3_RCOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP3_WCOUNT"/>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP3_RACOUNT"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP3_WACOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP3_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP3_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP1" DATAWIDTH="32" NAME="M_AXI_GP1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK2"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP1_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP1_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP1_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP1_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP1_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP1_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP1_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP1_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP1_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP1_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP1_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP1_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP1_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP1_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP1_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP1_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP1_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP1_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP1_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP1_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP1_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP1_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP1_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP1_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP1_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP1_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP1_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP1_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP1_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP1_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP1_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP1_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP1_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP1_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP1_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP1_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP1_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP1_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="64" NAME="S_AXI_HP0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK3"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP0_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP0_AWQOS"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP0_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP0_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M00_AXI" DATAWIDTH="64" NAME="S_AXI_HP2" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK3"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP2_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP2_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP2_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP2_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP2_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP2_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP2_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP2_RRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP2_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP2_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP2_RDATA"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP2_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP2_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP2_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP2_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP2_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP2_WVALID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP2_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP2_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP2_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP2_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP2_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP2_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP2_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP2_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP2_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP2_AWADDR"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP2_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP2_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP2_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP2_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP2_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP2_AWQOS"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP2_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP2_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP2_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP2_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP2_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="HPIC3_M00_AXI" DATAWIDTH="64" NAME="S_AXI_HP3" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK3"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP3_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP3_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP3_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP3_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP3_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP3_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP3_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP3_RRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP3_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP3_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP3_RDATA"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP3_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP3_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP3_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP3_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP3_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP3_WVALID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP3_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP3_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP3_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP3_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP3_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP3_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP3_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP3_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP3_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP3_AWADDR"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP3_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP3_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP3_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP3_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP3_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP3_AWQOS"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP3_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP3_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP3_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP3_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP3_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C0FFFF" INSTANCE="Tiger4NSC_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C1FFFF" INSTANCE="Tiger4NSC_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C2FFFF" INSTANCE="Tiger4NSC_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C3FFFF" INSTANCE="Tiger4NSC_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C4FFFF" INSTANCE="Tiger4NSC_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C5FFFF" INSTANCE="Tiger4NSC_5" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C6FFFF" INSTANCE="Tiger4NSC_6" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C7FFFF" INSTANCE="Tiger4NSC_7" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x83C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C0FFFF" INSTANCE="NVMeHostController_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s0_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="Tiger4NSC_0"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_1"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_2"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_3"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_4"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_5"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_6"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_7"/>
        <PERIPHERAL INSTANCE="NVMeHostController_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_0" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_0_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M00_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_0"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_0"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_1" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_1_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M01_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_1"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_1"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_2" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_2_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M02_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_2"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_2"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_3" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_3_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M03_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_3"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_3"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_4" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C4FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_4_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC2_M00_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP2_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP2"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_4"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_4"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_5" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_5_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC2_M01_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP2_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP2"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_5"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_5"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_6" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_6_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC2_M02_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP2_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP2"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_6"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_6"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_7" HWVERSION="1.2.5" INSTANCE="Tiger4NSC_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.2.5">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="C_AXI" NAME="reg0" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_5_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C70000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C7FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC2_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_7_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC2_M03_AXI" DATAWIDTH="32" NAME="C_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="C_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="C_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="C_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="C_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="C_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="C_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="C_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="C_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="C_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="C_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="C_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="C_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="C_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="C_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="C_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="C_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="C_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="C_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_D_AXI" DATAWIDTH="32" NAME="D_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="OpenSSD2_processing_system7_0_0_FCLK_CLK1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="D_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="D_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="D_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="D_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="D_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="D_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="D_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="D_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="D_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="D_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="D_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="D_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="D_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="D_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="D_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="D_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="D_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="D_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="D_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="D_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="D_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="D_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="D_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="D_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="D_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="D_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="D_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="D_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="oOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="oTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="oSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="oAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="oLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="oCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="iCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="oWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="oWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="oWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="iWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="iReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="iReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="iReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="oReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="oROMEnable"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="oROMAddr"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="oROMWData"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="iROMRData"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="oROMRW"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="oROMReset"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="iSharedKESReady"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="oDecodeNeeded"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="oSyndromes"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="iErroredChunk"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="iCorrectionFail"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="iErrorCount"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="iELPCoefficients"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP2_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="PS" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="D_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP2"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="PS"/>
        <PERIPHERAL INSTANCE="V2NFC100DDR_7"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_7"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4SharedKES_0" HWVERSION="1.0.1" INSTANCE="Tiger4SharedKES_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4SharedKES" VLNV="ENCLab:ip:Tiger4SharedKES:1.0.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Channel" VALUE="4"/>
        <PARAMETER NAME="Multi" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4SharedKES_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_1" SIGIS="undef" SIGNAME="Tiger4NSC_1_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_1" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_1" SIGIS="undef" SIGNAME="Tiger4NSC_1_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_2" SIGIS="undef" SIGNAME="Tiger4NSC_2_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_2" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_2" SIGIS="undef" SIGNAME="Tiger4NSC_2_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_3" SIGIS="undef" SIGNAME="Tiger4NSC_3_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_3" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_3" SIGIS="undef" SIGNAME="Tiger4NSC_3_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_SharedKESInterface" NAME="SharedKESInterface_CH0" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_0"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_0"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_0"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_0"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_0"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_0"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_0"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_0"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_0"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_SharedKESInterface" NAME="SharedKESInterface_CH1" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_1"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_1"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_1"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_1"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_1"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_1"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_1"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_1"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_1"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_SharedKESInterface" NAME="SharedKESInterface_CH2" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_2"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_2"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_2"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_2"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_2"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_2"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_2"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_2"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_2"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_SharedKESInterface" NAME="SharedKESInterface_CH3" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_3"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_3"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_3"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_3"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_3"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_3"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_3"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_3"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_3"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Tiger4SharedKES_1" HWVERSION="1.0.1" INSTANCE="Tiger4SharedKES_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4SharedKES" VLNV="ENCLab:ip:Tiger4SharedKES:1.0.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Channel" VALUE="4"/>
        <PARAMETER NAME="Multi" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4SharedKES_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_1" SIGIS="undef" SIGNAME="Tiger4NSC_5_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_1" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_1" SIGIS="undef" SIGNAME="Tiger4NSC_5_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_2" SIGIS="undef" SIGNAME="Tiger4NSC_6_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_2" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_2" SIGIS="undef" SIGNAME="Tiger4NSC_6_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_3" SIGIS="undef" SIGNAME="Tiger4NSC_7_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_3" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_3" SIGIS="undef" SIGNAME="Tiger4NSC_7_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_SharedKESInterface" NAME="SharedKESInterface_CH0" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_0"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_0"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_0"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_0"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_0"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_0"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_0"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_0"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_0"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_SharedKESInterface" NAME="SharedKESInterface_CH1" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_1"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_1"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_1"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_1"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_1"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_1"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_1"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_1"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_1"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_SharedKESInterface" NAME="SharedKESInterface_CH2" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_2"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_2"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_2"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_2"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_2"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_2"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_2"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_2"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_2"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_SharedKESInterface" NAME="SharedKESInterface_CH3" TYPE="TARGET" VLNV="ENCLab:user:SharedKESInterface:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SharedKESReady" PHYSICAL="oSharedKESReady_3"/>
            <PORTMAP LOGICAL="ErrorDetectionEnd" PHYSICAL="iErrorDetectionEnd_3"/>
            <PORTMAP LOGICAL="DecodeNeeded" PHYSICAL="iDecodeNeeded_3"/>
            <PORTMAP LOGICAL="Syndromes" PHYSICAL="iSyndromes_3"/>
            <PORTMAP LOGICAL="IntraSharedKESEnd" PHYSICAL="oIntraSharedKESEnd_3"/>
            <PORTMAP LOGICAL="ErroredChunk" PHYSICAL="oErroredChunk_3"/>
            <PORTMAP LOGICAL="CorrectionFail" PHYSICAL="oCorrectionFail_3"/>
            <PORTMAP LOGICAL="ErrorCount" PHYSICAL="oClusterErrorCount_3"/>
            <PORTMAP LOGICAL="ELPCoefficients" PHYSICAL="oELPCoefficients_3"/>
            <PORTMAP LOGICAL="CSAvailable" PHYSICAL="iCSAvailable_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_0" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH0_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH0_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH0_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH0_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH0_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_1" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH1_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH1_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH1_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH1_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH1_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_2" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH2MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH2MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH2_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH2_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH2_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH2_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH2_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_3" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH3MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH3MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH3_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH3_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH3_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH3_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH3_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_4" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH4_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH4_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH4_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH4_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH4_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_5" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH5_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH5_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH5_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_E_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH5_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH5_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_6" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH6MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH6MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH6_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH6_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH6_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH6_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH6_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_7" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_4_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH7MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH7MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH7_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH7_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH7_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH7_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH7_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_NFCInterface" NAME="NFCInterface" TYPE="TARGET" VLNV="ENCLab:user:V2FMCDCLW:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="Opcode" PHYSICAL="iOpcode"/>
            <PORTMAP LOGICAL="TargetID" PHYSICAL="iTargetID"/>
            <PORTMAP LOGICAL="SourceID" PHYSICAL="iSourceID"/>
            <PORTMAP LOGICAL="Address" PHYSICAL="iAddress"/>
            <PORTMAP LOGICAL="Length" PHYSICAL="iLength"/>
            <PORTMAP LOGICAL="CMDValid" PHYSICAL="iCMDValid"/>
            <PORTMAP LOGICAL="CMDReady" PHYSICAL="oCMDReady"/>
            <PORTMAP LOGICAL="WriteData" PHYSICAL="iWriteData"/>
            <PORTMAP LOGICAL="WriteLast" PHYSICAL="iWriteLast"/>
            <PORTMAP LOGICAL="WriteValid" PHYSICAL="iWriteValid"/>
            <PORTMAP LOGICAL="WriteReady" PHYSICAL="oWriteReady"/>
            <PORTMAP LOGICAL="ReadData" PHYSICAL="oReadData"/>
            <PORTMAP LOGICAL="ReadLast" PHYSICAL="oReadLast"/>
            <PORTMAP LOGICAL="ReadValid" PHYSICAL="oReadValid"/>
            <PORTMAP LOGICAL="ReadReady" PHYSICAL="iReadReady"/>
            <PORTMAP LOGICAL="ReadyBusy" PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_D_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_D_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M00_AXI_wid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_D_AXI" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_D_AXI" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_interconnect_1" HWVERSION="2.1" INSTANCE="axi_interconnect_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP2_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP2_WID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_D_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M00_AXI_wid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_D_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_D_AXI" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_D_AXI" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iReset"/>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReset"/>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReset"/>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC2" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="GPIC2" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_2" HWVERSION="5.0" INSTANCE="proc_sys_reset_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET2_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET2_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_aresetn"/>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_3" HWVERSION="5.0" INSTANCE="proc_sys_reset_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_CLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET3_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET3_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_aresetn"/>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
