# do Lab.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:59:52 on Apr 24,2019
# vlog -work work Lab.vo 
# -- Compiling module mips_processor
# 
# Top level modules:
# 	mips_processor
# End time: 16:59:53 on Apr 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:59:53 on Apr 24,2019
# vlog -work work mips_processor.vwf.vt 
# -- Compiling module mips_processor_vlg_vec_tst
# 
# Top level modules:
# 	mips_processor_vlg_vec_tst
# End time: 16:59:53 on Apr 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mips_processor_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 16:59:53 on Apr 24,2019
# Loading work.mips_processor_vlg_vec_tst
# Loading work.mips_processor
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 22724 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Note: $finish    : mips_processor.vwf.vt(63)
#    Time: 20 us  Iteration: 0  Instance: /mips_processor_vlg_vec_tst
# End time: 16:59:57 on Apr 24,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
