INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_serializer/project_serializer.srcs/sources_1/new/ser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serialiser1
INFO: [VRFC 10-163] Analyzing VHDL file "V:/EECS 700-FPGA/New folder/project_serializer/project_serializer.srcs/sim_1/new/serz_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializer_tb
