{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685096045083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685096045083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 18:14:04 2023 " "Processing started: Fri May 26 18:14:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685096045083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685096045083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685096045084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685096045493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudesign.v 1 1 " "Found 1 design units, including 1 entities, in source file cpudesign.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDesign " "Found entity 1: CPUDesign" {  } { { "CPUDesign.v" "" { Text "E:/new/CPUDesign/CPUDesign.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "sccpu/regfile.v" "" { Text "E:/new/CPUDesign/sccpu/regfile.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "sccpu/mux2x32.v" "" { Text "E:/new/CPUDesign/sccpu/mux2x32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "sccpu/mux2x5.v" "" { Text "E:/new/CPUDesign/sccpu/mux2x5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wren WrEn main_dataflow.v(13) " "Verilog HDL Declaration information at main_dataflow.v(13): object \"wren\" differs only in case from object \"WrEn\" in the same scope" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685096045545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cause CAUSE main_dataflow.v(47) " "Verilog HDL Declaration information at main_dataflow.v(47): object \"cause\" differs only in case from object \"CAUSE\" in the same scope" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685096045545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "epc EPC main_dataflow.v(108) " "Verilog HDL Declaration information at main_dataflow.v(108): object \"epc\" differs only in case from object \"EPC\" in the same scope" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1685096045545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/main_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/main_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_dataflow " "Found entity 1: main_dataflow" {  } { { "sccpu/main_dataflow.v" "" { Text "E:/new/CPUDesign/sccpu/main_dataflow.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/cla32.v 8 8 " "Found 8 design units, including 8 entities, in source file sccpu/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_32 " "Found entity 2: cla_32" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_16 " "Found entity 3: cla_16" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""} { "Info" "ISGN_ENTITY_NAME" "4 cla_8 " "Found entity 4: cla_8" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""} { "Info" "ISGN_ENTITY_NAME" "5 cla_4 " "Found entity 5: cla_4" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""} { "Info" "ISGN_ENTITY_NAME" "6 cla_2 " "Found entity 6: cla_2" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""} { "Info" "ISGN_ENTITY_NAME" "7 add " "Found entity 7: add" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""} { "Info" "ISGN_ENTITY_NAME" "8 g_p " "Found entity 8: g_p" {  } { { "sccpu/cla32.v" "" { Text "E:/new/CPUDesign/sccpu/cla32.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/cs_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/cs_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs_generator " "Found entity 1: cs_generator" {  } { { "sccpu/cs_generator.v" "" { Text "E:/new/CPUDesign/sccpu/cs_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/scinstmem.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/scinstmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 scinstmem " "Found entity 1: scinstmem" {  } { { "sccpu/scinstmem.v" "" { Text "E:/new/CPUDesign/sccpu/scinstmem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "sccpu/alu.v" "" { Text "E:/new/CPUDesign/sccpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "sccpu/mux4x32.v" "" { Text "E:/new/CPUDesign/sccpu/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "sccpu/shift.v" "" { Text "E:/new/CPUDesign/sccpu/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/addsub32.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/addsub32.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub32 " "Found entity 1: addsub32" {  } { { "sccpu/addsub32.v" "" { Text "E:/new/CPUDesign/sccpu/addsub32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/jal_f.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/jal_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal_f " "Found entity 1: jal_f" {  } { { "sccpu/jal_f.v" "" { Text "E:/new/CPUDesign/sccpu/jal_f.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/scdatamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/scdatamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 scdatamem " "Found entity 1: scdatamem" {  } { { "sccpu/scdatamem.v" "" { Text "E:/new/CPUDesign/sccpu/scdatamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/extendedthirtytwo.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/extendedthirtytwo.v" { { "Info" "ISGN_ENTITY_NAME" "1 extendedThirtyTwo " "Found entity 1: extendedThirtyTwo" {  } { { "sccpu/extendedThirtyTwo.v" "" { Text "E:/new/CPUDesign/sccpu/extendedThirtyTwo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/extendedthirty.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/extendedthirty.v" { { "Info" "ISGN_ENTITY_NAME" "1 extendedThirty " "Found entity 1: extendedThirty" {  } { { "sccpu/extendedThirty.v" "" { Text "E:/new/CPUDesign/sccpu/extendedThirty.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetpc.v 1 1 " "Found 1 design units, including 1 entities, in source file resetpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetPC " "Found entity 1: resetPC" {  } { { "resetPC.v" "" { Text "E:/new/CPUDesign/resetPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/show.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "sccpu/show.v" "" { Text "E:/new/CPUDesign/sccpu/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "toLowclk.v(5) " "Verilog HDL information at toLowclk.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "sccpu/toLowclk.v" "" { Text "E:/new/CPUDesign/sccpu/toLowclk.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1685096045560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/tolowclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sccpu/tolowclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 toLowclk " "Found entity 1: toLowclk" {  } { { "sccpu/toLowclk.v" "" { Text "E:/new/CPUDesign/sccpu/toLowclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll " "Found entity 1: pll_pll" {  } { { "pll_pll.v" "" { Text "E:/new/CPUDesign/pll_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_pll/pll_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_pll/pll_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll_0002 " "Found entity 1: pll_pll_0002" {  } { { "pll_pll/pll_pll_0002.v" "" { Text "E:/new/CPUDesign/pll_pll/pll_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685096045562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045562 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \";\" excReg.v(11) " "Verilog HDL syntax error at excReg.v(11) near text \"end\";  expecting \";\"" {  } { { "sccpu/excReg.v" "" { Text "E:/new/CPUDesign/sccpu/excReg.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685096045563 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "excReg excReg.v(1) " "Ignored design unit \"excReg\" at excReg.v(1) due to previous errors" {  } { { "sccpu/excReg.v" "" { Text "E:/new/CPUDesign/sccpu/excReg.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1685096045563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccpu/excreg.v 0 0 " "Found 0 design units, including 0 entities, in source file sccpu/excreg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685096045563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/new/CPUDesign/output_files/CPUDesign.map.smsg " "Generated suppressed messages file E:/new/CPUDesign/output_files/CPUDesign.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685096045583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685096045672 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 26 18:14:05 2023 " "Processing ended: Fri May 26 18:14:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685096045672 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685096045672 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685096045672 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685096045672 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685096046257 ""}
