$date
	Wed May 28 00:59:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_control_tb $end
$var wire 4 ! alu_control [3:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 1 $ funct7_5 $end
$scope module uut $end
$var wire 2 % ALUOp [1:0] $end
$var wire 3 & funct3 [2:0] $end
$var wire 1 $ funct7_5 $end
$var reg 4 ' alu_control [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
b0 &
b10 %
0$
b0 #
b10 "
b10 !
$end
#10000
b110 !
b110 '
1$
#20000
b0 !
b0 '
0$
b111 #
b111 &
#30000
b101 !
b101 '
b101 #
b101 &
#40000
b1101 !
b1101 '
1$
#50000
b10 !
b10 '
0$
b0 #
b0 &
b11 "
b11 %
#60000
b1000 !
b1000 '
b11 #
b11 &
#70000
b101 !
b101 '
b101 #
b101 &
#80000
b1101 !
b1101 '
1$
#90000
b10 !
b10 '
0$
b0 #
b0 &
b0 "
b0 %
#100000
b110 !
b110 '
b1 "
b1 %
#110000
