0.6
2019.1
May 24 2019
15:06:07
C:/Users/Emelin/vivado_projects/UART/UART/RS422_PROJECT/RS422_PROJECT.srcs/sim_1/new/uart_tb.vhd,1706759162,vhdl,,,,uart_tb,,,,,,,,
C:/Users/Emelin/vivado_projects/UART/UART/RS422_PROJECT/RS422_PROJECT.srcs/sources_1/new/UART_RX.vhd,1706758915,vhdl,,,,uart_rx,,,,,,,,
C:/Users/Emelin/vivado_projects/UART/UART/RS422_PROJECT/RS422_PROJECT.srcs/sources_1/new/UART_TX.vhd,1706758947,vhdl,,,,uart_tx,,,,,,,,
