<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/common_cells/src/stream_demux.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License. You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="c1">/// Stream demultiplexer: Connects the input stream (valid-ready) handshake to one of `N_OUP` output</span>
<a name="l-12"></a><span class="c1">/// stream handshakes.</span>
<a name="l-13"></a><span class="c1">///</span>
<a name="l-14"></a><span class="c1">/// This module has no data ports because stream data does not need to be demultiplexed: the data of</span>
<a name="l-15"></a><span class="c1">/// the input stream can just be applied at all output streams.</span>
<a name="l-16"></a>
<a name="l-17"></a><span class="k">module</span> <span class="n">stream_demux</span> <span class="p">#(</span>
<a name="l-18"></a>  <span class="k">parameter</span> <span class="kt">integer</span> <span class="n">N_OUP</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<a name="l-19"></a>  <span class="c1">/// Dependent parameters, DO NOT OVERRIDE!</span>
<a name="l-20"></a>  <span class="k">parameter</span> <span class="kt">integer</span> <span class="n">LOG_N_OUP</span> <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">N_OUP</span><span class="p">)</span>
<a name="l-21"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-22"></a>  <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">inp_valid_i</span><span class="p">,</span>
<a name="l-23"></a>  <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">inp_ready_o</span><span class="p">,</span>
<a name="l-24"></a>
<a name="l-25"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">LOG_N_OUP</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">oup_sel_i</span><span class="p">,</span>
<a name="l-26"></a>
<a name="l-27"></a>  <span class="k">output</span> <span class="kt">logic</span>  <span class="p">[</span><span class="n">N_OUP</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">oup_valid_o</span><span class="p">,</span>
<a name="l-28"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">N_OUP</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">oup_ready_i</span>
<a name="l-29"></a><span class="p">);</span>
<a name="l-30"></a>
<a name="l-31"></a>  <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-32"></a>    <span class="n">oup_valid_o</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-33"></a>    <span class="n">oup_valid_o</span><span class="p">[</span><span class="n">oup_sel_i</span><span class="p">]</span> <span class="o">=</span> <span class="n">inp_valid_i</span><span class="p">;</span>
<a name="l-34"></a>  <span class="k">end</span>
<a name="l-35"></a>  <span class="k">assign</span> <span class="n">inp_ready_o</span> <span class="o">=</span> <span class="n">oup_ready_i</span><span class="p">[</span><span class="n">oup_sel_i</span><span class="p">];</span>
<a name="l-36"></a>
<a name="l-37"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>