Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 06:07:45 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_0/Q_reg[7]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_b0p0/add_3231/CLOCK_r_REG44_S6
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_0/Q_reg[7]/CK (DFFR_X1)                      0.00       0.00 r
  DP/reg_b_i_0/Q_reg[7]/Q (DFFR_X1)                       0.12       0.12 r
  U18226/ZN (NAND2_X1)                                    0.04       0.16 f
  U18227/ZN (INV_X1)                                      0.03       0.19 r
  U9445/Z (MUX2_X1)                                       0.05       0.23 r
  U18436/ZN (INV_X1)                                      0.02       0.26 f
  U12876/ZN (NAND2_X1)                                    0.03       0.29 r
  U18677/ZN (NAND2_X1)                                    0.03       0.32 f
  U18678/S (FA_X1)                                        0.14       0.46 r
  U18679/ZN (INV_X1)                                      0.03       0.48 f
  U13424/ZN (NAND2_X1)                                    0.03       0.52 r
  U10483/ZN (NAND2_X1)                                    0.04       0.56 f
  U13382/ZN (NAND2_X1)                                    0.03       0.59 r
  U13343/ZN (NAND2_X1)                                    0.03       0.62 f
  U18712/S (FA_X1)                                        0.14       0.77 r
  U7511/Z (BUF_X1)                                        0.04       0.80 r
  U18745/ZN (INV_X1)                                      0.02       0.83 f
  U18746/S (FA_X1)                                        0.13       0.96 r
  U18785/ZN (XNOR2_X1)                                    0.06       1.01 r
  U18789/ZN (OAI21_X1)                                    0.04       1.05 f
  DP/MULT_b0p0/add_3231/A[6] (iir_filter_DW01_add_7)      0.00       1.05 f
  DP/MULT_b0p0/add_3231/U393/ZN (NAND2_X1)                0.05       1.10 r
  DP/MULT_b0p0/add_3231/U331/ZN (OAI21_X1)                0.04       1.13 f
  DP/MULT_b0p0/add_3231/U336/ZN (AOI21_X1)                0.04       1.17 r
  DP/MULT_b0p0/add_3231/U351/ZN (OAI21_X1)                0.03       1.21 f
  DP/MULT_b0p0/add_3231/CLOCK_r_REG44_S6/D (DFFS_X1)      0.01       1.22 f
  data arrival time                                                  1.22

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_b0p0/add_3231/CLOCK_r_REG44_S6/CK (DFFS_X1)     0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.33


1
