/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  reg [13:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [19:0] celloutsig_0_32z;
  wire [17:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [3:0] celloutsig_0_64z;
  wire [16:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire [5:0] celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[1] & in_data[32]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z & celloutsig_0_4z[3]);
  assign celloutsig_0_62z = ~(celloutsig_0_29z[12] & celloutsig_0_49z[2]);
  assign celloutsig_0_74z = ~(celloutsig_0_61z[1] & celloutsig_0_66z[16]);
  assign celloutsig_0_96z = ~(celloutsig_0_28z & celloutsig_0_49z[5]);
  assign celloutsig_1_0z = ~(in_data[103] & in_data[132]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z & celloutsig_0_6z);
  assign celloutsig_1_9z = ~(celloutsig_1_3z[5] & celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_9z & celloutsig_1_3z[5]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z[2] & celloutsig_1_9z);
  assign celloutsig_0_1z = ~(in_data[52] & celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_1z & celloutsig_0_15z[3]);
  assign celloutsig_0_21z = ~(celloutsig_0_0z & _01_);
  assign celloutsig_0_23z = ~(celloutsig_0_49z[5] & celloutsig_0_5z[0]);
  assign celloutsig_0_26z = ~(celloutsig_0_6z & in_data[67]);
  assign celloutsig_0_28z = ~(celloutsig_0_19z & celloutsig_0_21z);
  assign celloutsig_0_31z = ~(celloutsig_0_5z[2] & celloutsig_0_5z[0]);
  assign celloutsig_0_3z = ~(in_data[3] & in_data[9]);
  reg [7:0] _22_;
  always_ff @(posedge out_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 8'h00;
    else _22_ <= { in_data[91:89], celloutsig_0_11z, celloutsig_0_3z };
  assign { _00_, _02_[6:3], _01_, _02_[1:0] } = _22_;
  assign celloutsig_0_4z = ~ in_data[16:7];
  assign celloutsig_0_49z = ~ celloutsig_0_4z[5:0];
  assign celloutsig_0_5z = ~ { in_data[73:71], celloutsig_0_1z };
  assign celloutsig_0_61z = ~ { celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_0_64z = ~ { celloutsig_0_33z[4], celloutsig_0_62z, celloutsig_0_23z, celloutsig_0_31z };
  assign celloutsig_0_95z = ~ { celloutsig_0_4z[4:0], celloutsig_0_74z };
  assign celloutsig_1_8z = ~ in_data[187:185];
  assign celloutsig_1_11z = ~ celloutsig_1_8z;
  assign celloutsig_0_11z = ~ celloutsig_0_5z;
  assign celloutsig_0_12z = ~ celloutsig_0_4z[9:6];
  assign celloutsig_0_15z = ~ { celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_22z = ~ celloutsig_0_15z[5:3];
  assign celloutsig_0_33z = ~ { celloutsig_0_32z[8:6], celloutsig_0_26z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_13z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_13z = { in_data[69:57], celloutsig_0_10z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_30z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_30z = celloutsig_0_5z;
  assign { celloutsig_0_2z[2], celloutsig_0_2z[5:3], celloutsig_0_2z[0] } = ~ { celloutsig_0_1z, in_data[28:26], celloutsig_0_0z };
  assign { celloutsig_0_32z[19:17], celloutsig_0_32z[3:0], celloutsig_0_32z[13:4] } = ~ { celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_4z };
  assign { celloutsig_0_66z[15:13], celloutsig_0_66z[16], celloutsig_0_66z[11:0] } = ~ { celloutsig_0_64z, celloutsig_0_15z, celloutsig_0_12z };
  assign { celloutsig_0_29z[5], celloutsig_0_29z[8:6], celloutsig_0_29z[3], celloutsig_0_29z[14], celloutsig_0_29z[17:15], celloutsig_0_29z[13:9] } = ~ { celloutsig_0_2z[2], celloutsig_0_2z[5:3], celloutsig_0_2z[0], celloutsig_0_19z, celloutsig_0_13z[3:1], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_3z[5:4] = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_4z[6], celloutsig_1_4z[8] } = ~ celloutsig_1_3z[5:4];
  assign { celloutsig_1_13z[3], celloutsig_1_13z[5] } = ~ { celloutsig_1_4z[6], celloutsig_1_4z[8] };
  assign { out_data[107], out_data[108], out_data[96], out_data[100], out_data[103:101], out_data[99:97] } = ~ { celloutsig_1_13z[3], celloutsig_1_13z[5], celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z };
  assign { _02_[7], _02_[2] } = { _00_, _01_ };
  assign { celloutsig_0_29z[4], celloutsig_0_29z[2:0] } = { celloutsig_0_29z[5], celloutsig_0_29z[14], celloutsig_0_29z[14], celloutsig_0_29z[14] };
  assign celloutsig_0_2z[1] = celloutsig_0_2z[2];
  assign celloutsig_0_32z[16:14] = celloutsig_0_32z[19:17];
  assign celloutsig_0_66z[12] = celloutsig_0_66z[16];
  assign { celloutsig_1_13z[4], celloutsig_1_13z[2:0] } = { celloutsig_1_13z[5], celloutsig_1_13z[3], celloutsig_1_13z[5], celloutsig_1_13z[5] };
  assign celloutsig_1_3z[3:0] = { celloutsig_1_3z[4], celloutsig_1_3z[5], celloutsig_1_3z[5:4] };
  assign { celloutsig_1_4z[7], celloutsig_1_4z[5:0] } = { celloutsig_1_4z[8], celloutsig_1_4z[6], celloutsig_1_4z[8], celloutsig_1_4z[8], celloutsig_1_4z[6], celloutsig_1_4z[6], celloutsig_1_4z[8] };
  assign { out_data[128], out_data[106:104], out_data[37:32], out_data[0] } = { celloutsig_1_18z, out_data[107], out_data[108], out_data[108], celloutsig_0_95z, celloutsig_0_96z };
endmodule
