==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 103.328 ; gain = 44.992
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 103.367 ; gain = 45.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'accumulateHW' into 'parseEvents' (abmofParseEvents/src/abmof_hw_accel.cpp:201).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 122.027 ; gain = 63.691
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] abmofParseEvents/src/abmof_hw_accel.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 124.285 ; gain = 65.949
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (abmofParseEvents/src/abmof_hw_accel.cpp:183) in function 'parseEvents' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calcOF' (abmofParseEvents/src/abmof_hw_accel.cpp:93).
INFO: [XFORM 203-501] Unrolling loop 'accumulateHW_label1' (abmofParseEvents/src/abmof_hw_accel.cpp:28) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'accumulateHW_label2' (abmofParseEvents/src/abmof_hw_accel.cpp:33) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefBlockLoop1' (abmofParseEvents/src/abmof_hw_accel.cpp:96) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'readBlockInnerLoop1' (abmofParseEvents/src/abmof_hw_accel.cpp:103) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'parseEvents_label3' (abmofParseEvents/src/abmof_hw_accel.cpp:106) in function 'calcOF' completely.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 2 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'parseEvents' (abmofParseEvents/src/abmof_hw_accel.cpp:141)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 158.047 ; gain = 99.711
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.14'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.4'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.15'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.12'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.11'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.5'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.7'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.10'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.9'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.13'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.8'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.6'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 211.699 ; gain = 153.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calcOF'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlices_V_1_load_2', abmofParseEvents/src/abmof_hw_accel.cpp:99) on array 'glPLSlices_V_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlices_V_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlices_V_2_load_4', abmofParseEvents/src/abmof_hw_accel.cpp:99) on array 'glPLSlices_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlices_V_2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlices_V_3_load_6', abmofParseEvents/src/abmof_hw_accel.cpp:99) on array 'glPLSlices_V_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlices_V_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlices_V_4_load_8', abmofParseEvents/src/abmof_hw_accel.cpp:99) on array 'glPLSlices_V_4' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlices_V_4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlices_V_11_load_22', abmofParseEvents/src/abmof_hw_accel.cpp:99) on array 'glPLSlices_V_11' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlices_V_11'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlices_V_13_load_26', abmofParseEvents/src/abmof_hw_accel.cpp:99) on array 'glPLSlices_V_13' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlices_V_13'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlices_V_14_load_28', abmofParseEvents/src/abmof_hw_accel.cpp:99) on array 'glPLSlices_V_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlices_V_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.29 seconds; current allocated memory: 163.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.857 seconds; current allocated memory: 168.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'call' operation (abmofParseEvents/src/abmof_hw_accel.cpp:215) to 'calcOF' and 'load' operation ('glPLSlices_V_0_load', abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:201) on array 'glPLSlices_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'call' operation (abmofParseEvents/src/abmof_hw_accel.cpp:215) to 'calcOF' and 'load' operation ('glPLSlices_V_0_load', abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:201) on array 'glPLSlices_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between 'call' operation (abmofParseEvents/src/abmof_hw_accel.cpp:215) to 'calcOF' and 'load' operation ('glPLSlices_V_0_load', abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:201) on array 'glPLSlices_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 21.
WARNING: [SCHED 204-21] Estimated clock period (10.307ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('glPLSlices_V_0_load', abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:201) on array 'glPLSlices_V_0' (3.25 ns)
	'mux' operation ('tmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:26->abmofParseEvents/src/abmof_hw_accel.cpp:201) (2.06 ns)
	'add' operation ('tmpTmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:31->abmofParseEvents/src/abmof_hw_accel.cpp:201) (1.74 ns)
	'store' operation (abmofParseEvents/src/abmof_hw_accel.cpp:36->abmofParseEvents/src/abmof_hw_accel.cpp:201) of variable 'tmp_26', abmofParseEvents/src/abmof_hw_accel.cpp:34->abmofParseEvents/src/abmof_hw_accel.cpp:201 on array 'glPLSlices_V_12' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.992 seconds; current allocated memory: 170.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 173.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_164_36_1_1' to 'parseEvents_mux_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_1bkb': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcOF'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 179.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'glPLTminus1SliceIdx_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'glPLTminus2SliceIdx_s' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_0' to 'parseEvents_glPLScud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_1' to 'parseEvents_glPLSdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_2' to 'parseEvents_glPLSeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_3' to 'parseEvents_glPLSfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_4' to 'parseEvents_glPLSg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_5' to 'parseEvents_glPLShbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_6' to 'parseEvents_glPLSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_7' to 'parseEvents_glPLSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_8' to 'parseEvents_glPLSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_9' to 'parseEvents_glPLSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_10' to 'parseEvents_glPLSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_11' to 'parseEvents_glPLSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_12' to 'parseEvents_glPLSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_13' to 'parseEvents_glPLSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_14' to 'parseEvents_glPLSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlices_V_15' to 'parseEvents_glPLSrcU' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'refBlock_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'sum' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'sum' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'glCnt' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 7.038 seconds; current allocated memory: 185.210 MB.
INFO: [RTMG 210-278] Implementing memory 'parseEvents_glPLScud_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 274.816 ; gain = 216.480
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 39.332 seconds; peak allocated memory: 185.210 MB.
