/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 240 192)
	(text "I2C_Core_Verilog" (rect 5 0 79 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "data_valid" (rect 0 0 40 12)(font "Arial" ))
		(text "data_valid" (rect 21 59 61 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "rw" (rect 0 0 9 12)(font "Arial" ))
		(text "rw" (rect 21 75 30 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "slave_addr[6..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "slave_addr[6..0]" (rect 21 91 85 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "reg_addr[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "reg_addr[7..0]" (rect 21 107 77 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "reg_data[7..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "reg_data[7..0]" (rect 21 123 76 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 224 32)
		(output)
		(text "rrx_data[15..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "rrx_data[15..0]" (rect 146 27 203 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "scl" (rect 0 0 10 12)(font "Arial" ))
		(text "scl" (rect 193 43 203 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48)(line_width 1))
	)
	(port
		(pt 224 64)
		(output)
		(text "busy" (rect 0 0 20 12)(font "Arial" ))
		(text "busy" (rect 183 59 203 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64)(line_width 1))
	)
	(port
		(pt 224 80)
		(output)
		(text "CS" (rect 0 0 12 12)(font "Arial" ))
		(text "CS" (rect 191 75 203 87)(font "Arial" ))
		(line (pt 224 80)(pt 208 80)(line_width 1))
	)
	(port
		(pt 224 96)
		(bidir)
		(text "sda" (rect 0 0 14 12)(font "Arial" ))
		(text "sda" (rect 189 91 203 103)(font "Arial" ))
		(line (pt 224 96)(pt 208 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 208 160)(line_width 1))
	)
)
