From 2d8cd82f23bb844afd6e6da11f915ab68a8f1f73 Mon Sep 17 00:00:00 2001
From: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com>
Date: Mon, 1 Jul 2019 06:16:06 -0400
Subject: [DEVICE-TREE-XLNX PATCH 2/2] Remove the system controller dtsi files

Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com>
---
 .../2019.2/BOARD/zynqmp-a2197-e-reva.dtsi          | 419 ----------------
 .../2019.2/BOARD/zynqmp-a2197-g-reva.dtsi          | 260 ----------
 .../2019.2/BOARD/zynqmp-a2197-m-reva.dtsi          | 451 -----------------
 .../2019.2/BOARD/zynqmp-a2197-p-reva.dtsi          | 554 ---------------------
 .../2019.2/BOARD/zynqmp-a2197-reva.dtsi            |  72 ---
 5 files changed, 1756 deletions(-)
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-e-reva.dtsi
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-g-reva.dtsi
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-m-reva.dtsi
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-p-reva.dtsi
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-reva.dtsi

diff --git a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-e-reva.dtsi b/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-e-reva.dtsi
deleted file mode 100644
index 3088375..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-e-reva.dtsi
+++ /dev/null
@@ -1,419 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * dts file for Xilinx Versal a2197 RevA System Controller
- *
- * (C) Copyright 2019, Xilinx, Inc.
- *
- * Michal Simek <michal.simek@xilinx.com>
- */
-
-#include "include/dt-bindings/gpio/gpio.h"
-#include "include/dt-bindings/phy/phy.h"
-
-/ {
-	model = "Versal System Controller on a2197 Eval board RevA"; /* vck190 */
-	compatible = "xlnx,zynqmp-a2197-e-revA", "xlnx,zynqmp-a2197-revA",
-		     "xlnx,zynqmp-a2197", "xlnx,zynqmp";
-
-	chosen {
-		xlnx,eeprom = <&eeprom>;
-	};
-
-};
-
-&uart0 { /* uart0 MIO38-39 */
-	status = "okay";
-	u-boot,dm-pre-reloc;
-};
-
-&sdhci1 { /* sd1 MIO45-51 cd in place */
-	status = "okay";
-	no-1-8-v;
-	disable-wp;
-	xlnx,mio_bank = <1>;
-};
-
-&gem0 {
-	status = "okay";
-	phy-handle = <&phy0>;
-	phy-mode = "sgmii";
-	is-internal-pcspma;
-	phy0: phy@0 { /* u131 M88E1512 */
-		reg = <0>;
-	};
-};
-
-&gpio {
-	status = "okay";
-	gpio-line-names = "", "", "", "", "", /* 0 - 4 */
-		  "", "", "DC_SYS_CTRL0", "DC_SYS_CTRL1", "DC_SYS_CTRL2", /* 5 - 9 */
-		  "DC_SYS_CTRL3", "ZU4_TRIGGER", "SYSCTLR_PB", "", "", /* 10 - 14 */
-		  "", "", "", "", "", /* 15 - 19 */
-		  "", "", "", "", "", /* 20 - 24 */
-		  "", "", "", "", "", /* 25 - 29 */
-		  "", "", "", "", "LP_I2C0_PMC_SCL", /* 30 - 34 */
-		  "LP_I2C0_PMC_SDA", "LP_I2C1_SCL", "LP_I2C1_SDA", "UART0_RXD_IN", "UART0_TXD_OUT", /* 35 - 39 */
-		  "", "", "ETH_RESET_B", "", "", /* 40 - 44 */
-		  "SD1_CD_B", "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3", /* 45 - 49 */
-		  "SD1_CMD", "SD1_CLK", "", "", "", /* 50 - 54 */
-		  "", "", "", "", "", /* 55 - 59 */
-		  "", "", "", "", "", /* 60 - 64 */
-		  "", "", "", "", "", /* 65 - 69 */
-		  "", "", "", "", "", /* 70 - 74 */
-		  "", "ETH_MDC", "ETH_MDIO", /* 75 - 77, MIO end and EMIO start */
-		  "", "", "", "", "", /* 78 - 79 */
-		  "", "", "", "", "", /* 80 - 84 */
-		  "", "", "", "", "", /* 85 -89 */
-		  "", "", "", "", "", /* 90 - 94 */
-		  "", "", "", "", "", /* 95 - 99 */
-		  "", "", "", "", "", /* 100 - 104 */
-		  "", "", "", "", "", /* 105 - 109 */
-		  "", "", "", "", "", /* 110 - 114 */
-		  "", "", "", "", "", /* 115 - 119 */
-		  "", "", "", "", "", /* 120 - 124 */
-		  "", "", "", "", "", /* 125 - 129 */
-		  "", "", "", "", "", /* 130 - 134 */
-		  "", "", "", "", "", /* 135 - 139 */
-		  "", "", "", "", "", /* 140 - 144 */
-		  "", "", "", "", "", /* 145 - 149 */
-		  "", "", "", "", "", /* 150 - 154 */
-		  "", "", "", "", "", /* 155 - 159 */
-		  "", "", "", "", "", /* 160 - 164 */
-		  "", "", "", "", "", /* 165 - 169 */
-		  "", "", "", ""; /* 170 - 174 */
-};
-
-&i2c0 { /* MIO 34-35 - can't stay here */
-	status = "okay";
-	clock-frequency = <400000>;
-	i2c-mux@74 { /* u33 */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		/* reset-gpios = <&gpio SYSCTLR_IIC_MUX0_RESET_B GPIO_ACTIVE_HIGH>; */
-		i2c@0 { /* PMBUS */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			
-			/* u152 IR35215 0x16/0x46 vcc_soc */ 
-			/* u160 IRPS5401 0x17/0x47 */
-			/* u167 IRPS5401 0x1c/0x4c */
-			/* u175 IRPS5401 0x1d/0x4d */
-			/* u179 ir38164 0x19/0x49 vcco_500 */
-			/* u181 ir38164 0x1a/0x4a vcco_501 */
-			/* u183 ir38164 0x1b/0x4b vcco_502 */
-			/* u185 ir38164 0x1e/0x4e vadj_fmc */
-			/* u187 ir38164 0x1F/0x4f mgtyavcc */
-			/* u189 ir38164 0x20/0x50 mgtyavtt */
-			/* u194 ir38164 0x13/0x43 vdd1_1v8_lp4 */
-			/* u195 ir38164 0x14/0x44 vdd2_1v8_lp4 */
-		};
-		i2c@1 { /* PMBUS1_INA226 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <1>;
-			/* FIXME check alerts comming to SC */
-			vccint: ina226@40 { /* u65 */
-				compatible = "ti,ina226";
-				reg = <0x40>;
-				shunt-resistor = <5000>; /* R440 */
-				/* 0.78V @ 32A 1 of 6 Phases*/
-			};
-			vcc_soc: ina226@41 { /* u161 */
-				compatible = "ti,ina226";
-				reg = <0x41>;
-				shunt-resistor = <2000>; /* R1186 */
-				/* 0.78V @ 18A */
-			};
-			vcc_pmc: ina226@42 { /* u163 */
-				compatible = "ti,ina226";
-				reg = <0x42>;
-				shunt-resistor = <5000>; /* R1214 */
-				/* 0.78V @ 500mA */
-			};
-			vcc_ram: ina226@43 { /* u162 */
-				compatible = "ti,ina226";
-				reg = <0x43>;
-				shunt-resistor = <5000>; /* r1221 */
-				/* 0.78V @ 4A */
-			};
-			vcc_pslp: ina226@44 { /* u165 */
-				compatible = "ti,ina226";
-				reg = <0x44>;
-				shunt-resistor = <5000>; /* R1216 */
-				/* 0.78V @ 1A */
-			};
-			vcc_psfp: ina226@45 { /* u164 */
-				compatible = "ti,ina226";
-				reg = <0x45>;
-				shunt-resistor = <5000>; /* R1219 */
-				/* 0.78V @ 2A */
-			};
-		};
-		i2c@2 { /* PCIE_CLK */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <2>;
-			clock_8t49n287: clock-generator@d8 { /* u39 8T49N240 */
-				#clock-cells = <1>; /* author David Cater <david.cater@idt.com>*/
-				compatible = "idt,8t49n240", "idt,8t49n241"; /* FIXME no driver for 240 */
-				reg = <0xd8>;
-				/* Documentation/devicetree/bindings/clock/idt,idt8t49n24x.txt */
-				/* FIXME there input via J241 Samtec CLK1 and CLK0 from U38 - selection PIN */
-			};
-		};
-		i2c@3 { /* PMBUS2_INA226 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <3>;
-			/* FIXME check alerts comming to SC */
-			vccaux: ina226@40 { /* u166 */
-				compatible = "ti,ina226";
-				reg = <0x40>;
-				shunt-resistor = <5000>; /* R382 */
-				/* 1.5V @ 3A */
-			};
-			vccaux_pmc: ina226@41 { /* u168 */
-				compatible = "ti,ina226";
-				reg = <0x41>;
-				shunt-resistor = <5000>; /* R1246 */
-				/* 1.5V @ 500mA */
-			};
-			vcco_500: ina226@42 { /* u178 */
-				compatible = "ti,ina226";
-				reg = <0x42>;
-				shunt-resistor = <2000>; /* R1300 */
-				/* 3.3V @ 5A */
-			};
-			vcco_501: ina226@43 { /* u180 */
-				compatible = "ti,ina226";
-				reg = <0x43>;
-				shunt-resistor = <2000>; /* R1313 */
-				/* 3.3V @ 5A */
-			};
-			vcco_502: ina226@44 { /* u182 */
-				compatible = "ti,ina226";
-				reg = <0x44>;
-				shunt-resistor = <2000>; /* R1330 */
-				/* 3.3V @ 5A */
-			};
-			vcco_503: ina226@45 { /* u172 */
-				compatible = "ti,ina226";
-				reg = <0x45>;
-				shunt-resistor = <5000>; /* R1229 */
-				/* 1.8V @ 2A */
-			};
-			vcc_1v8: ina226@46 { /* u173 */
-				compatible = "ti,ina226";
-				reg = <0x46>;
-				shunt-resistor = <5000>; /* R400 */
-				/* 1.8V @ 6A */
-			};
-			vcc_3v3: ina226@47 { /* u174 */
-				compatible = "ti,ina226";
-				reg = <0x47>;
-				shunt-resistor = <5000>; /* R1232 */
-				/* 3.3V @ 500mA */
-			};
-			vcc_1v2_ddr4: ina226@48 { /* u176 */
-				compatible = "ti,ina226";
-				reg = <0x48>;
-				shunt-resistor = <5000>; /* R1275 */
-				/* 1.2V @ 4A */
-			};
-			vcc1v1_lp4: ina226@49 { /* u177 */
-				compatible = "ti,ina226";
-				reg = <0x49>;
-				shunt-resistor = <5000>; /* R1286 */
-				/* 1.1V @ 4A */
-			};
-			vadj_fmc: ina226@4a { /* u184 */
-				compatible = "ti,ina226";
-				reg = <0x4a>;
-				shunt-resistor = <2000>; /* R1350 */
-				/* 1.5V @ 10A */
-			};
-			mgtyavcc: ina226@4b { /* u186 */
-				compatible = "ti,ina226";
-				reg = <0x4b>;
-				shunt-resistor = <2000>; /* R1367 */
-				/* 0.88V @ 6A */
-			};
-			mgtyavtt: ina226@4c { /* u188 */
-				compatible = "ti,ina226";
-				reg = <0x4c>;
-				shunt-resistor = <2000>; /* R1384 */
-				/* 1.2V @ 10A */
-			};
-			mgtyvccaux: ina226@4d { /* u234 */
-				compatible = "ti,ina226";
-				reg = <0x4d>;
-				shunt-resistor = <5000>; /* r1679 */
-				/* 1.5V @ 500mA */
-			};
-		};
-		i2c@4 { /* LP_I2C_SM */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <4>;
-			/* FIXME wires ready but chip is missing */
-		};
-		i2c@5 { /* zSFP_SI570 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <5>;
-			si570_zsfp: clock-generator@5d { /* u192 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>;
-				temperature-stability = <50>;
-				factory-fout = <156250000>;
-				clock-frequency = <156250000>;
-				clock-output-names = "si570_hsdp_clk";
-			};
-		};
-		i2c@6 { /* USER_SI570_1 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <6>;
-			si570_user1_clk: clock-generator@5d { /* u205 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME check address */
-				temperature-stability = <50>;
-				factory-fout = <33333333>; /* FIXME check default value */
-				clock-frequency = <33333333>;
-				clock-output-names = "si570_user1";
-			};
-
-		};
-		i2c@7 { /* USER_SI570_2 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <7>;
-			/* FIXME wires ready but chip is missing */
-		};
-	};
-};
-
-&i2c1 { /* i2c1 MIO 36-37 */
-	status = "okay";
-	clock-frequency = <400000>;
-
-	i2c-mux@74 { /* u35 */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		/* reset-gpios = <&gpio SYSCTLR_IIC_MUX1_RESET_B GPIO_ACTIVE_HIGH>; */
-		dc_i2c: i2c@0 { /* DC_I2C */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			/* Use for storing information about SC board */
-			eeprom: eeprom@54 { /* u34 - m24128 16kB */
-				compatible = "st,24c128", "atmel,24c128";
-				reg = <0x54>; /* 0x5c too */
-			};
-			si570_ref_clk: clock-generator@5d { /* u32 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>;
-				temperature-stability = <50>;
-				factory-fout = <33333333>;
-				clock-frequency = <33333333>;
-				clock-output-names = "ref_clk";
-			};
-			/* and connector J212D */
-		};
-		fmc1: i2c@1 { /* FMCP1_IIC */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <1>;
-			/* FIXME connection to Samtec J51C */
-			/* expected eeprom 0x50 FMC cards */
-		};
-		fmc2: i2c@2 { /* FMCP2_IIC */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <2>;
-			/* FIXME connection to Samtec J53C */
-			/* expected eeprom 0x50 FMC cards */
-		};
-		i2c@3 { /* DDR4_DIMM1 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <3>;
-			si570_ddr_dimm1: clock-generator@60 { /* u2 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x60>;
-				temperature-stability = <50>;
-				factory-fout = <200000000>;
-				clock-frequency = <200000000>;
-				clock-output-names = "si570_ddrdimm1_clk";
-			};
-		};
-		i2c@4 { /* LPDDR4_SI570_CLK2 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <4>;
-			si570_ddr_dimm2: clock-generator@60 { /* u3 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x60>;
-				temperature-stability = <50>;
-				factory-fout = <200000000>;
-				clock-frequency = <200000000>;
-				clock-output-names = "si570_lpddr4_clk2";
-			};
-		};
-		i2c@5 { /* LPDDR4_SI570_CLK1 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <5>;
-			si570_lpddr4: clock-generator@60 { /* u4 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x60>;
-				temperature-stability = <50>;
-				factory-fout = <200000000>;
-				clock-frequency = <200000000>;
-				clock-output-names = "si570_lpddr4_clk1";
-			};
-		};
-		i2c@6 { /* HSDP_SI570 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <6>;
-			si570_hsdp: clock-generator@5d { /* u5 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>;
-				temperature-stability = <50>;
-				factory-fout = <156250000>;
-				clock-frequency = <156250000>;
-				clock-output-names = "si570_hsdp_clk";
-			};
-		};
-		i2c@7 { /* 8A34001 - U219B and J310 connector */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <7>;
-		};
-	};
-};
-
-&xilinx_ams {
-	status = "okay";
-};
-
-&ams_ps {
-	status = "okay";
-};
-
-&ams_pl {
-	status = "okay";
-};
diff --git a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-g-reva.dtsi b/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-g-reva.dtsi
deleted file mode 100644
index 4f895f1..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-g-reva.dtsi
+++ /dev/null
@@ -1,260 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * dts file for Xilinx Versal a2197 RevA System Controller on MGT
- *
- * (C) Copyright 2019, Xilinx, Inc.
- *
- * Michal Simek <michal.simek@xilinx.com>
- */
-#include "include/dt-bindings/gpio/gpio.h"
-
-/ {
-	model = "Versal System Controller on a2197 MGT Char board RevA";
-	compatible = "xlnx,zynqmp-a2197-g-revA", "xlnx,zynqmp-a2197-revA",
-			"xlnx,zynqmp-a2197", "xlnx,zynqmp";
-
-	chosen {
-		xlnx,eeprom = <&eeprom>;
-	};
-};
-
-&sdhci0 { /* emmc MIO 13-23 16GB */
-	status = "okay";
-	non-removable;
-	disable-wp;
-	bus-width = <8>;
-	xlnx,mio_bank = <0>;
-};
-
-&uart0 { /* uart0 MIO38-39 */
-	status = "okay";
-	u-boot,dm-pre-reloc;
-};
-
-&gem0 { /* eth MDIO 76/77 */
-	status = "okay";
-	phy-handle = <&phy0>;
-	phy-mode = "sgmii";
-	is-internal-pcspma;
-	phy0: phy@0 { /* marwell m88e1512 */
-		reg = <0>;
-		reset-gpios = <&gpio 42 GPIO_ACTIVE_LOW>;
-/*		xlnx,phy-type = <PHY_TYPE_SGMII>; */
-	};
-/*	phy-names = "...";
-	phys = <&lane0 PHY_TYPE_SGMII ... >
-	Note: lane0 sgmii/lane1 usb3 */
-};
-
-&gpio {
-	status = "okay";
-	gpio-line-names = "", "", "", "", "", /* 0 - 4 */
-		  "", "", "", "", "", /* 5 - 9 */
-		  "", "", "", "EMMC_DAT0", "EMMC_DAT1", /* 10 - 14 */
-		  "EMMC_DAT2", "EMMC_DAT3", "EMMC_DAT4", "EMMC_DAT5", "EMMC_DAT6", /* 15 - 19 */
-		  "EMMC_DAT7", "EMMC_CMD", "EMMC_CLK", "EMMC_RST_B", "", /* 20 - 24 */
-		  "", "", "", "", "", /* 25 - 29 */
-		  "", "", "", "", "LP_I2C0_PMC_SCL", /* 30 - 34 */
-		  "LP_I2C0_PMC_SDA", "", "", "UART0_RXD_IN", "UART0_TXD_OUT", /* 35 - 39 */
-		  "", "", "ETH_RESET_B", "", "", /* 40 - 44 */
-		  "", "", "", "", "", /* 45 - 49 */
-		  "", "", "USB0_CLK", "USB0_DIR", "USB0_DATA2", /* 50 - 54 */
-		  "USB0_NXT", "USB0_DATA0", "USB0_DATA1", "USB0_STP", "USB0_DATA3", /* 55 - 59 */
-		  "USB0_DATA4", "USB0_DATA5", "USB0_DATA6", "USB0_DATA7", "", /* 60 - 64 */
-		  "", "", "", "", "", /* 65 - 69 */
-		  "", "", "", "", "", /* 70 - 74 */
-		  "", "ETH_MDC", "ETH_MDIO", /* 75 - 77, MIO end and EMIO start */
-		  "SYSCTLR_VERSAL_MODE0", "SYSCTLR_VERSAL_MODE1", /* 78 - 79 */
-		  "SYSCTLR_VERSAL_MODE2", "SYSCTLR_VERSAL_MODE3", "SYSCTLR_POR_B_LS", "DC_PRSNT", "SYSCTLR_POWER_EN", /* 80 - 84 */
-		  "SYSCTLR_JTAG_S0", "SYSCTLR_JTAG_S1", "SYSCTLR_IIC_MUX0_RESET_B", "SYSCTLR_IIC_MUX1_RESET_B", "SYSCTLR_LP_I2C_SM_ALERT", /* 85 -89 */
-		  "SYSCTLR_GPIO0", "SYSCTLR_GPIO1", "SYSCTLR_GPIO2", "SYSCTLR_GPIO3", "SYSCTLR_GPIO4", /* 90 - 94 */
-		  "SYSCTLR_GPIO5", "VCCO_500_RBIAS", "VCCO_501_RBIAS", "VCCO_502_RBIAS", "VCCO_500_RBIAS_LED", /* 95 - 99 */
-		  "VCCO_501_RBIAS_LED", "VCCO_502_RBIAS_LED", "SYSCTLR_VCCINT_EN", "SYSCTLR_VCC_IO_SOC_EN", "SYSCTLR_VCC_PMC_EN", /* 100 - 104 */
-		  "SYSCTLR_VCC_RAM_EN", "SYSCTLR_VCC_PSLP_EN", "SYSCTLR_VCC_PSFP_EN", "SYSCTLR_VCCAUX_EN", "SYSCTLR_VCCAUX_PMC_EN", /* 105 - 109 */
-		  "SYSCTLR_VCCO_500_EN", "SYSCTLR_VCCO_501_EN", "SYSCTLR_VCCO_502_EN", "SYSCTLR_VCCO_503_EN", "SYSCTLR_VCC1V8_EN", /* 110 - 114 */
-		  "SYSCTLR_VCC3V3_EN", "SYSCTLR_VCC1V2_DDR4_EN", "SYSCTLR_VCC1V1_LP4_EN", "SYSCTLR_VDD1_1V8_LP4_EN", "SYSCTLR_VADJ_FMC_EN", /* 115 - 119 */
-		  "SYSCTLR_MGTYAVCC_EN", "SYSCTLR_MGTYAVTT_EN", "SYSCTLR_MGTYVCCAUX_EN", "SYSCTLR_UTIL_1V13_EN", "SYSCTLR_UTIL_1V8_EN", /* 120 - 124 */
-		  "SYSCTLR_UTIL_2V5_EN", "FMCP1_FMC_PRSNT_M2C_B", "FMCP2_FMC_PRSNT_M2C_B", "FMCP1_FMCP_PRSNT_M2C_B", "FMCP2_FMCP_PRSNT_M2C_B", /* 125 - 129 */
-		  "PMBUS1_INA226_ALERT", "PMBUS2_INA226_ALERT", "SYSCTLR_USBC_SBU1", "SYSCTLR_USBC_SBU2", "TI_CABLE1", /* 130 - 134 */
-		  "TI_CABLE2", "SYSCTLR_MIC2005_EN_B", "SYSCTLR_MIC2005_FAULT_B", "SYSCTLR_TUSB320_INT_B", "SYSCTLR_TUSB320_ID", /* 135 - 139 */
-		  "PMBUS1_ALERT", "PMBUS2_ALERT", "SYSCTLR_ETH_RESET_B", "SYSCTLR_VCC0V85_TG", "MAX6643_OT_B", /* 140 - 144 */
-		  "MAX6643_FANFINAL_B", "MAX6643_FULLSPD", "", "", "", /* 145 - 149 */
-		  "", "", "", "", "", /* 150 - 154 */
-		  "", "", "", "", "", /* 155 - 159 */
-		  "", "", "", "", "", /* 160 - 164 */
-		  "", "", "", "", "", /* 165 - 169 */
-		  "", "", "", ""; /* 170 - 174 */
-};
-
-&i2c0 { /* MIO 34-35 - can't stay here */
-	status = "okay";
-	clock-frequency = <400000>;
-	scl-gpios = <&gpio 34 GPIO_ACTIVE_HIGH>;
-	sda-gpios = <&gpio 35 GPIO_ACTIVE_HIGH>;
-	i2c-mux@74 { /* u94 */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		/* FIXME reset connected to SYSCTRL_IIC_MUX0_RESET */
-		i2c@0 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			/* Use for storing information about SC board */
-			eeprom: eeprom@50 { /* u96 - 24LC32A - 256B */
-				compatible = "atmel,24c32";
-				reg = <0x50>;
-			};
-		};
-		i2c@1 { /* CM_I2C_SCL - Samtec */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <1>;
-		};
-		i2c@2 { /* PMBUS - AFX_PMBUS */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <2>;
-			tps544@d { /* u85 */
-				compatible = "ti,tps544b25";
-				reg = <0xd>;
-			};
-			tps544@10 { /* u73 */
-				compatible = "ti,tps544b25";
-				reg = <0x10>;
-			};
-			tps544@11 { /* u76 */
-				compatible = "ti,tps544b25";
-				reg = <0x11>;
-			};
-			tps544@12 { /* u77 */
-				compatible = "ti,tps544b25";
-				reg = <0x12>;
-			};
-			tps544@13 { /* u80 */
-				compatible = "ti,tps544b25";
-				reg = <0x13>;
-			};
-			tps544@14 { /* u81 */
-				compatible = "ti,tps544b25";
-				reg = <0x14>;
-			};
-			tps544@15 { /* u83 */
-				compatible = "ti,tps544b25";
-				reg = <0x15>;
-			};
-			tps544@16 { /* u63 */
-				compatible = "ti,tps544b25";
-				reg = <0x16>;
-			};
-			tps544@17 { /* u66 */
-				compatible = "ti,tps544b25";
-				reg = <0x17>;
-			};
-			tps544@18 { /* u67 */
-				compatible = "ti,tps544b25";
-				reg = <0x18>;
-			};
-			tps544@19 { /* u69 */
-				compatible = "ti,tps544b25";
-				reg = <0x19>;
-			};
-			tps544@1d { /* u88 */
-				compatible = "ti,tps544b25";
-				reg = <0x1d>;
-			};
-			tps544@1e { /* u89 */
-				compatible = "ti,tps544b25";
-				reg = <0x1e>;
-			};
-			tps544@1f { /* u87 */
-				compatible = "ti,tps544b25";
-				reg = <0x1f>;
-			};
-			tps544@20 { /* u71 */
-				compatible = "ti,tps544b25";
-				reg = <0x20>;
-			};
-			ina226@40 { /* u74 */
-				compatible = "ti,ina226";
-				reg = <0x40>;
-				shunt-resistor = <1000>;
-			};
-			ina226@41 { /* u75 */
-				compatible = "ti,ina226";
-				reg = <0x41>;
-				shunt-resistor = <1000>;
-			};
-			ina226@42 { /* u78 */
-				compatible = "ti,ina226";
-				reg = <0x42>;
-				shunt-resistor = <5000>;
-			};
-			ina226@43 { /* u79 */
-				compatible = "ti,ina226";
-				reg = <0x43>;
-				shunt-resistor = <1000>;
-			};
-			ina226@44 { /* u82 */
-				compatible = "ti,ina226";
-				reg = <0x44>;
-				shunt-resistor = <1000>;
-			};
-			ina226@45 { /* u84 */
-				compatible = "ti,ina226";
-				reg = <0x45>;
-				shunt-resistor = <5000>;
-			};
-			tps53681@c0 { /* u53 - FIXME name - don't know what it does - also vcc_io_soc */
-				compatible = "ti,tps53681"; /* FIXME no linux driver */
-				reg = <0xc0>;
-			};
-		};
-		i2c@3 { /* fmc1 via JA2G */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <3>;
-			eeprom_fmc1: eeprom@50 { /* on FMC */
-				compatible = "atmel,24c04";
-				reg = <0x50>;
-			};
-		};
-		i2c@4 { /* fmc2  via JA3G */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <4>;
-			eeprom_fmc2: eeprom@50 { /* on FMC */
-				compatible = "atmel,24c04";
-				reg = <0x50>;
-			};
-		};
-		i2c@5 { /* fmc3 via JA4G */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <5>;
-			eeprom_fmc3: eeprom@50 { /* on FMC */
-				compatible = "atmel,24c04";
-				reg = <0x50>;
-			};
-		};
-		i2c@6 { /* ddr dimm */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <7>;
-		};
-		/* 7 unused */
-	};
-};
-
-&usb0 { /* USB0 MIO52-63 */
-	status = "okay";
-	xlnx,usb-polarity = <0>;
-	xlnx,usb-reset-mode = <0>;
-};
-
-&dwc3_0 {
-	status = "okay";
-	dr_mode = "peripheral";
-	maximum-speed = "high-speed";
-};
diff --git a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-m-reva.dtsi b/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-m-reva.dtsi
deleted file mode 100644
index 3229e47..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-m-reva.dtsi
+++ /dev/null
@@ -1,451 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * dts file for Xilinx Versal a2197 RevA System Controller
- *
- * (C) Copyright 2019, Xilinx, Inc.
- *
- * Michal Simek <michal.simek@xilinx.com>
- */
-#include "include/dt-bindings/gpio/gpio.h"
-
-/ {
-	model = "Versal System Controller on a2197 Memory Char board RevA";
-	compatible = "xlnx,zynqmp-a2197-m-revA", "xlnx,zynqmp-a2197-revA",
-		     "xlnx,zynqmp-a2197", "xlnx,zynqmp";
-
-	chosen {
-		xlnx,eeprom = <&eeprom>;
-	};
-/* SC Bank 43
-FIXME no idea what they do VCCO_500_RBIAS, VCCO_501_RBIAS, VCCO_502_RBIAS
-SYSCTLR_GPIO0 - 5 - conneced to versal */
-/* cpu thermal for MAX6643 fan control  */
-};
-/*
-usb - type C - pl
- and micro usb 2.0, gt
-*/
-/* Feb 28/2019 version */
-
-&qspi {
-	status = "okay";
-	is-dual = <1>;
-	flash@0 {
-		compatible = "m25p80", "spi-flash"; /* 32MB */
-		#address-cells = <1>;
-		#size-cells = <1>;
-		reg = <0x0>;
-		spi-tx-bus-width = <1>;
-		spi-rx-bus-width = <4>;
-		spi-max-frequency = <108000000>;
-	};
-};
-
-&sdhci0 { /* emmc MIO 13-23 - with some settings  16GB */
-	status = "okay";
-	non-removable;
-	disable-wp;
-	bus-width = <8>;
-	xlnx,mio_bank = <0>; /* FIXME tap delay */
-};
-
-&uart0 { /* uart0 MIO38-39 */
-	status = "okay";
-	u-boot,dm-pre-reloc;
-};
-
-&uart1 { /* uart1 MIO40-41 */
-	status = "okay";
-	u-boot,dm-pre-reloc;
-};
-
-&sdhci1 { /* sd1 MIO45-51 cd in place */
-	status = "disable";
-	no-1-8-v;
-	disable-wp;
-	xlnx,mio_bank = <1>;
-};
-
-/* TODO
-USB0 MIO52-63
-USB1 MIO64-75
-*/
-
-/*eth MDIO 76/77
-eth reset MIO42
-marwell m88e1512 - SGMII */
-&gem0 {
-	status = "okay";
-	phy-handle = <&phy0>;
-	phy-mode = "sgmii"; /* DTG generates this properly  1512 */
-	phy-reset-gpios = <&gpio 142 GPIO_ACTIVE_LOW>;
-	phy0: phy@0 {
-		reg = <0>;
-/*		xlnx,phy-type = <PHY_TYPE_SGMII>; */
-	};
-/*	phy-names = "...";
-	phys = <&lane0 PHY_TYPE_SGMII ... >
-	Note: lane0 sgmii/lane1 usb3 */
-};
-
-&gpio {
-	status = "okay";
-	gpio-line-names = "SCLK_OUT", "MISO_MO1", "MO2", "MO3", "MOSI_MIO0", /* 0 - 4 */
-		  "N_SS_OUT", "", "SYS_CTRL0", "SYS_CTRL1", "SYS_CTRL2", /* 5 - 9 */
-		  "SYS_CTRL3", "SYS_CTRL4", "SYS_CTRL5", "EMMC_DAT0", "EMMC_DAT1", /* 10 - 14 */
-		  "EMMC_DAT2", "EMMC_DAT3", "EMMC_DAT4", "EMMC_DAT5", "EMMC_DAT6", /* 15 - 19 */
-		  "EMMC_DAT7", "EMMC_CMD", "EMMC_CLK", "EMMC_RST_B", "", /* 20 - 24 */
-		  "", "RXD0_IN", "TXD0_OUT", "TXD1_OUT", "RXD1_IN", /* 25 - 29 */
-		  "", "", "", "", "LP_I2C0_PMC_SCL", /* 30 - 34 */
-		  "LP_I2C0_PMC_SDA", "LP_I2C1_SCL", "LP_I2C1_SDA", "UART0_RXD_IN", "UART0_TXD_OUT", /* 35 - 39 */
-		  "UART1_TXD_OUT", "UART1_RXD_IN", "ETH_RESET_B", "", "", /* 40 - 44 */
-		  "SD1_CD_B", "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3", /* 45 - 49 */
-		  "SD1_CMD", "SD1_CLK", "USB0_CLK", "USB0_DIR", "USB0_DATA2", /* 50 - 54 */
-		  "USB0_NXT", "USB0_DATA0", "USB0_DATA1", "USB0_STP", "USB0_DATA3", /* 55 - 59 */
-		  "USB0_DATA4", "USB0_DATA5", "USB0_DATA6", "USB0_DATA7", "USB1_CLK", /* 60 - 64 */
-		  "USB1_DIR", "USB1_DATA2", "USB1_NXT", "USB1_DATA0", "USB1_DATA1", /* 65 - 69 */
-		  "USB1_STP", "USB1_DATA3", "USB1_DATA4", "USB1_DATA5", "USB1_DATA6", /* 70 - 74 */
-		  "USB1_DATA7", "ETH_MDC", "ETH_MDIO", /* 75 - 77, MIO end and EMIO start */
-		  "", "", "", "", "", /* 78 - 79 */
-		  "", "", "", "", "", /* 80 - 84 */
-		  "", "", "", "", "", /* 85 -89 */
-		  "", "", "", "", "", /* 90 - 94 */
-		  "", "", "", "", "", /* 95 - 99 */
-		  "", "", "", "", "", /* 100 - 104 */
-		  "", "", "", "", "", /* 105 - 109 */
-		  "", "", "", "", "", /* 110 - 114 */
-		  "", "", "", "", "", /* 115 - 119 */
-		  "", "", "", "", "", /* 120 - 124 */
-		  "", "", "", "", "", /* 125 - 129 */
-		  "", "", "", "", "", /* 130 - 134 */
-		  "", "", "", "", "", /* 135 - 139 */
-		  "", "", "", "", "", /* 140 - 144 */
-		  "", "", "", "", "", /* 145 - 149 */
-		  "", "", "", "", "", /* 150 - 154 */
-		  "", "", "", "", "", /* 155 - 159 */
-		  "", "", "", "", "", /* 160 - 164 */
-		  "", "", "", "", "", /* 165 - 169 */
-		  "", "", "", ""; /* 170 - 174 */
-};
-
-&i2c0 { /* MIO 34-35 - can't stay here */
-	status = "okay";
-	clock-frequency = <400000>;
-	i2c-mux@74 { /* u46 */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		/* FIXME reset connected to SYSCTRL_IIC_MUX0_RESET */
-		i2c@0 { /* PMBUS  must be enabled via SW21 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			reg_vcc1v2_lp4: tps544@15 { /* u97 */
-				compatible = "ti,tps544b25";
-				reg = <0x15>;
-			};
-			reg_vcc1v1_lp4: tps544@16 { /* u95 */
-				compatible = "ti,tps544b25";
-				reg = <0x16>;
-			};
-			reg_vdd1_1v8_lp4: tps544@17 { /* u99 */
-				compatible = "ti,tps544b25";
-				reg = <0x17>;
-			};
-			/* UTIL_PMBUS connection */
-			reg_vcc1v8: tps544@13 { /* u92 */
-				compatible = "ti,tps544b25";
-				reg = <0x13>;
-			};
-			reg_vcc3v3: tps544@14 { /* u93 */
-				compatible = "ti,tps544b25";
-				reg = <0x14>;
-			};
-			reg_vcc5v0: tps544@1e { /* u94 */
-				compatible = "ti,tps544b25";
-				reg = <0x1e>;
-			};
-		};
-		i2c@1 { /* PMBUS_INA226 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <1>;
-			vcc_aux: ina226@42 { /* u86 */
-				compatible = "ti,ina226";
-				reg = <0x42>;
-				shunt-resistor = <5000>;
-			};
-			vcc_ram: ina226@43 { /* u81 */
-				compatible = "ti,ina226";
-				reg = <0x43>;
-				shunt-resistor = <5000>;
-			};
-			vcc1v1_lp4: ina226@46 { /* u96 */
-				compatible = "ti,ina226";
-				reg = <0x46>;
-				shunt-resistor = <5000>;
-			};
-			vcc1v2_lp4: ina226@47 { /* u98 */
-				compatible = "ti,ina226";
-				reg = <0x47>;
-				shunt-resistor = <5000>;
-			};
-			vdd1_1v8_lp4: ina226@48 { /* u100 */
-				compatible = "ti,ina226";
-				reg = <0x48>;
-				shunt-resistor = <5000>;
-			};
-			vcc0v6_lp4: ina226@49 { /* u101 */
-				compatible = "ti,ina226";
-				reg = <0x49>;
-				shunt-resistor = <5000>;
-			};
-		};
-		i2c@2 { /* PMBUS1 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <2>;
-			reg_vccint: tps53681@c0 { /* u69 */
-				compatible = "ti,tps53681"; /* FIXME no linux driver */
-				reg = <0xc0>;
-			};
-			reg_vcc_pmc: tps544@7 { /* u80 */
-				compatible = "ti,tps544b25";
-				reg = <0x7>;
-			};
-			reg_vcc_ram: tps544@8 { /* u82 */
-				compatible = "ti,tps544b25";
-				reg = <0x8>;
-			};
-			reg_vcc_pslp: tps544@9 { /* u83 */
-				compatible = "ti,tps544b25";
-				reg = <0x9>;
-			};
-			reg_vcc_psfp: tps544@a { /* u84 */
-				compatible = "ti,tps544b25";
-				reg = <0xa>;
-			};
-			reg_vccaux: tps544@d { /* u85 */
-				compatible = "ti,tps544b25";
-				reg = <0xd>;
-			};
-			reg_vccaux_pmc: tps544@e { /* u87 */
-				compatible = "ti,tps544b25";
-				reg = <0xe>;
-			};
-			reg_vcco_500: tps544@f { /* u88 */
-				compatible = "ti,tps544b25";
-				reg = <0xf>;
-			};
-			reg_vcco_501: tps544@10 { /* u89 */
-				compatible = "ti,tps544b25";
-				reg = <0x10>;
-			};
-			reg_vcco_502: tps544@11 { /* u90 */
-				compatible = "ti,tps544b25";
-				reg = <0x11>;
-			};
-			reg_vcco_503: tps544@12 { /* u91 */
-				compatible = "ti,tps544b25";
-				reg = <0x12>;
-			};
-		};
-		i2c@3 { /* MEM PMBUS - FIXME bug in schematics */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			/* reg = <3>; */
-		};
-		i2c@4 { /* LP_I2C_SM */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <4>;
-			/* connected to U20G */
-		};
-		/* 5-7 unused */
-	};
-};
-
-/* TODO sysctrl via J239 */
-/* TODO samtec J212G/H via J242 */
-/* TODO teensy via U30 PCA9543A bus 1 */
-&i2c1 { /* i2c1 MIO 36-37 */
-	status = "okay";
-	clock-frequency = <400000>;
-
-	/* Must be enabled via J242 */
-	eeprom_versal: eeprom@51 { /* x-prc-01-revA u116, x-prc-02-revA u12 */
-		compatible = "atmel,24c02";
-		reg = <0x51>;
-	};
-
-	i2c-mux@74 { /* u35 */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		/* FIXME reset connected to SYSCTRL_IIC_MUX1_RESET */
-		dc_i2c: i2c@0 { /* DC_I2C */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			/* Use for storing information about SC board */
-			eeprom: eeprom@54 { /* u51 - m24128 16kB FIXME addr */
-				compatible = "atmel,24c08";
-				reg = <0x54>;
-			};
-			si570_ref_clk: clock-generator@5d { /* u26 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <156250000>; /* FIXME every chip can be different */
-				clock-frequency = <33333333>;
-				clock-output-names = "REF_CLK"; /* FIXME */
-			};
-			/* Connection via Samtec U20D */
-			/* Use for storing information about X-PRC card */
-			x_prc_eeprom: eeprom@52 { /* x-prc-01-revA u120, x-prc-02-revA u16 */
-				compatible = "atmel,24c02";
-				reg = <0x52>;
-			};
-
-			/* Use for setting up certain features on X-PRC card */
-			x_prc_tca9534: gpio@22 { /* x-prc-01-revA u121, x-prc-02-revA u17 */
-				compatible = "nxp,pca9534";
-				reg = <0x22>;
-				gpio-controller; /* IRQ not connected */
-				#gpio-cells = <2>;
-				gpio-line-names = "sw4_1", "sw4_2", "sw4_3", "sw4_4",
-						  "", "", "", "";
-				gtr_sel0 {
-					gpio-hog;
-					gpios = <0 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_1";
-				};
-				gtr_sel1 {
-					gpio-hog;
-					gpios = <1 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_2";
-				};
-				gtr_sel2 {
-					gpio-hog;
-					gpios = <2 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_3";
-				};
-				gtr_sel3 {
-					gpio-hog;
-					gpios = <3 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_4";
-				};
-			};
-		};
-		i2c@1 { /* UTIL_PMBUS - FIXME incorrect schematics */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			/* reg = <1>; */
-		};
-		i2c@2 { /* C0_LP4 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <2>;
-			si570_c0_lp4: clock-generator@5d { /* u10 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <30000000>;
-				clock-frequency = <30000000>;
-				clock-output-names = "C0_LP4_SI570_CLK";
-			};
-		};
-		i2c@3 { /* C1_LP4 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <3>;
-			si570_c1_lp4: clock-generator@5d { /* u10 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <30000000>;
-				clock-frequency = <30000000>;
-				clock-output-names = "C1_LP4_SI570_CLK";
-			};
-		};
-		i2c@4 { /* C2_LP4 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <4>;
-			si570_c2_lp4: clock-generator@5d { /* u10 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <30000000>;
-				clock-frequency = <30000000>;
-				clock-output-names = "C2_LP4_SI570_CLK";
-			};
-		};
-		i2c@5 { /* C3_LP4 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <5>;
-			si570_c3_lp4: clock-generator@5d { /* u15 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <30000000>;
-				clock-frequency = <30000000>;
-				clock-output-names = "C3_LP4_SI570_CLK";
-			};
-		};
-		i2c@6 { /* HSDP_SI570 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <6>;
-			si570_hsdp: clock-generator@5d { /* u19 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <156250000>; /* FIXME every chip can be different - 10MHZ_TO_810MHZ */
-				clock-frequency = <33333333>;
-				clock-output-names = "HSDP_SI570";
-			};
-		};
-	};
-};
-
-&usb0 {
-        status = "okay";
-        xlnx,usb-polarity = <0x0>;
-        xlnx,usb-reset-mode = <0x0>;
-};
-
-&dwc3_0 {
-        status = "okay";
-	dr_mode = "host";
-	/* dr_mode = "peripheral"; */
-	maximum-speed = "high-speed";
-};
-
-&usb1 {
-        status = "disabled"; /* not at mem board */
-        xlnx,usb-polarity = <0x0>;
-        xlnx,usb-reset-mode = <0x0>;
-};
-
-&dwc3_1 {
-        /delete-property/ phy-names ;
-        /delete-property/ phys ;
-        maximum-speed = "high-speed";
-        snps,dis_u2_susphy_quirk ;
-        snps,dis_u3_susphy_quirk ;
-        status = "disabled";
-};
diff --git a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-p-reva.dtsi b/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-p-reva.dtsi
deleted file mode 100644
index a18492b..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-p-reva.dtsi
+++ /dev/null
@@ -1,554 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * dts file for Xilinx Versal a2197 RevA System Controller
- *
- * (C) Copyright 2019, Xilinx, Inc.
- *
- * Michal Simek <michal.simek@xilinx.com>
- */
-#include "include/dt-bindings/gpio/gpio.h"
-#include "include/dt-bindings/phy/phy.h"
-
-/ {
-	model = "Versal System Controller on a2197 Processor Char board RevA"; /* Tenzing */
-	compatible = "xlnx,zynqmp-a2197-p-revA", "xlnx,zynqmp-a2197-revA",
-				"xlnx,zynqmp-a2197", "xlnx,zynqmp";
-
-	chosen {
-		xlnx,eeprom = <&eeprom>; /* FIXME */
-		/* xlnx,fmc-eeprom = FIXME */
-	};
-
-};
-
-&sdhci0 { /* emmc MIO 13-23 - with some settings  16GB */
-	status = "okay";
-	non-removable;
-	disable-wp;
-	bus-width = <8>;
-	xlnx,mio_bank = <0>;
-};
-
-&uart0 { /* uart0 MIO38-39 */
-	status = "okay";
-	u-boot,dm-pre-reloc;
-};
-
-&uart1 { /* uart1 MIO40-41 */
-	status = "okay";
-	u-boot,dm-pre-reloc;
-};
-
-&sdhci1 { /* sd1 MIO45-51 cd in place */
-	status = "okay";
-	no-1-8-v;
-	disable-wp;
-	xlnx,mio_bank = <1>;
-};
-
-
-&gem0 {
-	status = "okay";
-	phy-handle = <&phy0>;
-	phy-mode = "sgmii"; /* DTG generates this properly  1512 */
-	is-internal-pcspma;
-	/* phy-reset-gpios = <&gpio 142 GPIO_ACTIVE_LOW>; */
-	phy0: phy@0 {
-		reg = <0>;
-	};
-};
-
-&gpio {
-	status = "okay";
-	gpio-line-names = "", "", "", "", "", /* 0 - 4 */
-		  "", "", "DC_SYS_CTRL0", "DC_SYS_CTRL1", "DC_SYS_CTRL2", /* 5 - 9 */
-		  "DC_SYS_CTRL3", "DC_SYS_CTRL4", "DC_SYS_CTRL5", "EMMC_DAT0", "EMMC_DAT1", /* 10 - 14 */
-		  "EMMC_DAT2", "EMMC_DAT3", "EMMC_DAT4", "EMMC_DAT5", "EMMC_DAT6", /* 15 - 19 */
-		  "EMMC_DAT7", "EMMC_CMD", "EMMC_CLK", "EMMC_RST_B", "", /* 20 - 24 */
-		  "", "", "", "", "", /* 25 - 29 */
-		  "", "", "", "", "LP_I2C0_PMC_SCL", /* 30 - 34 */
-		  "LP_I2C0_PMC_SDA", "LP_I2C1_SCL", "LP_I2C1_SDA", "UART0_RXD_IN", "UART0_TXD_OUT", /* 35 - 39 */
-		  "UART1_TXD_OUT", "UART1_RXD_IN", "ETH_RESET_B", "", "", /* 40 - 44 */
-		  "SD1_CD_B", "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3", /* 45 - 49 */
-		  "SD1_CMD", "SD1_CLK", "USB0_CLK", "USB0_DIR", "USB0_DATA2", /* 50 - 54 */
-		  "USB0_NXT", "USB0_DATA0", "USB0_DATA1", "USB0_STP", "USB0_DATA3", /* 55 - 59 */
-		  "USB0_DATA4", "USB0_DATA5", "USB0_DATA6", "USB0_DATA7", "USB1_CLK", /* 60 - 64 */
-		  "USB1_DIR", "USB1_DATA2", "USB1_NXT", "USB1_DATA0", "USB1_DATA1", /* 65 - 69 */
-		  "USB1_STP", "USB1_DATA3", "USB1_DATA4", "USB1_DATA5", "USB1_DATA6", /* 70 - 74 */
-		  "USB1_DATA7", "ETH_MDC", "ETH_MDIO", /* 75 - 77, MIO end and EMIO start */
-		  "SYSCTLR_VERSAL_MODE0", "SYSCTLR_VERSAL_MODE1", /* 78 - 79 */
-		  "SYSCTLR_VERSAL_MODE2", "SYSCTLR_VERSAL_MODE3", "SYSCTLR_POR_B_LS", "DC_PRSNT", "SYSCTLR_POWER_EN", /* 80 - 84 */
-		  "SYSCTLR_JTAG_S0", "SYSCTLR_JTAG_S1", "SYSCTLR_IIC_MUX0_RESET_B", "SYSCTLR_IIC_MUX1_RESET_B", "SYSCTLR_LP_I2C_SM_ALERT", /* 85 -89 */
-		  "SYSCTLR_GPIO0", "SYSCTLR_GPIO1", "SYSCTLR_GPIO2", "SYSCTLR_GPIO3", "SYSCTLR_GPIO4", /* 90 - 94 */
-		  "SYSCTLR_GPIO5", "VCCO_500_RBIAS", "VCCO_501_RBIAS", "VCCO_502_RBIAS", "VCCO_500_RBIAS_LED", /* 95 - 99 */
-		  "VCCO_501_RBIAS_LED", "VCCO_502_RBIAS_LED", "SYSCTLR_VCCINT_EN", "SYSCTLR_VCC_IO_SOC_EN", "SYSCTLR_VCC_PMC_EN", /* 100 - 104 */
-		  "SYSCTLR_VCC_RAM_EN", "SYSCTLR_VCC_PSLP_EN", "SYSCTLR_VCC_PSFP_EN", "SYSCTLR_VCCAUX_EN", "SYSCTLR_VCCAUX_PMC_EN", /* 105 - 109 */
-		  "SYSCTLR_VCCO_500_EN", "SYSCTLR_VCCO_501_EN", "SYSCTLR_VCCO_502_EN", "SYSCTLR_VCCO_503_EN", "SYSCTLR_VCC1V8_EN", /* 110 - 114 */
-		  "SYSCTLR_VCC3V3_EN", "SYSCTLR_VCC1V2_DDR4_EN", "SYSCTLR_VCC1V1_LP4_EN", "SYSCTLR_VDD1_1V8_LP4_EN", "SYSCTLR_VADJ_FMC_EN", /* 115 - 119 */
-		  "SYSCTLR_MGTYAVCC_EN", "SYSCTLR_MGTYAVTT_EN", "SYSCTLR_MGTYVCCAUX_EN", "SYSCTLR_UTIL_1V13_EN", "SYSCTLR_UTIL_1V8_EN", /* 120 - 124 */
-		  "SYSCTLR_UTIL_2V5_EN", "FMCP1_FMC_PRSNT_M2C_B", "FMCP2_FMC_PRSNT_M2C_B", "FMCP1_FMCP_PRSNT_M2C_B", "FMCP2_FMCP_PRSNT_M2C_B", /* 125 - 129 */
-		  "PMBUS1_INA226_ALERT", "PMBUS2_INA226_ALERT", "SYSCTLR_USBC_SBU1", "SYSCTLR_USBC_SBU2", "TI_CABLE1", /* 130 - 134 */
-		  "TI_CABLE2", "SYSCTLR_MIC2005_EN_B", "SYSCTLR_MIC2005_FAULT_B", "SYSCTLR_TUSB320_INT_B", "SYSCTLR_TUSB320_ID", /* 135 - 139 */
-		  "PMBUS1_ALERT", "PMBUS2_ALERT", "SYSCTLR_ETH_RESET_B", "SYSCTLR_VCC0V85_TG", "MAX6643_OT_B", /* 140 - 144 */
-		  "MAX6643_FANFINAL_B", "MAX6643_FULLSPD", "", "", "", /* 145 - 149 */
-		  "", "", "", "", "", /* 150 - 154 */
-		  "", "", "", "", "", /* 155 - 159 */
-		  "", "", "", "", "", /* 160 - 164 */
-		  "", "", "", "", "", /* 165 - 169 */
-		  "", "", "", ""; /* 170 - 174 */
-};
-
-
-/* TODO sysctrl via J239 */
-/* TODO samtec J212G/H via J242 */
-&i2c0 { /* MIO 34-35 - can't stay here */
-	status = "okay";
-	clock-frequency = <400000>;
-	i2c-mux@74 { /* u33 */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		/* reset-gpios = <&gpio SYSCTLR_IIC_MUX0_RESET_B GPIO_ACTIVE_HIGH>; */
-		i2c@0 { /* PMBUS1 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			/* On connector J98 */
-			reg_vcc_fmc: tps544@7 { /* u80 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x7>;
-				regulator-name = "reg_vcc_fmc";
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <2600000>;
-				/* enable-gpio = <&gpio0 23 0x4>; optional */
-			};
-			reg_vcc_ram: tps544@8 { /* u83 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x8>;
-			};
-			reg_vcc_pslp: tps544@9 { /* u85 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x9>;
-			};
-			reg_vcc_psfp: tps544@a { /* u86 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0xa>;
-			};
-			reg_vccint: tps53681@c0 { /* u70 - FIXME name - don't know what it does - also vcc_io_soc */
-				compatible = "ti,tps53681"; /* FIXME no linux driver */
-				reg = <0xc0>;
-				/* vccint, vcc_io_soc */
-			};
-		};
-		i2c@1 { /* PMBUS1_INA226 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <1>;
-			/* FIXME check alerts comming to SC */
-			vcc_fmc: ina226@42 { /* u81 */
-				compatible = "ti,ina226";
-				reg = <0x42>;
-				shunt-resistor = <5000>;
-			};
-			vcc_ram: ina226@43 { /* u82 */
-				compatible = "ti,ina226";
-				reg = <0x43>;
-				shunt-resistor = <5000>;
-			};
-			vcc_pslp: ina226@44 { /* u84 */
-				compatible = "ti,ina226";
-				reg = <0x44>;
-				shunt-resistor = <5000>;
-			};
-			vcc_psfp: ina226@45 { /* u87 */
-				compatible = "ti,ina226";
-				reg = <0x45>;
-				shunt-resistor = <5000>;
-			};
-		};
-		i2c@2 { /* PMBUS2 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <2>;
-			/* On connector J104 */
-			reg_vccaus: tps544@d { /* u88 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0xd>;
-			};
-			reg_vccaux_fmc: tps544@e { /* u90 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0xe>;
-			};
-			reg_vcco_500: tps544@f { /* u93 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0xf>;
-			};
-			reg_vcco_501: tps544@10 { /* u95 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x10>;
-			};
-			reg_vcco_502: tps544@11 { /* u97 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x11>;
-			};
-			reg_vcco_503: tps544@12 { /* u99 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x12>;
-			};
-			reg_vcc1v8: tps544@13 { /* u101 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x13>;
-			};
-			reg_vcc3v3: tps544@14 { /* u102 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x14>;
-			};
-			reg_vcc1v2_ddr4: tps544@15 { /* u104 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x15>;
-			};
-			reg_vcc1v1_lp4: tps544@16 { /* u106 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x16>;
-			};
-			reg_vcc1_1V8_lp4: tps544@17 { /* u108 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x17>;
-			};
-			reg_vadj_fmc: tps544@19 { /* u109 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x19>;
-			};
-			reg_mgtyavcc: tps544@1a { /* u111 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x1a>;
-			};
-			reg_mgtyavtt: tps544@1b { /* u114 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x1b>;
-			};
-			reg_mgtyvccaux: tps544@1c { /* u115 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x1c>;
-			};
-			reg_util_1v13: tps544@1d { /* u117 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x1d>;
-			};
-			reg_util_1v8: tps544@1e { /* u118 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x1e>;
-			};
-			reg_util_2v5: tps544@1f { /* u119 - FIXME name - don't know what it does */
-				compatible = "ti,tps544b25"; /* Documentation/hwmon/pmbus - wiring is missing */
-				reg = <0x1f>;
-			};
-		};
-		i2c@3 { /* PMBUS2_INA226 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <3>;
-			/* FIXME check alerts comming to SC */
-			vccaux: ina226@40 { /* u89 */
-				compatible = "ti,ina226";
-				reg = <0x40>;
-				shunt-resistor = <5000>;
-			};
-			vccaux_fmc: ina226@41 { /* u91 */
-				compatible = "ti,ina226";
-				reg = <0x41>;
-				shunt-resistor = <5000>;
-			};
-			vcco_500: ina226@42 { /* u92 */
-				compatible = "ti,ina226";
-				reg = <0x42>;
-				shunt-resistor = <5000>;
-			};
-			vcco_501: ina226@43 { /* u94 */
-				compatible = "ti,ina226";
-				reg = <0x43>;
-				shunt-resistor = <5000>;
-			};
-			vcco_502: ina226@44 { /* u96 */
-				compatible = "ti,ina226";
-				reg = <0x44>;
-				shunt-resistor = <5000>;
-			};
-			vcco_503: ina226@45 { /* u98 */
-				compatible = "ti,ina226";
-				reg = <0x45>;
-				shunt-resistor = <5000>;
-			};
-			vcc_1v8: ina226@46 { /* u100 */
-				compatible = "ti,ina226";
-				reg = <0x46>;
-				shunt-resistor = <5000>;
-			};
-			vcc_3v3: ina226@47 { /* u103 */
-				compatible = "ti,ina226";
-				reg = <0x47>;
-				shunt-resistor = <5000>;
-			};
-			vcc_1v2_ddr4: ina226@48 { /* u105 */
-				compatible = "ti,ina226";
-				reg = <0x48>;
-				shunt-resistor = <1000>;
-			};
-			vcc1v1_lp4: ina226@49 { /* u107 */
-				compatible = "ti,ina226";
-				reg = <0x49>;
-				shunt-resistor = <5000>;
-			};
-			vadj_fmc: ina226@4a { /* u110 */
-				compatible = "ti,ina226";
-				reg = <0x4a>;
-				shunt-resistor = <5000>;
-			};
-			mgtyavcc: ina226@4b { /* u112 */
-				compatible = "ti,ina226";
-				reg = <0x4b>;
-				shunt-resistor = <1000>;
-			};
-			mgtyavtt: ina226@4c { /* u113 */
-				compatible = "ti,ina226";
-				reg = <0x4c>;
-				shunt-resistor = <1000>;
-			};
-			mgtyvccaux: ina226@4d { /* u116 */
-				compatible = "ti,ina226";
-				reg = <0x4d>;
-				shunt-resistor = <5000>;
-			};
-			vcc_bat: ina226@4e { /* u12 */
-				compatible = "ti,ina226";
-				reg = <0x4e>;
-				/* 10 ohm real value - setup 1ohm because of driver limitation */
-				shunt-resistor = <1000000>;
-			};
-		};
-		i2c@4 { /* LP_I2C_SM */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <4>;
-			/* connected to J212G */
-			/* zynqmp sm alert or samtec J212H */
-		};
-		/* 5-7 unused */
-	};
-};
-
-/* TODO sysctrl via J239 */
-/* TODO samtec J212G/H via J242 */
-&i2c1 { /* i2c1 MIO 36-37 */
-	status = "okay";
-	clock-frequency = <400000>;
-
-	/* Must be enabled via J242 */
-	eeprom_versal: eeprom@51 { /* x-prc-01-revA u116, x-prc-02-revA u12 */
-		compatible = "atmel,24c02";
-		reg = <0x51>;
-	};
-
-	i2c-mux@74 { /* u35 */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		/* reset-gpios = <&gpio SYSCTLR_IIC_MUX1_RESET_B GPIO_ACTIVE_HIGH>; */
-		dc_i2c: i2c@0 { /* DC_I2C */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			/* Use for storing information about SC board */
-			eeprom: eeprom@54 { /* u34 - m24128 16kB FIXME addr */
-				compatible = "st,24c128", "atmel,24c128";
-				reg = <0x54>;
-			};
-			si570_ref_clk: clock-generator@5d { /* u32 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <33333333>;
-				clock-frequency = <33333333>;
-				clock-output-names = "ref_clk";
-			};
-			/* Connection via Samtec J212D */
-			/* Use for storing information about X-PRC card */
-			x_prc_eeprom: eeprom@52 { /* x-prc-01-revA u120, x-prc-02-revA u16 */
-				compatible = "atmel,24c02";
-				reg = <0x52>;
-			};
-
-			/* Use for setting up certain features on X-PRC card */
-			x_prc_tca9534: gpio@22 { /* x-prc-01-revA u121, x-prc-02-revA u17 */
-				compatible = "nxp,pca9534";
-				reg = <0x22>;
-				gpio-controller; /* IRQ not connected */
-				#gpio-cells = <2>;
-				gpio-line-names = "sw4_1", "sw4_2", "sw4_3", "sw4_4",
-						  "", "", "", "";
-				gtr_sel0 {
-					gpio-hog;
-					gpios = <0 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_1";
-				};
-				gtr_sel1 {
-					gpio-hog;
-					gpios = <1 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_2";
-				};
-				gtr_sel2 {
-					gpio-hog;
-					gpios = <2 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_3";
-				};
-				gtr_sel3 {
-					gpio-hog;
-					gpios = <3 0>;
-					input; /* FIXME add meaning */
-					line-name = "sw4_4";
-				};
-			};
-		};
-		i2c@1 { /* FMCP1_IIC */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <1>;
-			/* FIXME connection to Samtec J51C */
-			/* expected eeprom 0x50 SE cards */
-		};
-		i2c@2 { /* FMCP2_IIC */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <2>;
-			/* FIXME connection to Samtec J53C */
-			/* expected eeprom 0x50 SE cards */
-		};
-		i2c@3 { /* DDR4_DIMM1 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <3>;
-			si570_ddr_dimm1: clock-generator@60 { /* u2 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x60>;
-				temperature-stability = <50>;
-				factory-fout = <200000000>;
-				clock-frequency = <200000000>;
-				clock-output-names = "si570_ddrdimm1_clk";
-			};
-			/* 0x50 SPD? */
-		};
-		i2c@4 { /* DDR4_DIMM2 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <4>;
-			si570_ddr_dimm2: clock-generator@60 { /* u3 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x60>;
-				temperature-stability = <50>;
-				factory-fout = <200000000>;
-				clock-frequency = <200000000>;
-				clock-output-names = "si570_ddrdimm2_clk";
-			};
-			/* 0x50 SPD? */
-		};
-		i2c@5 { /* LPDDR4_SI570_CLK */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <5>;
-			si570_lpddr4: clock-generator@60 { /* u4 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x60>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <200000000>;
-				clock-frequency = <200000000>;
-				clock-output-names = "si570_lpddr4_clk";
-			};
-		};
-		i2c@6 { /* HSDP_SI570 */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <6>;
-			si570_hsdp: clock-generator@5d { /* u5 */
-				#clock-cells = <0>;
-				compatible = "silabs,si570";
-				reg = <0x5d>; /* FIXME addr */
-				temperature-stability = <50>;
-				factory-fout = <156250000>;
-				clock-frequency = <156250000>;
-				clock-output-names = "si570_hsdp_clk";
-			};
-		};
-		i2c@7 { /* PCIE_CLK */
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <7>;
-			/* u36 0xd8 or 0xde - pcie clk buf - 9ZML1241EKILF PCIe GEN 4 CLOCK BUFFER FIXME - no driver */
-			/* u37 0xd0 DNP - pcie clocking 1 - 9FGV1006BQ505LTGI - PCIe GEN 4 CLOCK GENERATOR FIXME - no linux driver */
-			/* u38 0xca - pcie clocking 2 - 9ZML1241EKILF PCIe GEN 4 CLOCK BUFFER FIXME - no driver */
-			clock_8t49n287: clock-generator@d8 { /* u39 8T49N240 - pcie clocking 3 */
-				#clock-cells = <1>; /* author David Cater <david.cater@idt.com>*/
-				compatible = "idt,8t49n240", "idt,8t49n241"; /* FIXME no driver for 240 */
-				reg = <0xd8>;
-				/* Documentation/devicetree/bindings/clock/idt,idt8t49n24x.txt */
-				/* FIXME there input via J241 Samtec CLK1 and CLK0 from U38 - selection PIN */
-
-			};
-
-		};
-	};
-};
-
-&usb0 {
-        status = "okay";
-        xlnx,usb-polarity = <0x0>;
-        xlnx,usb-reset-mode = <0x0>;
-};
-
-&dwc3_0 {
-	status = "okay";
-	dr_mode = "peripheral";
-	snps,dis_u2_susphy_quirk;
-	snps,dis_u3_susphy_quirk;
-	maximum-speed = "super-speed";
-	phy-names = "usb3-phy";
-	phys = <&lane1 PHY_TYPE_USB3 0 1 26000000>;
-};
-
-&usb1 {
-        status = "okay"; /* not at mem board */
-        xlnx,usb-polarity = <0x0>;
-        xlnx,usb-reset-mode = <0x0>;
-};
-
-&dwc3_1 {
-	/delete-property/ phy-names ;
-	/delete-property/ phys ;
-	dr_mode = "host";
-	maximum-speed = "high-speed";
-	snps,dis_u2_susphy_quirk ;
-	snps,dis_u3_susphy_quirk ;
-	status = "okay";
-};
-
-&xilinx_ams {
-	status = "okay";
-};
-
-&ams_ps {
-	status = "okay";
-};
-
-&ams_pl {
-	status = "okay";
-};
-
-
diff --git a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-reva.dtsi b/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-reva.dtsi
deleted file mode 100644
index 468d37a..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/BOARD/zynqmp-a2197-reva.dtsi
+++ /dev/null
@@ -1,72 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * dts file for Xilinx Versal a2197 RevA System Controller on MGT
- *
- * (C) Copyright 2019, Xilinx, Inc.
- *
- * Michal Simek <michal.simek@xilinx.com>
- */
-
-/ {
-	model = "Versal System Controller on a2197 board RevA";
-	compatible = "xlnx,zynqmp-a2197-revA", "xlnx,zynqmp-a2197", "xlnx,zynqmp";
-
-	chosen {
-		xlnx,eeprom = <&eeprom1 &eeprom0 &eeprom0>;
-	};
-};
-
-&uart0 { /* uart0 MIO38-39 */
-	status = "okay";
-	u-boot,dm-pre-reloc;
-};
-
-&i2c0 {
-	status = "okay";
-	u-boot,dm-pre-reloc;
-	clock-frequency = <400000>;
-	i2c-mux@74 { /* this cover MGT board */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		u-boot,dm-pre-reloc;
-		/* FIXME reset connected to SYSCTRL_IIC_MUX0_RESET */
-		i2c@0 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			/* Use for storing information about SC board */
-			eeprom0: eeprom@50 { /* u96 - 24LC32A - 256B */
-				compatible = "atmel,24c32";
-				u-boot,dm-pre-reloc;
-				reg = <0x50>;
-			};
-		};
-	};
-};
-
-&i2c1 {
-	status = "okay";
-	u-boot,dm-pre-reloc;
-	clock-frequency = <400000>;
-	i2c-mux@74 { /* This cover processor board */
-		compatible = "nxp,pca9548";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x74>;
-		u-boot,dm-pre-reloc;
-		/* FIXME reset connected to SYSCTRL_IIC_MUX0_RESET */
-		i2c@0 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			reg = <0>;
-			/* Use for storing information about SC board */
-			eeprom1: eeprom@50 { /* u96 - 24LC32A - 256B */
-				compatible = "atmel,24c32";
-				u-boot,dm-pre-reloc;
-				reg = <0x50>;
-			};
-		};
-	};
-};
-- 
1.8.3.1

