<!DOCTYPE html>
<html>
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
		<meta http-equiv="X-UA-Compatible" content="chrome=1">

		<title>Shabnam Sheikhha</title>

		<link rel="stylesheet" href="files/styles.css">
		<link rel="stylesheet" href="files/github-light.css">
		<meta name="viewport" content="width=device-width">

		<!--[if lt IE 9]>
			<script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
		<![endif]-->
	</head>
	<body>
		<div class="wrapper">
	  		<header>
	  			<h1>Shabnam Sheikhha</h1>
	  			<h3>B.Sc. Student in Computer Engineering</h3>
	  			<p></p>

	  			<p class="view"> 
	  				<img src="files/avatar.jpg" alt="Shabnam Sheikhha" hight="250" width="300" id="avatar">
	  			</p>

	  			<p>
	  				<i>Email</i>: "shabsheikhha" at  "gmail.com"
	  				<br/>
	  				<i>CV</i>: <a target="_blank" href="files/cv.pdf">PDF</a> - Updated: Dec. 2020
	  			</p>
	  		</header>

	  		<section>
	  			<p></p>
			  	<h2>About Me</h2> 
			  	<p></p>
			  	<p id="aboutme"> 
			  		Hi! My name is Shabnam Sheikhha and I am a senior B.Sc. student at Sharif University of Technology. My main interests are High-Performance Computing, Computer Architecture, and Computer Networks. For more details, see my <a target="_blank" href="files/cv.pdf">CV</a>.
			  	</p>

			  	<span class="separator"></span>

			  	<p></p>
			  	<h2>Recent News</h2>
			  	<p></p>
			  	<ul class="outerlist">
			  		<li>
			  			<div class="news">
			  				[Oct. 2020] I started remote work at Barcelona Supercomputing Center with Prof. Osman Unsal.
			  			</div>
			  		</li>

			  		<li>
			  			<div class="news">
			  				[Feb. 2020] Our paper "Buffer Placement and Sizing for High-Performance Dataflow Circuits" won the best paper award at FPGA'20.
			  			</div>
			  		</li>

			  		<li>
			  			<div class="news">
			  				[Dec. 2019] Our paper "Buffer Placement and Sizing for High-Performance Dataflow Circuits" was accepted at FPGA'20.
			  			</div>
			  		</li>

			   		<li>
			  			<div class="news">
			  				[Mar. 2019] I got accepted to the Summer@EPFL program to intern with Prof. Paolo Ienne at Processor Architecture Lab (LAP). 
			  			</div>
			  		</li>

			  		<li>
			  			<div class="news">
			  				[Nov. 2018] I started working at the High Performance Computing Architectures and Networks (HPCAN) research group under the supervision of Prof. Hamid Sarbazi-Azad. 
			  			</div>
			  		</li>

			  		<li>
			  			<div class="news">
			  				[Sep. 2016] I got accepted to Sharif University of Technology for a B.Sc. in Computer Engineering. 
			  			</div>
			  		</li>
			  	</ul>
			  	<p></p>

			  	<span class="separator"></span>

				<p></p>
				<h2>Publications</h2>
				<p></p>
				<ul class="outerlist">
					<li>
						<div class="pub_title">
							<a href="https://www.epfl.ch/labs/lap/wp-content/uploads/2020/03/JosipovicFeb20_BufferPlacementAndSizingForHigh-PerformanceDataflowCircuits_FPGA20.pdf" target="_blank">
								Buffer Placement and Sizing for High-Performance Dataflow Circuits
							</a>
						</div>
						<div>Josipovic, L., <u>Sheikhha, S.</u>, Guerrieri, A., Ienne, P., Cortadella, J.</div>
						<div class="conference">
							28th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
							(<b><a href="https://isfpga.org/">FPGA'20</a></b>), 
							2020
						</div>
						<div><b class="best_paper">Best Paper Award</b></div>
					</li>	
				</ul>
				<p></p>

				<span class="separator"></span>
				<p></p>
				<h2>Research Experience</h2>
				<p></p>
				<ul class="outerlist">
					<li>
						<span class="title">Barcelona Supercomputing Center (BSC)</span>, Barcelona Spain
						<p></p>
						<table class="subtitle">
							<tr>
								<td class="position">Computer Architecture for Parallel Paradigms</td>
							</tr>
						</table>
						<table class="subtitle">
							<tr>
								<td class="position">Remote Intern under the supervision of Prof. Osman Unsal</td>
								<td class="date">Oct. 2020 - present</td>
							</tr>
						</table>
						<p></p>
						<div class="subtitle">
							The aim of the project is to propose a hardware accelerator tailored to applications with irregular memory access patterns such as sparse matrix computations. Our goal is to address two main bottlenecks: irregular memory accesses and index matching.
						</div>
						<p></p>
					</li>

					<li>
						<span class="title">École Polytechnique Fédérale de Lausanne (EPFL)</span>, Lausanne, Switzerland
						<p></p>
						<table class="subtitle">
							<tr>
								<td class="position">Processor Architecture Laboratory (LAP)</td>
							</tr>
						</table>
						<table class="subtitle">
							<tr>
								<td class="position">Summer@EPFL Intern under the supervision of Prof. Paolo Ienne</td>
								<td class="date">Jul. 2019 - present</td>
							</tr>
						</table>
						<p> 
							<p>
								Dataflow circuits can handle variable latencies and unpredictable memory dependencies which make them an effective solution for converting arbitrary software applications. In contrast to traditional datapaths, in dataflow circuits, buffers (the equivalent of registers) can be placed anywhere in the circuit without changing its semantics. This placement has a significant impact on the circuit’s timing and throughput.
							</p>
							<p>
								The aim of the project was improving dataflow circuits' timing and throughput by strategic buffer placement (<i>published in FPGA'20</i>). Throughout this project, I (1) used a Mixed Integer Linear Programming model to implement the detection of the most significant loops in a control flow graph; (2) implemented a scalable version of our proposed placementt for buffer placement and sizing; (3) wrote an <a href="https://llvm.org/">LLVM</a> pass to calculate the execution frequencies of edges in a control flow graph. 
							</p>
							<p>
								I continued remote work, focusing on detecting memory dependencies to minimize the use of Load-Store Queues. I am currently working on modeling the architecture and place-and-route of dataflow circuits using <a href="https://docs.verilogtorouting.org/en/latest/vpr/">VPR</a>.
							</p>
						</p>
					</li>

					<li>
						<span class="title">Sharif University of Technology (SUT)</span>, Tehran, Iran
						<p></p>
						<table class="subtitle">
							<tr>
								<td class="position">High Performance Computing Architectures and Networks (HPCAN)</td>
							</tr>
						</table>
						<table class="subtitle">
							<tr>
								<td class="position">Research Assistant under the supervision of Prof. Hamid Sarbazi-Azad</td>
								<td class="date">Dec. 2018 - present</td>
							</tr>
						</table>
						<p>
							<p>
								Graph processing plays a fundamental role in our everyday lives. Graphics Processing Units (GPUs) show great potential for performing graph applications. Unfortunately, many issues (e.g., high CPU intervention rate, irregular memory access patterns, and load imbalance) hinder their performance. Linear algebra maps graph applications to a sequence of primitive matrix operations which are believed to be beneficial for graph processing. However, we make several observations that show linear algebra is not always superior to conventional methods.
							</p>
							<p>
								The aim of the project is conducting a comprehensive study on the limitations and strengths of linear algebraic graph processing kernels. To this end, we (1) gather real-world datasets in a varied range of domains, (2) perform extensive profiling using a top-down approach on a modern GPU machine, and (3) analyze the behavioral patterns of linear algebraic kernels. My main focus is implementing linear algebraic GPU kernels using CUDA, profiling these kernels, and analyzing the profiling results.
							</p>

					</li>
				</ul>
				<p></p>

				<span class="separator"></span>

				<p></p>
				<h2>Education</h2>
				<p></p>
				<ul class="outerlist">
					<li>
						<span class="title">Sharif University of Technology</span>, Tehran, Iran
						<p></p>
						<table class="subtitle">
							<tr>
								<td class="position">B.Sc., Computer Engineering, Major Degree</td>
								<td class="date">2016 - Expected: 2021</td>
							</tr>
							<tr>
								<td class="position">B.Sc., Mathematics, Minor Degree</td>
								<td class="date">2016 - Expected: 2021</td>
							</tr>
						</table>
					</li>

					<li>
						<span class="title">Farzanegan High School</span>, Yazd, Iran
						<p></p>
						<table class="subtitle">
							<tr>
								<td class="position">National Organization for Development of Exceptional Talents (NODET)</td>
							</tr>
							<tr>
								<td class="position">Diploma in Mathematics and Physics</td>
								<td class="date">2012 - 2016</td>
							</tr>
						</table>
					</li>
				</ul>
				<p></p>

				<span class="separator"></span>

				<p></p>
				<h2>Teaching</h2>
				<p></p>

				<span class="title">Teaching Assistant</span>
				<p></p>
				<ul class="innerlist">
					<li>
						<div class="details">CE432: Multicore Computing (Head TA) | Dr. M. Sadrosadati | Spring 2020</div>
					</li>
			    	<li>
			    		<div class="details">CE126: Computer Structure and Language | Instructor: Prof. H. Asadi | Fall 2019</div>
			    	</li>
			    	<li>
			    		<div class="details">CE126: Computer Structure and Language | Instructor: Prof. H. Sarbazi-Azad | Fall 2019</div>
			    	</li>
			    	<li>
			    		<div class="details">CE181: Probability and Statistics | Prof. A. Sharifi-Zarchi | Fall 2019</div>
			    	</li>
			    	<li>
			    		<div class="details">CE494: Introduction to Bioinformatics | Prof. A. Sharifi-Zarchi | Spring 2019</div>
			    	</li>
			    	<li>
			    		<div class="details">CE254: Data Structures and Algorithms | Prof. A. Sharifi-Zarchi | Spring 2019</div>
			    	</li>
			    	<li>
			    		<div class="details">CE126: Computer Structure and Language | Instructor: Prof. H. Asadi | Fall 2018</div>
			    	</li>
			    	<li>
			    		<div class="details">CE181: Probability and Statistics | Prof. A. Sharifi-Zarchi | Fall 2018</div>
			    	</li>
			    	<li>
			    		<div class="details">CE254: Data Structures and Algorithms | Prof. M. Ghodsi | Fall 2018</div>
			    	</li>
			    </ul>
			    <p></p>
			</section>

			<footer>
			</footer>
		</div>

	</body>
</html>
