{"info": {"language": "Engelsk", "ECTS": 5, "time": "Juni", "level": "Kandidat", "name": "Design og layout af integreret CMOS kredsl\u00f8b", "course_no": "31633"}, "evals": [{"time": "F-16-03JUN", "N_responses": 5, "learning_answers": [5, 0, 0, 0, 0], "participation_answers": [5, 0, 0, 0, 0], "material_answers": [3, 2, 0, 0, 0], "clear_answers": [3, 0, 2, 0, 0], "connection_answers": [5, 0, 0, 0, 0], "worklevel_answers": [1, 0, 1, 1, 2], "prerequisite_answers": [0, 0, 5, 0, 0], "good_answers": [5, 0, 0, 0, 0]}], "eval_points": [{"time": "F-16-03JUN", "learning": 10.0, "worklevel": 6.5, "good": 10.0, "N": 5}], "course_no": "31633", "grade_percentile": null, "eval_percentiles": {"learning": null, "worklevel": null, "good": null}, "composites": {"beer_points": null, "quality_points": null, "beer_percentiles": null, "quality_percentiles": null}}