# Generated by Yosys 0.9 (git sha1 1979e0b)

.model demo
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9040 I1=$abc$9120$procmux$2733.B_AND_S[67]_new_ I2=$abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_ I3=$abc$9120$procmux$2733.B_AND_S[66]_new_ O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9039
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_ I1=$abc$9120$auto$alumacc.cc:491:replace_alu$2924[15] I2=$abc$9120$procmux$2733.B_AND_S[67]_new_ I3=$false O=$abc$9120$procmux$2733.B_AND_S[66]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$9120$new_n279_ I3=$false O=$abc$9120$procmux$2733.B_AND_S[67]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[3] I1=state[2] I2=state[4] I3=state[5] O=$abc$9120$new_n279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9120$new_n281_ I1=$abc$9120$new_n282_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_ I3=$abc$9120$new_n284_ O=$abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[1] I1=delay[4] I2=delay[5] I3=delay[0] O=$abc$9120$new_n281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[2] I1=delay[9] I2=delay[8] I3=delay[3] O=$abc$9120$new_n282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[15] I1=delay[13] I2=delay[12] I3=delay[14] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[6] I1=delay[7] I2=delay[10] I3=delay[11] O=$abc$9120$new_n284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$9120$new_n279_ I3=$false O=$abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=pixel_data[13] I1=pixel_data[14] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 O=$abc$9120$new_n290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=pixel_data[5] I1=pixel_data[6] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 O=$abc$9120$new_n291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$9120$new_n299_ I1=$abc$9120$new_n298_ I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I3=$0\pixel_bit_counter[3:0][1] O=$abc$9120$new_n297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=pixel_data[12] I1=pixel_data[4] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 O=$abc$9120$new_n298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=pixel_data[8] I1=pixel_data[0] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 O=$abc$9120$new_n299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$9120$new_n302_ I1=$abc$9120$new_n301_ I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I3=$0\pixel_bit_counter[3:0][1] O=$abc$9120$new_n300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=pixel_data[15] I1=pixel_data[7] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 O=$abc$9120$new_n301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=pixel_data[11] I1=pixel_data[3] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 O=$abc$9120$new_n302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$9120$new_n307_ I1=$abc$9120$new_n308_ I2=$abc$9120$new_n562_ I3=$0\bit_counter[2:0][1] O=$abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=data[3] I1=data[2] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9064 O=$abc$9120$new_n307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=data[7] I1=data[6] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9064 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 O=$abc$9120$new_n308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_ I1=$abc$9120$new_n311_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$false I3=$false O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[3] I1=state[4] I2=state[5] I3=state[2] O=$abc$9120$new_n311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9044 I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_ I3=$false O=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[1] I2=cmd_bram_inst.data_out[3] I3=cmd_bram_inst.data_out[2] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=cmd_bram_inst.data_out[6] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[5] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9120$procmux$2672.B_AND_S[1]_new_ I1=$abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_ I2=$abc$9120$procmux$2539_CMP_new_ I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9051
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9052 I1=$abc$9120$procmux$2677_CMP_new_ I2=$0\scl[0:0] I3=$false O=$abc$9120$procmux$2672.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9120$new_n311_ I1=state[1] I2=state[0] I3=$false O=$abc$9120$procmux$2677_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[1] I1=$abc$9120$new_n319_ I2=state[0] I3=$false O=$abc$9120$procmux$2539_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[2] I1=state[4] I2=state[5] I3=state[3] O=$abc$9120$new_n319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9084 I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 I3=$abc$9120$sub$demo.v:640$2461_Y[2] O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9087
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9084 I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 I3=$abc$9120$sub$demo.v:640$2461_Y[0] O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9091
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$9120$new_n323_ I1=$abc$9120$new_n324_ I2=b1_rd_addr[0] I3=b1_rd_addr[1] O=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=b1_rd_addr[6] I1=b1_rd_addr[7] I2=b1_rd_addr[8] I3=$false O=$abc$9120$new_n323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=b1_rd_addr[2] I1=b1_rd_addr[3] I2=b1_rd_addr[4] I3=b1_rd_addr[5] O=$abc$9120$new_n324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9120$new_n319_ I1=state[1] I2=state[0] I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9043
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=$abc$9120$new_n319_ I3=$abc$9120$new_n332_ O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$9120$new_n279_ I3=$abc$9120$procmux$2733.B_AND_S[3]_new_ O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$9120$new_n329_ I1=state[3] I2=state[2] I3=$false O=$abc$9120$procmux$2733.B_AND_S[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[1] I1=state[4] I2=state[5] I3=state[0] O=$abc$9120$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9120$new_n331_ I1=state[3] I2=state[2] I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=state[4] I3=state[5] O=$abc$9120$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9120$new_n279_ I1=$abc$9120$new_n311_ I2=$false I3=$false O=$abc$9120$new_n332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_ I1=$abc$9120$procmux$2733.B_AND_S[61]_new_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_ I3=$abc$9120$new_n376_ O=$0\state[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$9120$new_n335_ I1=$abc$9120$new_n347_ I2=$abc$9120$new_n353_ I3=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[0]_new_ I2=$abc$9120$auto$simplemap.cc:256:simplemap_eqne$3520_new_inv_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_ O=$abc$9120$new_n335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[1] I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_ O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=cmd_bram_inst.data_out[2] I2=$false I3=$false O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[4] I2=cmd_bram_inst.data_out[5] I3=cmd_bram_inst.data_out[7] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3345[0]_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3455[1]_new_inv_ O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=cmd_bram_inst.data_out[4] I2=cmd_bram_inst.data_out[6] I3=cmd_bram_inst.data_out[7] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3455[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=cmd_bram_inst.data_out[7] I2=cmd_bram_inst.data_out[5] I3=cmd_bram_inst.data_out[4] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[2] I2=cmd_bram_inst.data_out[3] I3=cmd_bram_inst.data_out[1] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3345[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[2] I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_ I3=cmd_bram_inst.data_out[0] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_ I2=$false I3=$false O=$abc$9120$auto$simplemap.cc:256:simplemap_eqne$3520_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=cmd_bram_inst.data_out[4] I2=cmd_bram_inst.data_out[6] I3=cmd_bram_inst.data_out[7] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[3] I2=cmd_bram_inst.data_out[0] I3=cmd_bram_inst.data_out[2] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_ I1=$abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_ I3=$false O=$abc$9120$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_ I1=cmd_bram_inst.data_out[1] I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_ O=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[1] I2=cmd_bram_inst.data_out[3] I3=cmd_bram_inst.data_out[2] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3407[1]_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3340[0]_new_inv_ I3=cmd_bram_inst.data_out[2] O=$abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[1] I2=$false I3=$false O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3340[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3160[1]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_ I2=cmd_bram_inst.data_out[0] I3=cmd_bram_inst.data_out[1] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9120$auto$wreduce.cc:455:run$2874[2]_new_ I1=$abc$9120$new_n354_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3140[0]_new_inv_ I3=$abc$9120$new_n361_ O=$abc$9120$new_n353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$9120$new_n355_ I1=$abc$9120$new_n356_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_ O=$abc$9120$new_n354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=cmd_bram_inst.data_out[1] I2=cmd_bram_inst.data_out[5] I3=$false O=$abc$9120$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=cmd_bram_inst.data_out[2] I2=cmd_bram_inst.data_out[6] I3=cmd_bram_inst.data_out[7] O=$abc$9120$new_n356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[1]_new_inv_ I2=$false I3=$false O=$abc$9120$auto$wreduce.cc:455:run$2874[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=cmd_bram_inst.data_out[3] I2=cmd_bram_inst.data_out[2] I3=cmd_bram_inst.data_out[0] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=cmd_bram_inst.data_out[6] I2=cmd_bram_inst.data_out[7] I3=cmd_bram_inst.data_out[4] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_ O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3140[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_ I3=$abc$9120$new_n363_ O=$abc$9120$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=cmd_bram_inst.data_out[1] I2=cmd_bram_inst.data_out[3] I3=cmd_bram_inst.data_out[2] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=cmd_bram_inst.data_out[3] I2=cmd_bram_inst.data_out[1] I3=$false O=$abc$9120$new_n363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$9120$new_n311_ I3=cmd_bram_inst.valid_out O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2677_CMP_new_ I1=$0\scl[0:0] I2=$abc$9120$procmux$2778_Y[3]_new_inv_ I3=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_ O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$9120$auto$wreduce.cc:455:run$2880[3]_new_inv_ I1=$abc$9120$auto$wreduce.cc:455:run$2882[3]_new_inv_ I2=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ I3=$false O=$abc$9120$procmux$2778_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 O=$abc$9120$auto$wreduce.cc:455:run$2882[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 I1=$0\bit_counter[2:0][1] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9064 I3=$false O=$abc$9120$auto$wreduce.cc:455:run$2880[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_ I1=$abc$9120$procmux$2604_CMP_new_ I2=$false I3=$false O=$abc$9120$procmux$2733.B_AND_S[61]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4582[3]_new_ I1=$abc$9120$new_n371_ I2=$abc$9120$auto$alumacc.cc:491:replace_alu$2911[15] I3=$false O=$abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4526[0]_new_ I1=$abc$9120$new_n372_ I2=$abc$9120$new_n373_ I3=$false O=$abc$9120$new_n371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=delay[7] I1=delay[10] I2=delay[11] I3=delay[6] O=$abc$9120$new_n372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[9] I1=delay[5] I2=delay[8] I3=delay[4] O=$abc$9120$new_n373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=delay[0] I1=delay[2] I2=delay[1] I3=delay[3] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4582[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9120$new_n279_ I1=state[1] I2=state[0] I3=$false O=$abc$9120$procmux$2604_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9044 I1=$abc$9120$procmux$2539_CMP_new_ I2=$abc$9120$procmux$2733.B_AND_S[66]_new_ I3=$abc$9120$new_n377_ O=$abc$9120$new_n376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_ I1=$abc$9120$procmux$2733.B_AND_S[3]_new_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[2]_new_ I3=$false O=$abc$9120$new_n377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$0\scl[0:0] I1=state[1] I2=state[0] I3=$abc$9120$new_n319_ O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5063[1]_new_ I2=$abc$9120$new_n390_ I3=$abc$9120$new_n380_ O=$0\state[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$9120$new_n319_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_ I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$new_n389_ O=$abc$9120$new_n380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_ I2=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I3=$false O=$abc$9120$procmux$2733.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:168:logic_reduce$3198[0]_new_inv_ I1=$abc$9120$new_n384_ I2=$abc$9120$new_n385_ I3=$abc$9120$new_n386_ O=$abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=$false I3=$false O=$abc$9120$auto$simplemap.cc:168:logic_reduce$3198[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=params_left[2] I1=params_left[3] I2=params_left[4] I3=params_left[5] O=$abc$9120$new_n384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[10] I1=params_left[11] I2=params_left[12] I3=params_left[13] O=$abc$9120$new_n385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[6] I1=params_left[7] I2=params_left[8] I3=params_left[9] O=$abc$9120$new_n386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9120$logic_and$demo.v:576$2449_Y_new_ I1=param_bram_inst.valid_out I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_ O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100110011
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.valid_out I1=b1_rd_en I2=$false I3=$false O=$abc$9120$logic_and$demo.v:576$2449_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9120$new_n311_ I1=$abc$9120$new_n279_ I2=state[1] I3=state[0] O=$abc$9120$new_n389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100111111
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[1]_new_ I1=$abc$9120$procmux$2733.B_AND_S[43]_new_ I2=$abc$9120$procmux$2677_CMP_new_ I3=$false O=$abc$9120$new_n390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9120$new_n371_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_ I2=$abc$9120$auto$alumacc.cc:491:replace_alu$2895[15] I3=$abc$9120$procmux$2733.B_AND_S[3]_new_ O=$abc$9120$procmux$2733.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[2] I3=delay[3] O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9120$auto$wreduce.cc:455:run$2882[1]_new_inv_ I1=$abc$9120$auto$wreduce.cc:455:run$2880[1]_new_inv_ I2=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ I3=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_ O=$abc$9120$procmux$2733.B_AND_S[43]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 I1=$0\bit_counter[2:0][1] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9064 I3=$false O=$abc$9120$auto$wreduce.cc:455:run$2880[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 O=$abc$9120$auto$wreduce.cc:455:run$2882[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9120$auto$wreduce.cc:455:run$2874[2]_new_ I1=$abc$9120$procmux$2539_CMP_new_ I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9044 I3=$false O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5063[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_ I1=$abc$9120$procmux$2604_CMP_new_ I2=$false I3=$false O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5080[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4546[3]_new_ I1=$abc$9120$new_n371_ I2=$abc$9120$procmux$2733.B_AND_S[3]_new_ I3=$abc$9120$auto$alumacc.cc:491:replace_alu$2895[15] O=$abc$9120$procmux$2733.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[0] O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$auto$alumacc.cc:491:replace_alu$2924[15] I1=$abc$9120$auto$rtlil.cc:1835:ReduceAnd$2926_new_ I2=$abc$9120$procmux$2733.B_AND_S[67]_new_ I3=$false O=$abc$9120$new_n410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[1]_new_inv_ O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=$false I3=$false O=$abc$9120$add$demo.v:276$2422_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[2] O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[3] O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[4] O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[5] O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[6] O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[7] O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[8] O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[9] O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[10] O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[11] O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[12] O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[13] O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[14] O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[61]_new_ I1=$abc$9120$procmux$2733.B_AND_S[2]_new_ I2=$abc$9120$new_n410_ I3=$abc$9120$add$demo.v:276$2422_Y[15] O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$9120$new_n279_ I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6132
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:140:execute$9043 I1=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2859_new_inv_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6138
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$9120$new_n311_ I1=$abc$9120$new_n279_ I2=state[1] I3=state[0] O=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2859_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:168:logic_reduce$4191_new_inv_ I1=$abc$9120$procmux$2539_CMP_new_ I2=$abc$9120$procmux$2677_CMP_new_ I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[0] I2=$abc$9120$new_n433_ I3=$false O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[0] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[0] O=$abc$9120$new_n433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_ I3=$false O=$abc$9120$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=state[1] I1=state[0] I2=cmd_bram_inst.valid_out I3=$abc$9120$new_n311_ O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=$false I3=$false O=$abc$9120$new_n436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[1] I2=$abc$9120$new_n438_ I3=$false O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[1] O=$abc$9120$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[2] I2=$abc$9120$new_n440_ I3=$false O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[2] O=$abc$9120$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[3] I2=$abc$9120$new_n442_ I3=$false O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[3] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[3] O=$abc$9120$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[4] I2=$abc$9120$new_n444_ I3=$false O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[4] O=$abc$9120$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[5] I2=$abc$9120$new_n446_ I3=$false O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[5] O=$abc$9120$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[6] I2=$abc$9120$new_n448_ I3=$false O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[6] O=$abc$9120$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$new_n436_ I1=param_bram_inst.data_out[7] I2=$abc$9120$new_n450_ I3=$false O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cmd_bram_inst.data_out[7] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n434_ I3=data[7] O=$abc$9120$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$9120$new_n331_ I1=state[2] I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 I1=$abc$9120$procmux$2604_CMP_new_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_ I1=$abc$9120$new_n436_ I2=$abc$9120$new_n455_ I3=$abc$9120$procmux$2595.B_AND_S[2]_new_ O=$0\cb_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=cb_rd_en I1=$abc$9120$auto$rtlil.cc:1836:ReduceOr$2921_new_inv_ I2=$abc$9120$procmux$2604_CMP_new_ I3=$false O=$abc$9120$procmux$2595.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=cb_rd_en I3=$false O=$abc$9120$new_n455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$9120$procmux$2733.B_AND_S[7]_new_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_ I3=$abc$9120$new_n458_ O=$0\pb_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=state[1] I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9044 I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_ I3=pb_rd_en O=$abc$9120$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$9120$new_n319_ I1=state[0] I2=$false I3=$false O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ I1=b1_rd_en I2=$abc$9120$procmux$2539_CMP_new_ I3=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5585_new_inv_ O=$0\b1_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=b1_rd_en I1=$abc$9120$auto$ice40_ffinit.cc:140:execute$9043 I2=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I3=$abc$9120$new_n463_ O=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5585_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110001011101
.gate SB_LUT4 I0=$abc$9120$logic_and$demo.v:576$2449_Y_new_ I1=$abc$9120$procmux$2478_Y[13]_new_ I2=$false I3=$false O=$abc$9120$new_n463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[0]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_ I2=$false I3=$false O=$abc$9120$procmux$2478_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$new_n468_ I1=$abc$9120$new_n467_ I2=$false I3=$false O=$0\params_left[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[13] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[13] O=$abc$9120$new_n467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$9120$procmux$2478_Y[13]_new_ I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$false I3=$false O=$abc$9120$new_n468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[12] I2=$abc$9120$new_n470_ I3=$false O=$0\params_left[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$9120$sub$demo.v:601$2455_Y[12] I1=$abc$9120$procmux$2733.B_AND_S[7]_new_ I2=$abc$9120$new_n468_ I3=$false O=$abc$9120$new_n470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[11] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[11] O=$0\params_left[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[10] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[10] O=$0\params_left[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[9] I2=$abc$9120$new_n474_ I3=$false O=$0\params_left[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$9120$sub$demo.v:601$2455_Y[9] I1=$abc$9120$procmux$2733.B_AND_S[7]_new_ I2=$abc$9120$new_n468_ I3=$false O=$abc$9120$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[8] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[8] O=$0\params_left[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[7] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[7] O=$0\params_left[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[6] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[6] O=$0\params_left[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[5] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[5] O=$0\params_left[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$9120$new_n356_ I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I2=$abc$9120$new_n355_ I3=$abc$9120$new_n480_ O=$0\params_left[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[4] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[4] O=$abc$9120$new_n480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[3] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[3] O=$0\params_left[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$9120$new_n484_ I1=$abc$9120$new_n483_ I2=$false I3=$false O=$0\params_left[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[2] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[2] O=$abc$9120$new_n483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3045[1]_new_inv_ I1=$abc$9120$new_n363_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_ I3=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 O=$abc$9120$new_n484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I1=$abc$9120$procmux$2473_Y[1]_new_inv_ I2=$abc$9120$new_n489_ I3=$abc$9120$new_n486_ O=$0\params_left[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2869_new_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5795[1]_new_ I2=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_ I3=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 O=$abc$9120$new_n486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3503[0]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4558_new_ I3=$false O=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:168:logic_reduce$3213_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_ I2=params_left[0] I3=params_left[1] O=$abc$9120$procmux$2473_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001111111110
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7608_new_inv_ I1=params_left[1] I2=$false I3=$false O=$abc$9120$new_n489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$new_n434_ I1=params_left[0] I2=$abc$9120$procmux$2733.B_AND_S[7]_new_ I3=$abc$9120$sub$demo.v:601$2455_Y[0] O=$abc$9120$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219 I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9120$new_n463_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=b1_rd_en I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_ I1=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362 I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$logic_and$demo.v:576$2449_Y_new_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=$abc$9120$procmux$2478_Y[13]_new_ I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478 I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I1=cb_rd_addr[0] I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7654
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$alumacc.cc:491:replace_alu$2906[6] I1=$abc$9120$procmux$2733.B_AND_S[7]_new_ I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781 I1=pb_rd_addr[0] I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7867
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=b1_rd_addr[0] I1=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 I2=$false I3=$false O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478 I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9084 I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 O=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9120$new_n511_ I1=$abc$9120$new_n512_ I2=$abc$9120$new_n574_ I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9084 O=$0\pixel_data[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[1] I1=gba_bw_intro_b1ram_inst.data_out[0] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 O=$abc$9120$new_n511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[5] I1=gba_bw_intro_b1ram_inst.data_out[4] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 O=$abc$9120$new_n512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$0\bit_counter[2:0][0] I1=$false I2=$false I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9055
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][2] I1=$false I2=$false I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][0] I1=$false I2=$false I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9067
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][2] I1=$false I2=$false I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9075
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][3] I1=$false I2=$false I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9079
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9084 I1=$false I2=$false I3=$false O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9083
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9040 I1=$false I2=$false I3=$false O=RST
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9044 I1=$false I2=$false I3=$false O=DC
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9048 I1=$false I2=$false I3=$false O=MOSI
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9052 I1=$false I2=$false I3=$false O=CS
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9064 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I1=$false I2=$false I3=$false O=pixel_bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$false I2=$false I3=$false O=pixel_bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 I1=$false I2=$false I3=$false O=pixel_bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 I1=$false I2=$false I3=$false O=pixel_bit_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 I1=$false I2=$false I3=$false O=bw_pxls_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 I1=$false I2=$false I3=$false O=bw_pxls_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cb_rd_addr[1] I1=$false I2=$false I3=$false O=$0\cb_rd_addr[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=pb_rd_addr[1] I1=$false I2=$false I3=$false O=$0\pb_rd_addr[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=b1_rd_addr[1] I1=$false I2=$false I3=$false O=$abc$9120$add$demo.v:635$2460_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$auto$ice40_ffinit.cc:141:execute$9084 I1=$false I2=$false I3=$false O=bw_pxls_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9120$new_n300_ I1=$abc$9120$new_n297_ I2=$abc$9120$shiftx$demo.v:427$2436.buffer[0]_new_inv_ I3=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ O=$abc$9120$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$9120$new_n579_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_ I2=$abc$9120$new_n559_ I3=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ O=$abc$9120$auto$ice40_ffinit.cc:140:execute$9047
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111001100111111
.gate SB_LUT4 I0=data[4] I1=data[0] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9064 O=$abc$9120$new_n561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=data[5] I1=data[1] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056 I3=$abc$9120$new_n561_ O=$abc$9120$new_n562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$9120$new_n319_ I2=state[0] I3=state[1] O=$abc$9120$new_n563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101111000000
.gate SB_LUT4 I0=$abc$9120$auto$wreduce.cc:455:run$2874[2]_new_ I1=$abc$9120$auto$ice40_ffinit.cc:141:execute$9044 I2=$abc$9120$new_n563_ I3=state[1] O=$abc$9120$new_n564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=$abc$9120$new_n311_ I1=state[1] I2=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I3=$abc$9120$procmux$2733.B_AND_S[2]_new_ O=$abc$9120$new_n565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5080[5]_new_ I1=$abc$9120$new_n565_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$5046[3]_new_inv_ I3=$abc$9120$new_n564_ O=$0\state[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4017[0]_new_inv_ I1=$abc$9120$new_n319_ I2=$0\scl[0:0] I3=$abc$9120$procmux$2677_CMP_new_ O=$abc$9120$new_n567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000111011
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$6301[0]_new_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6327_new_ I2=$abc$9120$procmux$2733.B_AND_S[3]_new_ I3=$abc$9120$new_n567_ O=$abc$9120$new_n568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$9120$procmux$2778_Y[3]_new_inv_ I1=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6213_new_ I2=$abc$9120$new_n568_ I3=$false O=$0\state[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3165[0]_new_inv_ I2=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3527[1]_new_inv_ I3=$abc$9120$auto$simplemap.cc:256:simplemap_eqne$3400_new_inv_ O=$abc$9120$new_n570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3551[0]_new_inv_ I1=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$3671[1]_new_inv_ I2=$abc$9120$new_n570_ I3=$abc$9120$auto$opt_reduce.cc:132:opt_mux$2871_new_inv_ O=$abc$9120$new_n571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$9120$auto$simplemap.cc:127:simplemap_reduce$4594[7]_new_inv_ I1=$abc$9120$new_n571_ I2=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 I3=$abc$9120$new_n494_ O=$0\params_left[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[3] I1=gba_bw_intro_b1ram_inst.data_out[2] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092 O=$abc$9120$new_n573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=gba_bw_intro_b1ram_inst.data_out[7] I1=gba_bw_intro_b1ram_inst.data_out[6] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088 I3=$abc$9120$new_n573_ O=$abc$9120$new_n574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=pixel_data[10] I1=pixel_data[2] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080 O=$abc$9120$new_n575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=pixel_data[9] I1=pixel_data[1] I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I3=$abc$9120$new_n575_ O=$abc$9120$new_n576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9120$new_n290_ I1=$abc$9120$new_n291_ I2=$abc$9120$new_n576_ I3=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076 O=$abc$9120$new_n578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$9120$new_n578_ I1=$abc$9120$auto$simplemap.cc:250:simplemap_eqne$6206[0]_new_inv_ I2=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068 I3=$0\pixel_bit_counter[3:0][1] O=$abc$9120$new_n579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[10] CO=$auto$alumacc.cc:474:replace_alu$2893.C[11] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[11] CO=$auto$alumacc.cc:474:replace_alu$2893.C[12] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[12] CO=$auto$alumacc.cc:474:replace_alu$2893.C[13] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[13] CO=$auto$alumacc.cc:474:replace_alu$2893.C[14] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[14] CO=$auto$alumacc.cc:474:replace_alu$2893.C[15] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[15] CO=$abc$9120$auto$alumacc.cc:491:replace_alu$2895[15] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[0] CO=$auto$alumacc.cc:474:replace_alu$2893.C[2] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[2] CO=$auto$alumacc.cc:474:replace_alu$2893.C[3] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[3] CO=$auto$alumacc.cc:474:replace_alu$2893.C[4] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[4] CO=$auto$alumacc.cc:474:replace_alu$2893.C[5] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[5] CO=$auto$alumacc.cc:474:replace_alu$2893.C[6] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[6] CO=$auto$alumacc.cc:474:replace_alu$2893.C[7] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[7] CO=$auto$alumacc.cc:474:replace_alu$2893.C[8] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[8] CO=$auto$alumacc.cc:474:replace_alu$2893.C[9] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2893.C[9] CO=$auto$alumacc.cc:474:replace_alu$2893.C[10] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:653|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=pb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$2904.C[2] I0=pb_rd_addr[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:597|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2904.C[2] CO=$auto$alumacc.cc:474:replace_alu$2904.C[3] I0=pb_rd_addr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:597|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2904.C[3] CO=$auto$alumacc.cc:474:replace_alu$2904.C[4] I0=pb_rd_addr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:597|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2904.C[4] CO=$auto$alumacc.cc:474:replace_alu$2904.C[5] I0=pb_rd_addr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:597|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2904.C[5] CO=$auto$alumacc.cc:474:replace_alu$2904.C[6] I0=pb_rd_addr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:597|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2904.C[6] CO=$abc$9120$auto$alumacc.cc:491:replace_alu$2906[6] I0=pb_rd_addr[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:597|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[10] CO=$auto$alumacc.cc:474:replace_alu$2909.C[11] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[11] CO=$auto$alumacc.cc:474:replace_alu$2909.C[12] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[12] CO=$auto$alumacc.cc:474:replace_alu$2909.C[13] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[13] CO=$auto$alumacc.cc:474:replace_alu$2909.C[14] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[14] CO=$auto$alumacc.cc:474:replace_alu$2909.C[15] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[15] CO=$abc$9120$auto$alumacc.cc:491:replace_alu$2911[15] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[0] CO=$auto$alumacc.cc:474:replace_alu$2909.C[2] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[2] CO=$auto$alumacc.cc:474:replace_alu$2909.C[3] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[3] CO=$auto$alumacc.cc:474:replace_alu$2909.C[4] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[4] CO=$auto$alumacc.cc:474:replace_alu$2909.C[5] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[5] CO=$auto$alumacc.cc:474:replace_alu$2909.C[6] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[6] CO=$auto$alumacc.cc:474:replace_alu$2909.C[7] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[7] CO=$auto$alumacc.cc:474:replace_alu$2909.C[8] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[8] CO=$auto$alumacc.cc:474:replace_alu$2909.C[9] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2909.C[9] CO=$auto$alumacc.cc:474:replace_alu$2909.C[10] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:297|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[10] CO=$auto$alumacc.cc:474:replace_alu$2922.C[11] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[11] CO=$auto$alumacc.cc:474:replace_alu$2922.C[12] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[12] CO=$auto$alumacc.cc:474:replace_alu$2922.C[13] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[13] CO=$auto$alumacc.cc:474:replace_alu$2922.C[14] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[14] CO=$auto$alumacc.cc:474:replace_alu$2922.C[15] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[15] CO=$abc$9120$auto$alumacc.cc:491:replace_alu$2924[15] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[1] CO=$auto$alumacc.cc:474:replace_alu$2922.C[3] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[3] CO=$auto$alumacc.cc:474:replace_alu$2922.C[4] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[4] CO=$auto$alumacc.cc:474:replace_alu$2922.C[5] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[5] CO=$auto$alumacc.cc:474:replace_alu$2922.C[6] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[6] CO=$auto$alumacc.cc:474:replace_alu$2922.C[7] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[7] CO=$auto$alumacc.cc:474:replace_alu$2922.C[8] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[8] CO=$auto$alumacc.cc:474:replace_alu$2922.C[9] I0=$true I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2922.C[9] CO=$auto$alumacc.cc:474:replace_alu$2922.C[10] I0=$false I1=$abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:274|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$9120$add$demo.v:276$2422_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$2935.C[10] O=$abc$9120$add$demo.v:276$2422_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[10] CO=$auto$alumacc.cc:474:replace_alu$2935.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$2935.C[11] O=$abc$9120$add$demo.v:276$2422_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[11] CO=$auto$alumacc.cc:474:replace_alu$2935.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$2935.C[12] O=$abc$9120$add$demo.v:276$2422_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[12] CO=$auto$alumacc.cc:474:replace_alu$2935.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$2935.C[13] O=$abc$9120$add$demo.v:276$2422_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[13] CO=$auto$alumacc.cc:474:replace_alu$2935.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$2935.C[14] O=$abc$9120$add$demo.v:276$2422_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[14] CO=$auto$alumacc.cc:474:replace_alu$2935.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$2935.C[15] O=$abc$9120$add$demo.v:276$2422_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$2935.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$2935.C[2] O=$abc$9120$add$demo.v:276$2422_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[2] CO=$auto$alumacc.cc:474:replace_alu$2935.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$2935.C[3] O=$abc$9120$add$demo.v:276$2422_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[3] CO=$auto$alumacc.cc:474:replace_alu$2935.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$2935.C[4] O=$abc$9120$add$demo.v:276$2422_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[4] CO=$auto$alumacc.cc:474:replace_alu$2935.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$2935.C[5] O=$abc$9120$add$demo.v:276$2422_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[5] CO=$auto$alumacc.cc:474:replace_alu$2935.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$2935.C[6] O=$abc$9120$add$demo.v:276$2422_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[6] CO=$auto$alumacc.cc:474:replace_alu$2935.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$2935.C[7] O=$abc$9120$add$demo.v:276$2422_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[7] CO=$auto$alumacc.cc:474:replace_alu$2935.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$2935.C[8] O=$abc$9120$add$demo.v:276$2422_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[8] CO=$auto$alumacc.cc:474:replace_alu$2935.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$2935.C[9] O=$abc$9120$add$demo.v:276$2422_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2935.C[9] CO=$auto$alumacc.cc:474:replace_alu$2935.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:276|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cb_rd_addr[0] I3=$false O=$0\cb_rd_addr[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:331|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$2938.C[2] I0=$false I1=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:331|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$2938.C[2] O=$0\cb_rd_addr[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:331|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2938.C[2] CO=$auto$alumacc.cc:474:replace_alu$2938.C[3] I0=$false I1=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:331|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$2938.C[3] O=$0\cb_rd_addr[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:331|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2938.C[3] CO=$auto$alumacc.cc:474:replace_alu$2938.C[4] I0=$false I1=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:331|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$2938.C[4] O=$0\cb_rd_addr[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:331|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=pb_rd_addr[0] I3=$false O=$0\pb_rd_addr[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$2941.C[2] I0=$false I1=pb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$2941.C[2] O=$0\pb_rd_addr[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2941.C[2] CO=$auto$alumacc.cc:474:replace_alu$2941.C[3] I0=$false I1=pb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$2941.C[3] O=$0\pb_rd_addr[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2941.C[3] CO=$auto$alumacc.cc:474:replace_alu$2941.C[4] I0=$false I1=pb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$2941.C[4] O=$0\pb_rd_addr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2941.C[4] CO=$auto$alumacc.cc:474:replace_alu$2941.C[5] I0=$false I1=pb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$2941.C[5] O=$0\pb_rd_addr[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2941.C[5] CO=$auto$alumacc.cc:474:replace_alu$2941.C[6] I0=$false I1=pb_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pb_rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$2941.C[6] O=$0\pb_rd_addr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:599|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=b1_rd_addr[0] I3=$false O=$add$demo.v:635$2460_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=b1_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$2944.C[2] I0=$false I1=b1_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$2944.C[2] O=$add$demo.v:635$2460_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2944.C[2] CO=$auto$alumacc.cc:474:replace_alu$2944.C[3] I0=$false I1=b1_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$2944.C[3] O=$add$demo.v:635$2460_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2944.C[3] CO=$auto$alumacc.cc:474:replace_alu$2944.C[4] I0=$false I1=b1_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$2944.C[4] O=$add$demo.v:635$2460_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2944.C[4] CO=$auto$alumacc.cc:474:replace_alu$2944.C[5] I0=$false I1=b1_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$2944.C[5] O=$add$demo.v:635$2460_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2944.C[5] CO=$auto$alumacc.cc:474:replace_alu$2944.C[6] I0=$false I1=b1_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$2944.C[6] O=$add$demo.v:635$2460_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2944.C[6] CO=$auto$alumacc.cc:474:replace_alu$2944.C[7] I0=$false I1=b1_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$2944.C[7] O=$add$demo.v:635$2460_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2944.C[7] CO=$auto$alumacc.cc:474:replace_alu$2944.C[8] I0=$false I1=b1_rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=b1_rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$2944.C[8] O=$add$demo.v:635$2460_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:635|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[0] I2=$false I3=$true O=$0\pixel_bit_counter[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:409|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pixel_bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$2947.C[2] I0=pixel_bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:409|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2947.C[2] O=$0\pixel_bit_counter[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:409|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2947.C[2] CO=$auto$alumacc.cc:474:replace_alu$2947.C[3] I0=pixel_bit_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:409|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2947.C[3] O=$0\pixel_bit_counter[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:409|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$0\bit_counter[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:428|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$2950.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:428|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2950.C[2] O=$0\bit_counter[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:428|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[0] I2=$false I3=$true O=$abc$9120$sub$demo.v:601$2455_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[10] O=$abc$9120$sub$demo.v:601$2455_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[10] CO=$auto$alumacc.cc:474:replace_alu$2953.C[11] I0=params_left[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[11] O=$abc$9120$sub$demo.v:601$2455_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[11] CO=$auto$alumacc.cc:474:replace_alu$2953.C[12] I0=params_left[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[12] O=$abc$9120$sub$demo.v:601$2455_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[12] CO=$auto$alumacc.cc:474:replace_alu$2953.C[13] I0=params_left[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[13] O=$abc$9120$sub$demo.v:601$2455_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=params_left[0] CO=$auto$alumacc.cc:474:replace_alu$2953.C[2] I0=params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[2] O=$abc$9120$sub$demo.v:601$2455_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[2] CO=$auto$alumacc.cc:474:replace_alu$2953.C[3] I0=params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[3] O=$abc$9120$sub$demo.v:601$2455_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[3] CO=$auto$alumacc.cc:474:replace_alu$2953.C[4] I0=params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[4] O=$abc$9120$sub$demo.v:601$2455_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[4] CO=$auto$alumacc.cc:474:replace_alu$2953.C[5] I0=params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[5] O=$abc$9120$sub$demo.v:601$2455_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[5] CO=$auto$alumacc.cc:474:replace_alu$2953.C[6] I0=params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[6] O=$abc$9120$sub$demo.v:601$2455_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[6] CO=$auto$alumacc.cc:474:replace_alu$2953.C[7] I0=params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[7] O=$abc$9120$sub$demo.v:601$2455_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[7] CO=$auto$alumacc.cc:474:replace_alu$2953.C[8] I0=params_left[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[8] O=$abc$9120$sub$demo.v:601$2455_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[8] CO=$auto$alumacc.cc:474:replace_alu$2953.C[9] I0=params_left[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2953.C[9] O=$abc$9120$sub$demo.v:601$2455_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2953.C[9] CO=$auto$alumacc.cc:474:replace_alu$2953.C[10] I0=params_left[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:601|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bw_pxls_ptr[0] I2=$false I3=$true O=$abc$9120$sub$demo.v:640$2461_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:640|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bw_pxls_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$2956.C[2] I0=bw_pxls_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:640|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bw_pxls_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2956.C[2] O=$abc$9120$sub$demo.v:640$2461_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:640|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=CLK D=$0\state[5:0][0] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][1] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][2] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][3] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6000 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6036 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9039 E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6132 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9040
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9043 E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6138 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9044
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9047 E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6144 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9048
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9051 E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6150 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9052
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9055 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9056
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=bit_counter[1] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6250 Q=$0\bit_counter[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9063 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6219 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9064
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$6333 Q=pixel_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9067 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9068
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=pixel_bit_counter[1] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7393 Q=$0\pixel_bit_counter[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9075 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9076
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9079 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7362 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9080
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9091 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9092
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9083 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7545 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9084
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$9120$auto$ice40_ffinit.cc:140:execute$9087 E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7478 Q=$abc$9120$auto$ice40_ffinit.cc:141:execute$9088
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_en[0:0] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7602 Q=cb_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][0] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 Q=cb_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][1] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7654 Q=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][2] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 Q=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][3] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 Q=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][4] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7623 Q=cb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_en[0:0] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717 Q=pb_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][0] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781 Q=pb_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][1] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7867 Q=pb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][2] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781 Q=pb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][3] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781 Q=pb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][4] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781 Q=pb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][5] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781 Q=pb_rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pb_rd_addr[6:0][6] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$7781 Q=pb_rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\b1_rd_en[0:0] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$7717 Q=b1_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[0] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[0] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$9120$add$demo.v:635$2460_Y[1] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8364 Q=b1_rd_addr[1] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[2] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[2] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[3] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[3] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[4] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[4] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[5] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[5] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[6] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[6] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[7] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[7] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$add$demo.v:635$2460_Y[8] E=$abc$9120$auto$dff2dffe.cc:175:make_patterns_logic$8276 Q=b1_rd_addr[8] R=$abc$9120$auto$rtlil.cc:1969:NotGate$9100
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][0] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][1] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][2] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][3] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][4] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][5] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][6] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][7] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][8] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][9] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][10] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][11] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][12] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][13] E=$abc$9120$auto$dff2dffe.cc:158:make_patterns_logic$6156 Q=params_left[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:227|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:216|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=cb_rd_en Q=cmd_bram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:123|cmd_bram.v:45|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=pb_rd_en Q=param_bram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:133|param_bram.v:86|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=b1_rd_en Q=gba_bw_intro_b1ram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:143|gba_bw_intro_b1ram.v:531|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=cb_rd_addr[0] RADDR[1]=cb_rd_addr[1] RADDR[2]=cb_rd_addr[2] RADDR[3]=cb_rd_addr[3] RADDR[4]=cb_rd_addr[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=cb_rd_en RDATA[0]=cmd_bram_inst.data_out[0] RDATA[1]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[1] RDATA[2]=cmd_bram_inst.data_out[1] RDATA[3]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[3] RDATA[4]=cmd_bram_inst.data_out[2] RDATA[5]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[5] RDATA[6]=cmd_bram_inst.data_out[3] RDATA[7]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[7] RDATA[8]=cmd_bram_inst.data_out[4] RDATA[9]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[9] RDATA[10]=cmd_bram_inst.data_out[5] RDATA[11]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[11] RDATA[12]=cmd_bram_inst.data_out[6] RDATA[13]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[13] RDATA[14]=cmd_bram_inst.data_out[7] RDATA[15]=$techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x1x1x0x1x1x0x0x0x1x1x1x0x1x0x1x1x1x1x1x1x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x1x1x0x0x0x1x0x1x1x1x0x0x0x1x0x0x1x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x1x1x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x1x1x0x1x0x0x1x0x1x1x0x0x1x1x1x0x1x1x0x0x1x0x1x0x1x1x0x0x0x1x0x0x0x1x0x0x0x1
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x0x0x0x0x0x0x0x0x0x1x0x1x1x0x0x0x0x1x0x1x0x1x1x0x0x1x0x1x0x1x0x0x0x1x0x1x0x0x1x0x0x1x0x0x0x0x1
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=b1_rd_addr[0] RADDR[1]=b1_rd_addr[1] RADDR[2]=b1_rd_addr[2] RADDR[3]=b1_rd_addr[3] RADDR[4]=b1_rd_addr[4] RADDR[5]=b1_rd_addr[5] RADDR[6]=b1_rd_addr[6] RADDR[7]=b1_rd_addr[7] RADDR[8]=b1_rd_addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=b1_rd_en RDATA[0]=gba_bw_intro_b1ram_inst.data_out[0] RDATA[1]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=gba_bw_intro_b1ram_inst.data_out[1] RDATA[3]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=gba_bw_intro_b1ram_inst.data_out[2] RDATA[5]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=gba_bw_intro_b1ram_inst.data_out[3] RDATA[7]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=gba_bw_intro_b1ram_inst.data_out[4] RDATA[9]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=gba_bw_intro_b1ram_inst.data_out[5] RDATA[11]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=gba_bw_intro_b1ram_inst.data_out[6] RDATA[13]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=gba_bw_intro_b1ram_inst.data_out[7] RDATA[15]=$techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_1 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_2 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_3 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_4 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_5 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_6 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_7 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_8 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_9 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_A 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_B 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_C 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_D 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_E 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111101010101011111111111111111111111111111111111111111111111111111111111111111
.param INIT_F 0111111111010101010101010101010101011111110101011111111111010101111111010101011101010101011111110101011111110101010101010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=pb_rd_addr[0] RADDR[1]=pb_rd_addr[1] RADDR[2]=pb_rd_addr[2] RADDR[3]=pb_rd_addr[3] RADDR[4]=pb_rd_addr[4] RADDR[5]=pb_rd_addr[5] RADDR[6]=pb_rd_addr[6] RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=pb_rd_en RDATA[0]=param_bram_inst.data_out[0] RDATA[1]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[1] RDATA[2]=param_bram_inst.data_out[1] RDATA[3]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[3] RDATA[4]=param_bram_inst.data_out[2] RDATA[5]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[5] RDATA[6]=param_bram_inst.data_out[3] RDATA[7]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[7] RDATA[8]=param_bram_inst.data_out[4] RDATA[9]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[9] RDATA[10]=param_bram_inst.data_out[5] RDATA[11]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[11] RDATA[12]=param_bram_inst.data_out[6] RDATA[13]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[13] RDATA[14]=param_bram_inst.data_out[7] RDATA[15]=$techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x0x0x0x1x0x0x0x0x0x0x1x0x1x1x1x0x1x0x1x0x1x1x0x0x0x0x0x0x1x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1x0x0x1x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x1x0x1
.param INIT_1 x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x0x0x1x0x0x0x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x1x1x1x0x1x1x1x0x1x0x0x0x1x1x0x1x0x1x1x0x1x0x1x0x1x0x0x0x1x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x1x1x0x0x0x1x0x1
.param INIT_2 x0x0x0x0x0x1x1x1x0x0x0x0x0x0x1x0x0x0x0x0x0x1x1x1x0x0x0x0x1x1x1x1x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x0x0x0x0x0x1x1x0x1x0x0x0x0x1x0x1x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x1x0x0x0x1x0x0x1x0x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x0x1
.param INIT_3 x0x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x1x1x1x0x0x0x0x0x0x0x0x1x0x1x1x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x1x0x0x1x0x0x0x0x0x0x0x0x0x0x1x1x0x1x0x1x0x0x1x0x0x1x0x1x0x0x0x0x1x1x1x1x0x0x0x0x1x0x0x1
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x1x0x1x0x0x0x0x0x1x1x0x1x0x0x1x0x0x0x0x0x0x0x0x0x0x0x1x1x0x1x0
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][0]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][1]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][2]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][3]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][4]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][5]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][6]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][7]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][8]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][9]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][10]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][11]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][12]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][13]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][14]
1 1
.names $false $0\state[5:0][4]
1 1
.names $false $0\state[5:0][5]
1 1
.names $abc$9120$add$demo.v:635$2460_Y[1] $add$demo.v:635$2460_Y[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2893.C[0]
1 1
.names $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[0] $auto$alumacc.cc:474:replace_alu$2893.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2904.C[0]
1 1
.names pb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$2904.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2909.C[0]
1 1
.names $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[0] $auto$alumacc.cc:474:replace_alu$2909.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2922.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2922.C[1]
1 1
.names $abc$9120$auto$alumacc.cc:474:replace_alu$2893.BB[1] $auto$alumacc.cc:474:replace_alu$2922.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$2935.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$2935.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$2938.C[0]
1 1
.names cb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$2938.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$2941.C[0]
1 1
.names pb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$2941.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$2944.C[0]
1 1
.names b1_rd_addr[0] $auto$alumacc.cc:474:replace_alu$2944.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2947.C[0]
1 1
.names pixel_bit_counter[0] $auto$alumacc.cc:474:replace_alu$2947.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2950.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$2950.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2953.C[0]
1 1
.names params_left[0] $auto$alumacc.cc:474:replace_alu$2953.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2956.C[0]
1 1
.names bw_pxls_ptr[0] $auto$alumacc.cc:474:replace_alu$2956.C[1]
1 1
.names cmd_bram_inst.data_out[0] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[0]
1 1
.names cmd_bram_inst.data_out[1] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[2]
1 1
.names cmd_bram_inst.data_out[2] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[4]
1 1
.names cmd_bram_inst.data_out[3] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[6]
1 1
.names cmd_bram_inst.data_out[4] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[8]
1 1
.names cmd_bram_inst.data_out[5] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[10]
1 1
.names cmd_bram_inst.data_out[6] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[12]
1 1
.names cmd_bram_inst.data_out[7] $techmap2972\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[14]
1 1
.names gba_bw_intro_b1ram_inst.data_out[0] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[0]
1 1
.names gba_bw_intro_b1ram_inst.data_out[1] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[2]
1 1
.names gba_bw_intro_b1ram_inst.data_out[2] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[4]
1 1
.names gba_bw_intro_b1ram_inst.data_out[3] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[6]
1 1
.names gba_bw_intro_b1ram_inst.data_out[4] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[8]
1 1
.names gba_bw_intro_b1ram_inst.data_out[5] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[10]
1 1
.names gba_bw_intro_b1ram_inst.data_out[6] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[12]
1 1
.names gba_bw_intro_b1ram_inst.data_out[7] $techmap2974\gba_bw_intro_b1ram_inst.memory.0.0.0.A1DATA_16[14]
1 1
.names param_bram_inst.data_out[0] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[0]
1 1
.names param_bram_inst.data_out[1] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[2]
1 1
.names param_bram_inst.data_out[2] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[4]
1 1
.names param_bram_inst.data_out[3] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[6]
1 1
.names param_bram_inst.data_out[4] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[8]
1 1
.names param_bram_inst.data_out[5] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[10]
1 1
.names param_bram_inst.data_out[6] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[12]
1 1
.names param_bram_inst.data_out[7] $techmap2976\param_bram_inst.param_memory.0.0.0.A1DATA_16[14]
1 1
.names scl SCL
1 1
.names gba_bw_intro_b1ram_inst.data_out[0] b1_data_out[0]
1 1
.names gba_bw_intro_b1ram_inst.data_out[1] b1_data_out[1]
1 1
.names gba_bw_intro_b1ram_inst.data_out[2] b1_data_out[2]
1 1
.names gba_bw_intro_b1ram_inst.data_out[3] b1_data_out[3]
1 1
.names gba_bw_intro_b1ram_inst.data_out[4] b1_data_out[4]
1 1
.names gba_bw_intro_b1ram_inst.data_out[5] b1_data_out[5]
1 1
.names gba_bw_intro_b1ram_inst.data_out[6] b1_data_out[6]
1 1
.names gba_bw_intro_b1ram_inst.data_out[7] b1_data_out[7]
1 1
.names gba_bw_intro_b1ram_inst.valid_out b1_valid
1 1
.names $true byte_of_bw_pxls[0]
1 1
.names $true byte_of_bw_pxls[1]
1 1
.names $true byte_of_bw_pxls[2]
1 1
.names $true byte_of_bw_pxls[3]
1 1
.names $false byte_of_bw_pxls[4]
1 1
.names $false byte_of_bw_pxls[5]
1 1
.names $false byte_of_bw_pxls[6]
1 1
.names $false byte_of_bw_pxls[7]
1 1
.names cmd_bram_inst.data_out[0] cb_data_out[0]
1 1
.names cmd_bram_inst.data_out[1] cb_data_out[1]
1 1
.names cmd_bram_inst.data_out[2] cb_data_out[2]
1 1
.names cmd_bram_inst.data_out[3] cb_data_out[3]
1 1
.names cmd_bram_inst.data_out[4] cb_data_out[4]
1 1
.names cmd_bram_inst.data_out[5] cb_data_out[5]
1 1
.names cmd_bram_inst.data_out[6] cb_data_out[6]
1 1
.names cmd_bram_inst.data_out[7] cb_data_out[7]
1 1
.names cmd_bram_inst.valid_out cb_valid
1 1
.names CLK cmd_bram_inst.clk
1 1
.names cb_rd_addr[0] cmd_bram_inst.rd_addr[0]
1 1
.names cb_rd_addr[1] cmd_bram_inst.rd_addr[1]
1 1
.names cb_rd_addr[2] cmd_bram_inst.rd_addr[2]
1 1
.names cb_rd_addr[3] cmd_bram_inst.rd_addr[3]
1 1
.names cb_rd_addr[4] cmd_bram_inst.rd_addr[4]
1 1
.names cb_rd_en cmd_bram_inst.rd_en
1 1
.names CS cs
1 1
.names DC dc
1 1
.names CLK gba_bw_intro_b1ram_inst.clk
1 1
.names b1_rd_addr[0] gba_bw_intro_b1ram_inst.rd_addr[0]
1 1
.names b1_rd_addr[1] gba_bw_intro_b1ram_inst.rd_addr[1]
1 1
.names b1_rd_addr[2] gba_bw_intro_b1ram_inst.rd_addr[2]
1 1
.names b1_rd_addr[3] gba_bw_intro_b1ram_inst.rd_addr[3]
1 1
.names b1_rd_addr[4] gba_bw_intro_b1ram_inst.rd_addr[4]
1 1
.names b1_rd_addr[5] gba_bw_intro_b1ram_inst.rd_addr[5]
1 1
.names b1_rd_addr[6] gba_bw_intro_b1ram_inst.rd_addr[6]
1 1
.names b1_rd_addr[7] gba_bw_intro_b1ram_inst.rd_addr[7]
1 1
.names b1_rd_addr[8] gba_bw_intro_b1ram_inst.rd_addr[8]
1 1
.names b1_rd_en gba_bw_intro_b1ram_inst.rd_en
1 1
.names MOSI mosi
1 1
.names CLK param_bram_inst.clk
1 1
.names pb_rd_addr[0] param_bram_inst.rd_addr[0]
1 1
.names pb_rd_addr[1] param_bram_inst.rd_addr[1]
1 1
.names pb_rd_addr[2] param_bram_inst.rd_addr[2]
1 1
.names pb_rd_addr[3] param_bram_inst.rd_addr[3]
1 1
.names pb_rd_addr[4] param_bram_inst.rd_addr[4]
1 1
.names pb_rd_addr[5] param_bram_inst.rd_addr[5]
1 1
.names pb_rd_addr[6] param_bram_inst.rd_addr[6]
1 1
.names pb_rd_en param_bram_inst.rd_en
1 1
.names param_bram_inst.data_out[0] pb_data_out[0]
1 1
.names param_bram_inst.data_out[1] pb_data_out[1]
1 1
.names param_bram_inst.data_out[2] pb_data_out[2]
1 1
.names param_bram_inst.data_out[3] pb_data_out[3]
1 1
.names param_bram_inst.data_out[4] pb_data_out[4]
1 1
.names param_bram_inst.data_out[5] pb_data_out[5]
1 1
.names param_bram_inst.data_out[6] pb_data_out[6]
1 1
.names param_bram_inst.data_out[7] pb_data_out[7]
1 1
.names param_bram_inst.valid_out pb_valid
1 1
.names RST rst
1 1
.end
