Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 05:31:16 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[0]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[13]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[0]/CK (DFFR_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[0]/QN (DFFR_X1)                          0.06       0.06 f
  y_reg_in/U3/ZN (INV_X1)                                 0.03       0.10 r
  y_reg_in/Q[0] (reg_N24_1)                               0.00       0.10 r
  recoding_block_0/y_tri[1] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.10 r
  recoding_block_0/U5/ZN (XNOR2_X1)                       0.07       0.17 r
  recoding_block_0/MUX_X/sel (mux2_n_bit25_1)             0.00       0.17 r
  recoding_block_0/MUX_X/U11/Z (BUF_X1)                   0.05       0.21 r
  recoding_block_0/MUX_X/U10/ZN (INV_X1)                  0.02       0.24 f
  recoding_block_0/MUX_X/U7/ZN (NAND2_X1)                 0.02       0.26 r
  recoding_block_0/MUX_X/U9/ZN (NAND2_X1)                 0.02       0.28 f
  recoding_block_0/MUX_X/o[24] (mux2_n_bit25_1)           0.00       0.28 f
  recoding_block_0/MUX_0/i1[24] (mux2_n_bit25_0)          0.00       0.28 f
  recoding_block_0/MUX_0/U5/Z (MUX2_X1)                   0.07       0.35 f
  recoding_block_0/MUX_0/o[24] (mux2_n_bit25_0)           0.00       0.35 f
  recoding_block_0/x_absY[24] (r4mbePP_preprocessing_n_bit24_0)
                                                          0.00       0.35 f
  bitwiseInverterX_0/dataIn[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.35 f
  bitwiseInverterX_0/U8/ZN (XNOR2_X1)                     0.06       0.41 r
  bitwiseInverterX_0/dataOut[24] (bitwiseInv_n_bit25_0)
                                                          0.00       0.41 r
  U19/Z (BUF_X1)                                          0.04       0.45 r
  lv4_c24_FA_0/i0 (fullAdder_218)                         0.00       0.45 r
  lv4_c24_FA_0/HA_0/i0 (halfAdder_437)                    0.00       0.45 r
  lv4_c24_FA_0/HA_0/U4/Z (XOR2_X1)                        0.08       0.53 r
  lv4_c24_FA_0/HA_0/s (halfAdder_437)                     0.00       0.53 r
  lv4_c24_FA_0/HA_1/i1 (halfAdder_436)                    0.00       0.53 r
  lv4_c24_FA_0/HA_1/U2/ZN (AND2_X1)                       0.05       0.58 r
  lv4_c24_FA_0/HA_1/co (halfAdder_436)                    0.00       0.58 r
  lv4_c24_FA_0/U1/ZN (OR2_X2)                             0.04       0.62 r
  lv4_c24_FA_0/co (fullAdder_218)                         0.00       0.62 r
  lv3_c25_FA_0/i0 (fullAdder_169)                         0.00       0.62 r
  lv3_c25_FA_0/HA_0/i0 (halfAdder_339)                    0.00       0.62 r
  lv3_c25_FA_0/HA_0/U6/ZN (INV_X1)                        0.02       0.64 f
  lv3_c25_FA_0/HA_0/U4/ZN (NAND2_X1)                      0.02       0.66 r
  lv3_c25_FA_0/HA_0/U5/ZN (NAND2_X1)                      0.03       0.69 f
  lv3_c25_FA_0/HA_0/s (halfAdder_339)                     0.00       0.69 f
  lv3_c25_FA_0/HA_1/i1 (halfAdder_338)                    0.00       0.69 f
  lv3_c25_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       0.73 f
  lv3_c25_FA_0/HA_1/co (halfAdder_338)                    0.00       0.73 f
  lv3_c25_FA_0/U1/ZN (OR2_X2)                             0.06       0.79 f
  lv3_c25_FA_0/co (fullAdder_169)                         0.00       0.79 f
  lv2_c26_FA_0/i0 (fullAdder_105)                         0.00       0.79 f
  lv2_c26_FA_0/HA_0/i0 (halfAdder_211)                    0.00       0.79 f
  lv2_c26_FA_0/HA_0/U7/ZN (INV_X1)                        0.03       0.82 r
  lv2_c26_FA_0/HA_0/U3/ZN (NAND2_X1)                      0.02       0.84 f
  lv2_c26_FA_0/HA_0/U5/ZN (NAND2_X1)                      0.03       0.87 r
  lv2_c26_FA_0/HA_0/s (halfAdder_211)                     0.00       0.87 r
  lv2_c26_FA_0/HA_1/i1 (halfAdder_210)                    0.00       0.87 r
  lv2_c26_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.91 r
  lv2_c26_FA_0/HA_1/co (halfAdder_210)                    0.00       0.91 r
  lv2_c26_FA_0/U1/ZN (OR2_X2)                             0.04       0.95 r
  lv2_c26_FA_0/co (fullAdder_105)                         0.00       0.95 r
  lv1_c27_FA_0/i0 (fullAdder_56)                          0.00       0.95 r
  lv1_c27_FA_0/HA_0/i0 (halfAdder_113)                    0.00       0.95 r
  lv1_c27_FA_0/HA_0/U6/ZN (INV_X1)                        0.02       0.97 f
  lv1_c27_FA_0/HA_0/U2/ZN (NAND2_X1)                      0.02       1.00 r
  lv1_c27_FA_0/HA_0/U4/ZN (NAND2_X1)                      0.03       1.03 f
  lv1_c27_FA_0/HA_0/s (halfAdder_113)                     0.00       1.03 f
  lv1_c27_FA_0/HA_1/i1 (halfAdder_112)                    0.00       1.03 f
  lv1_c27_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.07 f
  lv1_c27_FA_0/HA_1/co (halfAdder_112)                    0.00       1.07 f
  lv1_c27_FA_0/U1/ZN (OR2_X2)                             0.05       1.12 f
  lv1_c27_FA_0/co (fullAdder_56)                          0.00       1.12 f
  lv0_c28_FA_0/i0 (fullAdder_16)                          0.00       1.12 f
  lv0_c28_FA_0/HA_0/i0 (halfAdder_33)                     0.00       1.12 f
  lv0_c28_FA_0/HA_0/U1/Z (XOR2_X1)                        0.07       1.19 f
  lv0_c28_FA_0/HA_0/s (halfAdder_33)                      0.00       1.19 f
  lv0_c28_FA_0/HA_1/i1 (halfAdder_32)                     0.00       1.19 f
  lv0_c28_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.23 f
  lv0_c28_FA_0/HA_1/co (halfAdder_32)                     0.00       1.23 f
  lv0_c28_FA_0/U1/ZN (OR2_X2)                             0.06       1.29 f
  lv0_c28_FA_0/co (fullAdder_16)                          0.00       1.29 f
  add_4089/A[29] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.29 f
  add_4089/U590/ZN (NOR2_X1)                              0.04       1.33 r
  add_4089/U689/ZN (OAI21_X1)                             0.03       1.37 f
  add_4089/U563/ZN (AOI21_X1)                             0.06       1.42 r
  add_4089/U677/ZN (OAI21_X1)                             0.04       1.46 f
  add_4089/U650/ZN (AOI21_X1)                             0.09       1.55 r
  add_4089/U710/ZN (OAI21_X1)                             0.04       1.59 f
  add_4089/U694/ZN (XNOR2_X1)                             0.06       1.65 f
  add_4089/SUM[35] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.65 f
  p_reg_out/D[13] (reg_N24_0)                             0.00       1.65 f
  p_reg_out/U23/ZN (NAND2_X1)                             0.03       1.68 r
  p_reg_out/U24/ZN (NAND2_X1)                             0.02       1.70 f
  p_reg_out/Q_reg[13]/D (DFFR_X1)                         0.01       1.71 f
  data arrival time                                                  1.71

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[13]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.82


1
