# //  ModelSim SE-64 10.6c Jul 25 2017Linux 4.13.0-36-generic
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {TB_SEVENSEG_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.TB_SEVENSEG 
# Start time: 20:03:44 on Nov 20,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../../../tut_vhdlcomb02.srcs/sim_1/imports/hdl/tb_module.vhd(19): (vopt-3473) Component instance "/TB_SEVENSEG/DUT : sevenseg" is not bound.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_sevenseg(testbench)#1
# ** Warning: (vsim-3473) Component instance "DUT : sevenseg" is not bound.
#    Time: 0 fs  Iteration: 0  Instance: /tb_sevenseg File: ../../../../tut_vhdlcomb02.srcs/sim_1/imports/hdl/tb_module.vhd
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 20:21:47 on Nov 20,2023, Elapsed time: 0:18:03
# Errors: 0, Warnings: 2
