# ğŸš€ RISC-V RTL2GDS Tapeout Journey

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC-blue?style=for-the-badge)
![Tapeout](https://img.shields.io/badge/RTL2GDS-Tapeout-green?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-orange?style=for-the-badge)

**From Silicon to Sovereignty** ğŸ‡®ğŸ‡³

*A 20-week journey documenting my path from RTL design to actual silicon tapeout*

</div>

---

## ğŸ¯ About This Repository

This repository chronicles my participation in **India's Most Ambitious RISC-V SoC Tapeout Program** - a groundbreaking initiative by **IIT Gandhinagar** and **VLSI System Design (VSD)**.

### ğŸŒŸ Mission
Contributing to India's semiconductor self-reliance through hands-on chip design expertise, aligned with the national goal of **"One Tapeout Per Student"**.

### ğŸ“š Program Highlights
- **20-week intensive journey** from RTL to silicon
- **Industry-grade tools** and methodologies
- **End-to-end chip design** experience
- **Nation-building through technology**

---

### ğŸ“‹ Week 0: Environment Setup âœ… **COMPLETED**

The complete EDA toolchain has been successfully installed and verified. This includes:

- âœ… **System Requirements** - AMD Ryzen 7, 8GB RAM, Ubuntu 22.04.5 LTS
- âœ… **Core EDA Tools** - Yosys, Icarus Verilog, GTKWave, Ngspice, Magic VLSI
- âœ… **OpenLane RTL2GDSII Flow** - Complete automated tapeout environment
- âœ… **SkyWater 130nm PDK** - Production-ready technology files

> **ğŸ“– For Detailed Installation Instructions:**  
> Navigate to **[week0.md](week0.md)** and expand the `<details>` sections to view comprehensive installation guides for each tool.

### ğŸ¯ Navigation Guide for Week0 Documentation

The Week0 README contains **collapsible sections** with detailed installation instructions:

1. **ğŸ–¥ï¸ System Specifications** - Click to expand system details
2. **ğŸ”§ Yosys Installation Guide** - Complete RTL synthesis setup
3. **âš¡ Iverilog Installation Guide** - Verilog simulation environment
4. **ğŸŒŠ GTKWave Installation Guide** - Waveform analysis tools
5. **âš¡ Ngspice Installation Guide** - SPICE circuit simulation
6. **ğŸ© Magic VLSI Installation Guide** - Layout design tools
7. **ğŸš€ OpenLane Installation Guide** - Complete RTL2GDSII flow

**ğŸ“‹ Each section includes:**
- Step-by-step installation commands
- Error troubleshooting with solutions
- Verification procedures
- Screenshots of successful installations

---

---

## ğŸ› ï¸ Technologies & Tools
- **RISC-V Architecture**
- **RTL Design**
- **Physical Design**
- **DRC/LVS Verification**
- **Tapeout Preparation**

---

## ğŸ¯ Goals
- [ ] Complete 20-week tapeout program
- [ ] Master RTL to GDS flow
- [ ] Contribute to India's semiconductor ecosystem
- [ ] Document learning journey for future engineers

---

### ğŸ™ Acknowledgments

**Special Thanks to:**
- **[Kunal Ghosh](https://github.com/kunalg123) Sir** - Founder, VLSI System Design (VSD)
- **VSD Team** - For providing world-class open-source EDA training and tools
- **IIT Gandhinagar** - For pioneering India's semiconductor education initiative
- **The Open-Source EDA Community** - For making advanced chip design accessible

*This tapeout journey is made possible through the visionary leadership of Kunal Ghosh and the VSD team's commitment to democratizing chip design education in India.*

<div align="center">

**ğŸš€ Building India's Semiconductor Future, One Chip at a Time ğŸš€**

*Proudly part of IIT Gandhinagar Ã— VSD RISC-V SoC Tapeout Program*

</div>
