Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 22 18:13:05 2022
| Host         : AA8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pdu_cpu_timing_summary_routed.rpt -pb pdu_cpu_timing_summary_routed.pb -rpx pdu_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : pdu_cpu
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: chk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: del (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: p1/cnt_clk_r_reg[16]/Q (HIGH)

 There are 1899 register/latch pins with no clock driven by root clock pin: p1/cnt_clk_r_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: p1/rstn_r_reg[15]/Q (HIGH)

 There are 1760 register/latch pins with no clock driven by root clock pin: p1/run_n_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6095 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.231       -0.434                      4                  350        0.026        0.000                      0                  350        3.000        0.000                       0                   144  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
c2/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk50  {0.000 10.000}     20.000          50.000          
  clkfbout_clk50  {0.000 5.000}      10.000          100.000         
sys_clk_pin       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c2/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk50       14.511        0.000                      0                   59        0.161        0.000                      0                   59        9.500        0.000                       0                    28  
  clkfbout_clk50                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin             3.465        0.000                      0                  119        0.142        0.000                      0                  119        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk50  sys_clk_pin          -0.231       -0.434                      4                  152        0.026        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.501        0.000                      0                   20        0.647        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c2/inst/clk_in1
  To Clock:  c2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  clk_out1_clk50

Setup :            0  Failing Endpoints,  Worst Slack       14.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.511ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 0.890ns (18.313%)  route 3.970ns (81.687%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.783     6.662    v2/v_cnt[10]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674    21.677    v2/CLK
    SLICE_X12Y26         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.103    21.780    
                         clock uncertainty           -0.084    21.697    
    SLICE_X12Y26         FDRE (Setup_fdre_C_R)       -0.524    21.173    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.173    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                 14.511    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.890ns (18.632%)  route 3.887ns (81.368%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 21.675 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.700     6.579    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.672    21.675    v2/CLK
    SLICE_X14Y25         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.103    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X14Y25         FDRE (Setup_fdre_C_R)       -0.524    21.171    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.890ns (18.632%)  route 3.887ns (81.368%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 21.675 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.700     6.579    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y25         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.672    21.675    v2/CLK
    SLICE_X14Y25         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.103    21.778    
                         clock uncertainty           -0.084    21.695    
    SLICE_X14Y25         FDRE (Setup_fdre_C_R)       -0.524    21.171    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -6.579    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.890ns (19.255%)  route 3.732ns (80.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.545     6.425    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675    21.678    v2/CLK
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.103    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    21.269    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.890ns (19.255%)  route 3.732ns (80.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.545     6.425    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675    21.678    v2/CLK
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.103    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    21.269    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.890ns (19.255%)  route 3.732ns (80.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.545     6.425    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675    21.678    v2/CLK
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.103    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    21.269    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.890ns (19.255%)  route 3.732ns (80.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.545     6.425    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675    21.678    v2/CLK
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.103    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    21.269    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.890ns (19.255%)  route 3.732ns (80.745%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.545     6.425    v2/v_cnt[10]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675    21.678    v2/CLK
    SLICE_X13Y27         FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.103    21.781    
                         clock uncertainty           -0.084    21.698    
    SLICE_X13Y27         FDRE (Setup_fdre_C_R)       -0.429    21.269    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.269    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             14.952ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.890ns (20.044%)  route 3.550ns (79.956%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.363     6.243    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674    21.677    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism              0.125    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X14Y26         FDRE (Setup_fdre_C_R)       -0.524    21.195    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.195    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 14.952    

Slack (MET) :             14.952ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.890ns (20.044%)  route 3.550ns (79.956%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          1.518     3.839    v2/v_addr[0]
    SLICE_X14Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.963 r  v2/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.646     4.608    v2/v_cnt[10]_i_7_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.732 r  v2/v_cnt[10]_i_5/O
                         net (fo=1, routed)           1.023     5.756    v2/v_cnt[10]_i_5_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.880 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.363     6.243    v2/v_cnt[10]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.674    21.677    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.125    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X14Y26         FDRE (Setup_fdre_C_R)       -0.524    21.195    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.195    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 14.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X11Y26         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.109     0.880    v2/h_addr__0[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.925 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.925    v2/p_0_in__1[5]
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism             -0.258     0.642    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121     0.763    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X11Y27         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.141     0.772 r  v2/h_cnt_reg[6]/Q
                         net (fo=15, routed)          0.122     0.894    v2/h_addr__0[6]
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.939 r  v2/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.939    v2/p_0_in__1[7]
    SLICE_X10Y27         FDRE                                         r  v2/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X10Y27         FDRE                                         r  v2/h_cnt_reg[7]/C
                         clock pessimism             -0.258     0.644    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.120     0.764    v2/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.899%)  route 0.195ns (51.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X11Y26         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.195     0.966    v2/h_addr__0[0]
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.046     1.012 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.012    v2/p_0_in__1[2]
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism             -0.258     0.642    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.131     0.773    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.188ns (49.161%)  route 0.194ns (50.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X11Y26         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.194     0.965    v2/h_addr__0[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I2_O)        0.047     1.012 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.012    v2/p_0_in__1[4]
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism             -0.258     0.642    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.131     0.773    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.894%)  route 0.194ns (51.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X11Y26         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.194     0.965    v2/h_addr__0[0]
    SLICE_X10Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.010 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.010    v2/h_cnt[3]_i_1_n_0
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism             -0.258     0.642    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121     0.763    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.765%)  route 0.195ns (51.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X11Y26         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     0.770 r  v2/h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.195     0.966    v2/h_addr__0[0]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.011 r  v2/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.011    v2/p_0_in__1[1]
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[1]/C
                         clock pessimism             -0.258     0.642    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.120     0.762    v2/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.212ns (50.286%)  route 0.210ns (49.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X10Y27         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     0.795 r  v2/h_cnt_reg[7]/Q
                         net (fo=13, routed)          0.210     1.005    v2/h_addr__0[7]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.048     1.053 r  v2/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.053    v2/p_0_in__1[9]
    SLICE_X12Y27         FDRE                                         r  v2/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X12Y27         FDRE                                         r  v2/h_cnt_reg[9]/C
                         clock pessimism             -0.237     0.665    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.131     0.796    v2/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.930%)  route 0.210ns (50.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X10Y27         FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164     0.795 r  v2/h_cnt_reg[7]/Q
                         net (fo=13, routed)          0.210     1.005    v2/h_addr__0[7]
    SLICE_X12Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.050 r  v2/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.050    v2/p_0_in__1[8]
    SLICE_X12Y27         FDRE                                         r  v2/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X12Y27         FDRE                                         r  v2/h_cnt_reg[8]/C
                         clock pessimism             -0.237     0.665    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120     0.785    v2/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.906%)  route 0.200ns (49.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.627     0.629    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDRE (Prop_fdre_C_Q)         0.164     0.793 r  v2/v_cnt_reg[0]/Q
                         net (fo=15, routed)          0.200     0.993    v2/v_addr[0]
    SLICE_X14Y26         LUT2 (Prop_lut2_I0_O)        0.043     1.036 r  v2/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.036    v2/p_0_in__2[1]
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.899     0.901    v2/CLK
    SLICE_X14Y26         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism             -0.271     0.629    
    SLICE_X14Y26         FDRE (Hold_fdre_C_D)         0.131     0.760    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.629     0.631    v2/CLK
    SLICE_X12Y27         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164     0.795 r  v2/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.199     0.994    v2/h_addr__0[8]
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.039 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.039    v2/p_0_in__1[10]
    SLICE_X12Y27         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.901     0.903    v2/CLK
    SLICE_X12Y27         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism             -0.271     0.631    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.121     0.752    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y26     v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y27     v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y26     v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y26     v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y26     v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y26     v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y26     v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y27     v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y26     v2/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y26     v2/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y26     v2/v_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y26     v2/v_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y25     v2/v_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y26     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y27     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y26     v2/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y27     v2/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y27     v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y27     v2/h_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk50
  To Clock:  clkfbout_clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.902ns (29.093%)  route 4.636ns (70.907%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.625    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.959 r  p1/cnt_clk_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.959    p1/cnt_clk_r_reg[16]_i_1_n_6
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[17]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.881ns (28.865%)  route 4.636ns (71.135%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.625    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.938 r  p1/cnt_clk_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.938    p1/cnt_clk_r_reg[16]_i_1_n_4
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[19]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.807ns (28.047%)  route 4.636ns (71.953%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.625    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.864 r  p1/cnt_clk_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.864    p1/cnt_clk_r_reg[16]_i_1_n_5
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[18]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.791ns (27.868%)  route 4.636ns (72.132%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.625    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.848 r  p1/cnt_clk_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.848    p1/cnt_clk_r_reg[16]_i_1_n_7
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[16]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 1.788ns (27.835%)  route 4.636ns (72.165%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.845 r  p1/cnt_clk_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.845    p1/cnt_clk_r_reg[12]_i_1_n_6
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[13]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.767ns (27.598%)  route 4.636ns (72.402%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.824 r  p1/cnt_clk_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.824    p1/cnt_clk_r_reg[12]_i_1_n_4
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[15]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.693ns (26.751%)  route 4.636ns (73.249%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.750 r  p1/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.750    p1/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[14]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.677ns (26.566%)  route 4.636ns (73.434%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.511    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.734 r  p1/cnt_clk_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.734    p1/cnt_clk_r_reg[12]_i_1_n_7
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[12]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Setup_fdce_C_D)        0.062    15.424    p1/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.674ns (26.531%)  route 4.636ns (73.469%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.731 r  p1/cnt_clk_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.731    p1/cnt_clk_r_reg[8]_i_1_n_6
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.689    15.111    p1/clk
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[9]/C
                         clock pessimism              0.285    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.062    15.423    p1/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.653ns (26.285%)  route 4.636ns (73.715%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.819     5.422    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.456     5.878 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.663     8.541    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.637 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.973    10.609    p1/clk_pdu
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    11.283 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.283    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.397    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.710 r  p1/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.710    p1/cnt_clk_r_reg[8]_i_1_n_4
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.689    15.111    p1/clk
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism              0.285    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.062    15.423    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  3.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ps1/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps1/ps2_byte_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.627     1.547    ps1/clk
    SLICE_X51Y36         FDRE                                         r  ps1/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  ps1/temp_data_reg[0]/Q
                         net (fo=3, routed)           0.099     1.787    ps1/temp_data[0]
    SLICE_X50Y36         FDRE                                         r  ps1/ps2_byte_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.900     2.065    ps1/clk
    SLICE_X50Y36         FDRE                                         r  ps1/ps2_byte_r_reg[0]/C
                         clock pessimism             -0.505     1.560    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.085     1.645    ps1/ps2_byte_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.635     1.555    p1/clk
    SLICE_X16Y33         FDPE                                         r  p1/rstn_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.696 r  p1/rstn_r_reg[3]/Q
                         net (fo=1, routed)           0.121     1.817    p1/rstn_r[3]
    SLICE_X16Y33         FDPE                                         r  p1/rstn_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.909     2.074    p1/clk
    SLICE_X16Y33         FDPE                                         r  p1/rstn_r_reg[4]/C
                         clock pessimism             -0.519     1.555    
    SLICE_X16Y33         FDPE (Hold_fdpe_C_D)         0.075     1.630    p1/rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ps1/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps1/ps2_byte_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.939%)  route 0.382ns (73.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.626     1.546    ps1/clk
    SLICE_X52Y36         FDRE                                         r  ps1/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  ps1/temp_data_reg[7]/Q
                         net (fo=3, routed)           0.382     2.069    ps1/temp_data[7]
    SLICE_X50Y36         FDRE                                         r  ps1/ps2_byte_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.900     2.065    ps1/clk
    SLICE_X50Y36         FDRE                                         r  ps1/ps2_byte_r_reg[7]/C
                         clock pessimism             -0.254     1.811    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.064     1.875    ps1/ps2_byte_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps1/FSM_sequential_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps1/key_f0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.628     1.548    ps1/clk
    SLICE_X51Y37         FDRE                                         r  ps1/FSM_sequential_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  ps1/FSM_sequential_num_reg[0]/Q
                         net (fo=12, routed)          0.144     1.833    ps1/num[0]
    SLICE_X50Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  ps1/key_f0_i_1/O
                         net (fo=1, routed)           0.000     1.878    ps1/key_f0_i_1_n_0
    SLICE_X50Y37         FDRE                                         r  ps1/key_f0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.901     2.066    ps1/clk
    SLICE_X50Y37         FDRE                                         r  ps1/key_f0_reg/C
                         clock pessimism             -0.505     1.561    
    SLICE_X50Y37         FDRE (Hold_fdre_C_D)         0.120     1.681    ps1/key_f0_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ps1/FSM_sequential_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps1/temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.226ns (40.942%)  route 0.326ns (59.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.628     1.548    ps1/clk
    SLICE_X51Y37         FDRE                                         r  ps1/FSM_sequential_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  ps1/FSM_sequential_num_reg[3]/Q
                         net (fo=14, routed)          0.326     2.002    ps1/num[3]
    SLICE_X52Y36         LUT6 (Prop_lut6_I2_O)        0.098     2.100 r  ps1/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.100    ps1/temp_data[6]_i_1_n_0
    SLICE_X52Y36         FDRE                                         r  ps1/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.899     2.064    ps1/clk
    SLICE_X52Y36         FDRE                                         r  ps1/temp_data_reg[6]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.092     1.902    ps1/temp_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ps1/FSM_sequential_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps1/temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.226ns (40.879%)  route 0.327ns (59.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.628     1.548    ps1/clk
    SLICE_X51Y37         FDRE                                         r  ps1/FSM_sequential_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  ps1/FSM_sequential_num_reg[3]/Q
                         net (fo=14, routed)          0.327     2.003    ps1/num[3]
    SLICE_X52Y36         LUT6 (Prop_lut6_I2_O)        0.098     2.101 r  ps1/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.101    ps1/temp_data[7]_i_1_n_0
    SLICE_X52Y36         FDRE                                         r  ps1/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.899     2.064    ps1/clk
    SLICE_X52Y36         FDRE                                         r  ps1/temp_data_reg[7]/C
                         clock pessimism             -0.254     1.810    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.092     1.902    ps1/temp_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  p1/rstn_r_reg[12]/Q
                         net (fo=1, routed)           0.123     1.823    p1/rstn_r[12]
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.915     2.080    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[13]/C
                         clock pessimism             -0.521     1.559    
    SLICE_X18Y41         FDPE (Hold_fdpe_C_D)         0.047     1.606    p1/rstn_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.635     1.555    p1/clk
    SLICE_X16Y33         FDPE                                         r  p1/rstn_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.696 r  p1/rstn_r_reg[2]/Q
                         net (fo=1, routed)           0.123     1.819    p1/rstn_r[2]
    SLICE_X16Y33         FDPE                                         r  p1/rstn_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.909     2.074    p1/clk
    SLICE_X16Y33         FDPE                                         r  p1/rstn_r_reg[3]/C
                         clock pessimism             -0.519     1.555    
    SLICE_X16Y33         FDPE (Hold_fdpe_C_D)         0.047     1.602    p1/rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.825%)  route 0.154ns (52.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  p1/rstn_r_reg[13]/Q
                         net (fo=1, routed)           0.154     1.854    p1/rstn_r[13]
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.915     2.080    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[14]/C
                         clock pessimism             -0.521     1.559    
    SLICE_X18Y41         FDPE (Hold_fdpe_C_D)         0.075     1.634    p1/rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ps1/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps1/ps2_byte_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.627     1.547    ps1/clk
    SLICE_X50Y35         FDRE                                         r  ps1/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  ps1/temp_data_reg[5]/Q
                         net (fo=3, routed)           0.132     1.843    ps1/temp_data[5]
    SLICE_X50Y36         FDRE                                         r  ps1/ps2_byte_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.900     2.065    ps1/clk
    SLICE_X50Y36         FDRE                                         r  ps1/ps2_byte_r_reg[5]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.053     1.615    ps1/ps2_byte_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X16Y33  p1/rstn_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41  p1/rstn_r_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41  p1/rstn_r_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41  p1/rstn_r_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41  p1/rstn_r_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41  p1/rstn_r_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41  p1/rstn_r_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -0.231ns,  Total Violation       -0.434ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.944ns  (logic 5.175ns (39.981%)  route 7.769ns (60.019%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841    11.203 f  s1/raddr/P[14]
                         net (fo=12, routed)          2.029    13.232    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    SLICE_X40Y9          LUT3 (Prop_lut3_I1_O)        0.124    13.356 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           1.390    14.746    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.718    15.141    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.182    14.958    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.515    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.800ns  (logic 5.175ns (40.428%)  route 7.625ns (59.572%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841    11.203 f  s1/raddr/P[12]
                         net (fo=12, routed)          1.947    13.150    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[12]
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.124    13.274 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           1.329    14.603    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.715    15.138    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.182    14.955    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.512    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 5.175ns (40.452%)  route 7.618ns (59.548%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841    11.203 f  s1/raddr/P[12]
                         net (fo=12, routed)          1.956    13.159    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[12]
    SLICE_X40Y9          LUT3 (Prop_lut3_I1_O)        0.124    13.283 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           1.312    14.595    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719    15.142    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.182    14.959    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.516    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.763ns  (logic 5.175ns (40.548%)  route 7.588ns (59.452%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841    11.203 f  s1/raddr/P[12]
                         net (fo=12, routed)          1.693    12.896    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[12]
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124    13.020 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.545    14.565    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.734    15.157    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.182    14.974    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.531    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.671ns  (logic 5.175ns (40.840%)  route 7.496ns (59.160%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 15.145 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841    11.203 r  s1/raddr/P[14]
                         net (fo=12, routed)          1.260    12.463    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[14]
    SLICE_X8Y22          LUT3 (Prop_lut3_I1_O)        0.124    12.587 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.887    14.474    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.722    15.145    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.145    
                         clock uncertainty           -0.182    14.962    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.519    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -14.474    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.674ns  (logic 5.175ns (40.831%)  route 7.499ns (59.169%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 15.158 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      3.841    11.203 f  s1/raddr/P[13]
                         net (fo=12, routed)          1.657    12.860    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[13]
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.124    12.984 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.493    14.476    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0
    RAMB36_X0Y0          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.735    15.158    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.158    
                         clock uncertainty           -0.182    14.975    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.532    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.534ns  (logic 5.051ns (40.298%)  route 7.483ns (59.702%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.203 r  s1/raddr/P[0]
                         net (fo=11, routed)          3.133    14.336    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.724    15.147    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.147    
                         clock uncertainty           -0.182    14.964    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    14.398    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.528ns  (logic 5.051ns (40.318%)  route 7.477ns (59.682%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841    11.203 r  s1/raddr/P[5]
                         net (fo=11, routed)          3.127    14.330    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y0          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.719    15.142    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.182    14.959    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.393    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 5.175ns (40.928%)  route 7.469ns (59.072%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      3.841    11.203 r  s1/raddr/P[13]
                         net (fo=12, routed)          1.636    12.839    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.124    12.963 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=1, routed)           1.484    14.446    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.731    15.154    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.154    
                         clock uncertainty           -0.182    14.971    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.528    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -14.446    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.506ns  (logic 5.051ns (40.387%)  route 7.455ns (59.613%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.800     1.802    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     2.320 r  v2/h_cnt_reg[5]/Q
                         net (fo=12, routed)          1.608     3.929    v2/h_addr__0[5]
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.118     4.047 r  v2/raddr_i_23/O
                         net (fo=5, routed)           0.654     4.701    v2/raddr_i_23_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.326     5.027 f  v2/raddr_i_10/O
                         net (fo=4, routed)           0.629     5.656    v2/C[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.780 r  v2/raddr_i_21/O
                         net (fo=11, routed)          0.636     6.416    v2/h_cnt_reg[7]_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  v2/raddr_i_2/O
                         net (fo=1, routed)           0.822     7.362    s1/A[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841    11.203 r  s1/raddr/P[5]
                         net (fo=11, routed)          3.106    14.309    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.718    15.141    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.182    14.958    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.392    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                  0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.230ns (28.294%)  route 3.117ns (71.706%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[11])
                                                      0.845     3.786 r  s1/raddr/P[11]
                         net (fo=12, routed)          2.239     6.025    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.855     5.457    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.457    
                         clock uncertainty            0.182     5.639    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.360     5.999    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.999    
                         arrival time                           6.025    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.230ns (28.313%)  route 3.114ns (71.687%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.845     3.786 r  s1/raddr/P[2]
                         net (fo=11, routed)          2.236     6.022    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.845     5.447    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.360     5.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.022    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.230ns (28.144%)  route 3.140ns (71.856%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[3])
                                                      0.845     3.786 r  s1/raddr/P[3]
                         net (fo=11, routed)          2.262     6.048    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[3]
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.860     5.462    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     6.004    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.048    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.230ns (28.127%)  route 3.143ns (71.873%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[9])
                                                      0.845     3.786 r  s1/raddr/P[9]
                         net (fo=11, routed)          2.265     6.051    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.860     5.462    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.360     6.004    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.051    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.230ns (28.170%)  route 3.136ns (71.830%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[13])
                                                      0.845     3.786 r  s1/raddr/P[13]
                         net (fo=12, routed)          2.258     6.044    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[13]
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.852     5.454    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.454    
                         clock uncertainty            0.182     5.636    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.360     5.996    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.996    
                         arrival time                           6.044    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.230ns (28.170%)  route 3.136ns (71.830%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.454ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[6])
                                                      0.845     3.786 r  s1/raddr/P[6]
                         net (fo=11, routed)          2.259     6.044    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.852     5.454    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.454    
                         clock uncertainty            0.182     5.636    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.996    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.996    
                         arrival time                           6.044    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.230ns (28.114%)  route 3.145ns (71.886%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.845     3.786 r  s1/raddr/P[2]
                         net (fo=11, routed)          2.267     6.053    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[2]
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.860     5.462    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     6.004    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.053    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.230ns (28.033%)  route 3.158ns (71.967%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[8])
                                                      0.845     3.786 r  s1/raddr/P[8]
                         net (fo=11, routed)          2.280     6.066    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.860     5.462    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.360     6.004    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.066    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.230ns (28.072%)  route 3.152ns (71.928%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[8])
                                                      0.845     3.786 r  s1/raddr/P[8]
                         net (fo=11, routed)          2.274     6.060    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.849     5.451    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.451    
                         clock uncertainty            0.182     5.633    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.360     5.993    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.060    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.230ns (28.065%)  route 3.153ns (71.935%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.675     1.678    v2/CLK
    SLICE_X10Y26         FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.385     2.063 r  v2/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.878     2.941    s1/C[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      0.845     3.786 r  s1/raddr/P[14]
                         net (fo=12, routed)          2.275     6.061    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.845     5.447    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.360     5.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.061    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.419ns (22.477%)  route 1.445ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.445     7.285    p1/Q[0]
    SLICE_X16Y48         FDCE                                         f  p1/cnt_clk_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[16]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.419ns (22.477%)  route 1.445ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.445     7.285    p1/Q[0]
    SLICE_X16Y48         FDCE                                         f  p1/cnt_clk_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[17]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.419ns (22.477%)  route 1.445ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.445     7.285    p1/Q[0]
    SLICE_X16Y48         FDCE                                         f  p1/cnt_clk_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[18]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.419ns (22.477%)  route 1.445ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.445     7.285    p1/Q[0]
    SLICE_X16Y48         FDCE                                         f  p1/cnt_clk_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y48         FDCE                                         r  p1/cnt_clk_r_reg[19]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y48         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.419ns (24.561%)  route 1.287ns (75.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.287     7.127    p1/Q[0]
    SLICE_X16Y47         FDCE                                         f  p1/cnt_clk_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[12]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.419ns (24.561%)  route 1.287ns (75.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.287     7.127    p1/Q[0]
    SLICE_X16Y47         FDCE                                         f  p1/cnt_clk_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[13]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.419ns (24.561%)  route 1.287ns (75.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.287     7.127    p1/Q[0]
    SLICE_X16Y47         FDCE                                         f  p1/cnt_clk_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[14]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.419ns (24.561%)  route 1.287ns (75.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.287     7.127    p1/Q[0]
    SLICE_X16Y47         FDCE                                         f  p1/cnt_clk_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.690    15.112    p1/clk
    SLICE_X16Y47         FDCE                                         r  p1/cnt_clk_r_reg[15]/C
                         clock pessimism              0.285    15.398    
                         clock uncertainty           -0.035    15.362    
    SLICE_X16Y47         FDCE (Recov_fdce_C_CLR)     -0.577    14.785    p1/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.419ns (27.071%)  route 1.129ns (72.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.129     6.969    p1/Q[0]
    SLICE_X16Y46         FDCE                                         f  p1/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.689    15.111    p1/clk
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[10]/C
                         clock pessimism              0.285    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X16Y46         FDCE (Recov_fdce_C_CLR)     -0.577    14.784    p1/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.419ns (27.071%)  route 1.129ns (72.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.818     5.421    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.419     5.840 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         1.129     6.969    p1/Q[0]
    SLICE_X16Y46         FDCE                                         f  p1/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.689    15.111    p1/clk
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism              0.285    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X16Y46         FDCE (Recov_fdce_C_CLR)     -0.577    14.784    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  7.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.640%)  route 0.391ns (75.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.391     2.078    p1/Q[0]
    SLICE_X16Y44         FDCE                                         f  p1/cnt_clk_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[0]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.640%)  route 0.391ns (75.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.391     2.078    p1/Q[0]
    SLICE_X16Y44         FDCE                                         f  p1/cnt_clk_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[1]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.640%)  route 0.391ns (75.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.391     2.078    p1/Q[0]
    SLICE_X16Y44         FDCE                                         f  p1/cnt_clk_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[2]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.640%)  route 0.391ns (75.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.391     2.078    p1/Q[0]
    SLICE_X16Y44         FDCE                                         f  p1/cnt_clk_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y44         FDCE                                         r  p1/cnt_clk_r_reg[3]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.688%)  route 0.462ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.462     2.149    p1/Q[0]
    SLICE_X16Y45         FDCE                                         f  p1/cnt_clk_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y45         FDCE                                         r  p1/cnt_clk_r_reg[4]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.688%)  route 0.462ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.462     2.149    p1/Q[0]
    SLICE_X16Y45         FDCE                                         f  p1/cnt_clk_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y45         FDCE                                         r  p1/cnt_clk_r_reg[5]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.688%)  route 0.462ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.462     2.149    p1/Q[0]
    SLICE_X16Y45         FDCE                                         f  p1/cnt_clk_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y45         FDCE                                         r  p1/cnt_clk_r_reg[6]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.688%)  route 0.462ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.462     2.149    p1/Q[0]
    SLICE_X16Y45         FDCE                                         f  p1/cnt_clk_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y45         FDCE                                         r  p1/cnt_clk_r_reg[7]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.082%)  route 0.543ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.543     2.230    p1/Q[0]
    SLICE_X16Y46         FDCE                                         f  p1/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.082%)  route 0.543ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.639     1.559    p1/clk
    SLICE_X18Y41         FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.128     1.687 f  p1/rstn_r_reg[15]/Q
                         net (fo=438, routed)         0.543     2.230    p1/Q[0]
    SLICE_X16Y46         FDCE                                         f  p1/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.916     2.081    p1/clk
    SLICE_X16Y46         FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism             -0.505     1.576    
    SLICE_X16Y46         FDCE (Remov_fdce_C_CLR)     -0.145     1.431    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.799    





