{"index": 788, "svad": "This property verifies that when the LatchedCrcError signal is 0, the ReceivedPacketGood signal must be 1. The check is triggered on every positive edge of the MRxClk clock signal. The property is disabled and does not check during any clock cycle where the Reset signal is active high (1). If LatchedCrcError is 0 at a clock edge and ReceivedPacketGood is not 1, the assertion fails.", "reference_sva": "property p_ReceivedPacketGood_assignment;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        LatchedCrcError == 0 |-> ReceivedPacketGood == 1;\nendproperty\nassert_p_ReceivedPacketGood_assignment: assert property (p_ReceivedPacketGood_assignment) else $error(\"Assertion failed: ReceivedPacketGood is not 1 when LatchedCrcError is 0\");", "generated_sva": "property LatchedCrcErrorCheck;\n    @(posedge MRxClk) disable iff (Reset)\n    (LatchedCrcError == 0) |-> (ReceivedPacketGood == 1);\nendproperty\n\nassert property (LatchedCrcErrorCheck);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_ReceivedPacketGood_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `LatchedCrcError`, `ReceivedPacketGood`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `Reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `LatchedCrcError == 0`\n    * Response condition: `ReceivedPacketGood == 1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `LatchedCrcError == 0`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `ReceivedPacketGood == 1`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (Reset == 1)`\n    * Property is disabled when reset `Reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) LatchedCrcError == 0 |-> ReceivedPacketGood == 1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_ReceivedPacketGood_assignment;\n    @(posedge MRxClk) disable iff (Reset == 1)\n        LatchedCrcError == 0 |-> ReceivedPacketGood == 1;\nendproperty\nassert_p_ReceivedPacketGood_assignment: assert property (p_ReceivedPacketGood_assignment) else $error(\"Assertion failed: ReceivedPacketGood is not 1 when LatchedCrcError is 0\");\n```\n\n**Summary:**\nProperty `p_ReceivedPacketGood_assignment` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 1.8837242126464844, "verification_time": 0.018219470977783203, "from_cache": false}