plane	,	V_48
parent	,	V_268
stride	,	V_183
CFG_ARBFAST_ENA	,	V_249
CFG_DMA_ENA	,	V_180
num_planes	,	V_34
ovl_plane	,	V_83
dev	,	V_62
CFG_PALETTE_ENA	,	V_142
platform_get_device_id	,	F_109
SRAM_HWC32_RAM1	,	V_186
SRAM_HWC32_RAM2	,	V_191
ARRAY_SIZE	,	F_91
trace_armada_drm_irq	,	F_58
CFG_CSC_RGB_STUDIO	,	V_123
armada_drm_crtc_enable_irq	,	F_60
spu_v_porch	,	V_91
armada_reg_queue_end	,	F_35
dcrtc	,	V_2
armada_crtc_helper_funcs	,	V_254
page_flip_flags	,	V_227
size	,	V_218
spu_iopad_ctrl	,	V_169
of_node	,	V_261
drm_plane	,	V_47
LCD_SPU_ADV_REG	,	V_95
IRQ_NONE	,	V_116
hdisplay	,	V_124
armada_drm_crtc_cursor_set	,	F_78
armada_drm_crtc_irq	,	F_51
bm	,	V_146
armada_drm_crtc_page_flip	,	F_85
dev_addr	,	V_33
EBUSY	,	V_56
drm_crtc	,	V_69
LCD_SPU_H_PORCH	,	V_166
b	,	V_72
err_crtc_init	,	V_253
g	,	V_71
h	,	V_201
i	,	V_36
has_spu_adv_reg	,	V_79
irq	,	V_111
ENOENT	,	V_216
"V: %d %d %d %d tm %d bm %d\n"	,	L_6
p	,	V_187
r	,	V_70
component_del	,	F_118
s	,	V_198
v	,	V_90
w	,	V_196
x	,	V_30
y	,	V_31
of_get_child_by_name	,	F_111
armada_drm_vblank_off	,	F_36
of_node_put	,	F_84
platform_device	,	V_258
CFG_HWC_1BITENA	,	V_108
drm_crtc_cleanup	,	F_83
armada_drm_crtc_cursor_tran	,	F_74
fmt	,	V_150
xscr	,	V_195
drm_plane_force_disable	,	F_48
reg	,	V_6
drm_crtc_vblank_put	,	F_15
CFG_YUV2RGB	,	V_141
ret	,	V_55
res	,	V_238
drm_object_attach_property	,	F_103
DRM_MODE_FLAG_NHSYNC	,	V_22
adj	,	V_77
update_data	,	V_220
spu_v_h_total	,	V_93
dma_ctrl0_mask	,	V_172
"armada_drm_crtc"	,	L_11
spin_unlock_irqrestore	,	F_28
armada_drm_primary_set	,	F_62
armada_overlay_plane_create	,	F_104
readl_relaxed	,	F_2
DRM_ERROR	,	F_19
port	,	V_225
addr_odd	,	V_42
platform_get_resource	,	F_107
fb	,	V_29
"port"	,	L_13
spu_adv_reg	,	V_99
drm_property	,	V_228
drm_crtc_vblank_get	,	F_18
fn	,	V_53
armada_primary_plane_funcs	,	V_250
CFG_CSB_256x32	,	V_207
armada_gem_object	,	V_208
timeout	,	V_57
armada_drm_crtc_gamma_set	,	F_38
"CSC_YUV"	,	L_8
"no port node found in %s\n"	,	L_14
kmalloc	,	F_34
LCD_SPU_SRAM_PARA1	,	V_163
LCD_SPU_SRAM_PARA0	,	V_247
drm_fb_to_armada_fb	,	F_67
crtc_vsync_end	,	V_160
DRM_MODE_FLAG_NCSYNC	,	V_20
dst_hw	,	V_134
spin_unlock	,	F_56
dev_private	,	V_224
obj	,	V_209
"ports"	,	L_12
GRA_FF_UNDERFLOW	,	V_86
CFG_GRAFORMAT	,	V_137
armada_drm_crtc_create_properties	,	F_89
ENOMEM	,	V_215
dev_get_drvdata	,	F_114
DUMB_FRAMEDONE_ENA	,	V_110
crtc_hdisplay	,	V_154
xchg	,	F_14
CFG_CSC_YUV_CCIR709	,	V_120
"failed to acquire vblank counter\n"	,	L_2
CFG_SWAPYU	,	V_140
dpms_blanked	,	F_5
event_lock	,	V_65
armada_drm_crtc_calculate_csc	,	F_61
csc_yuv_mode	,	V_118
property	,	V_229
pitch	,	V_41
id	,	V_263
to_platform_device	,	F_106
init	,	V_248
armada_drm_crtc_cursor_move	,	F_81
clk	,	V_74
CFG_VSCALE_LN_EN	,	V_243
mode_config	,	V_241
CFG_PDWN16x66	,	V_173
handle	,	V_213
wait_event_timeout	,	F_22
CFG_PDWN256x32	,	V_176
IRQ_HANDLED	,	V_115
yscr	,	V_200
armada_drm_irq	,	F_57
drm_universal_plane_init	,	F_100
driver	,	V_269
"H: %d %d %d %d lm %d rm %d\n"	,	L_5
LCD_SPU_V_PORCH	,	V_92
CFG_420	,	V_152
platform_device_id	,	V_262
LCD_SPU_V_H_ACTIVE	,	V_165
"CSC_RGB"	,	L_9
ADV_VSYNC_H_OFF	,	V_97
DRM_PLANE_TYPE_PRIMARY	,	V_175
armada_drm_crtc_mode_fixup	,	F_50
CFG_IOPAD_DUMB24	,	V_244
crtc_vtotal	,	V_159
file	,	V_212
drm_property_create_enum	,	F_90
armada_lcd_ops	,	V_272
u16	,	T_4
crtc_hsync_start	,	V_155
__armada_drm_queue_unref_work	,	F_30
cursor_hw_pos	,	V_102
EFAULT	,	V_221
armada_gem_object_lookup	,	F_79
crtc_vsync_start	,	V_158
dplane	,	V_50
armada_lcd_unbind	,	F_113
lm	,	V_143
CFG_INV_HSYNC	,	V_23
wake_up	,	F_16
drm_crtc_send_vblank_event	,	F_29
armada_drm_crtc_commit	,	F_49
mode	,	V_18
pdev	,	V_259
LCD_SPU_GZM_HPXL_VLN	,	V_135
CLEAN_SPU_IRQ_ISR	,	V_245
u32	,	T_3
pitches	,	V_38
spin_lock_irq	,	F_70
armada_plane	,	V_49
armada_plane_work	,	V_51
pix	,	V_182
drm	,	V_235
LCD_SPU_DUMB_CTRL	,	V_26
cpp	,	V_39
fwork	,	V_60
crtc_htotal	,	V_156
csc_rgb_prop	,	V_232
cursor_obj	,	V_206
spin_lock_irqsave	,	F_27
drm_crtc_vblank_on	,	F_45
np	,	V_267
ENXIO	,	V_214
DMA_FF_UNDERFLOW	,	V_84
armada_drm_crtc_update_regs	,	F_1
armada_crtc	,	V_1
drm_framebuffer	,	V_28
xoff	,	V_194
LCD_SPUT_V_H_TOTAL	,	V_94
reload	,	V_193
CFG_GRA_MOD	,	F_63
armada_drm_crtc_create	,	F_92
CFG_PDWN256x8	,	V_178
LCD_CFG_GRA_START_ADDR1	,	V_45
LCD_CFG_GRA_START_ADDR0	,	V_44
writel	,	F_59
armada_drm_crtc_gamma_get	,	F_39
armada_drm_crtc_plane_disable	,	F_69
armada_lcd_bind	,	F_105
master	,	V_257
container_of	,	F_26
offsets	,	V_37
LCD_SPU_SRAM_WRDAT	,	V_188
drm_file	,	V_211
IS_ERR	,	F_42
devm_request_irq	,	F_99
CFG_SWAPRB	,	V_138
spin_lock_init	,	F_98
of_match_device	,	F_110
para1	,	V_203
armada_regs	,	V_3
writel_relaxed	,	F_3
CFG_PDWN32x32	,	V_179
armada_reg_queue_mod	,	F_11
CFG_GRA_HSMOOTH	,	V_149
armada_private	,	V_222
cmpxchg	,	F_20
state	,	V_128
compute_clock	,	V_81
height	,	V_185
"graphics underflow on crtc %u\n"	,	L_4
DRM_MODE_DPMS_OFF	,	V_181
full_name	,	V_271
LCD_SPU_IRQ_ISR	,	V_113
GFP_KERNEL	,	V_68
rm	,	V_144
armada_lcd_probe	,	F_115
device	,	V_236
GRA_FRAME_IRQ0	,	V_89
armada_drm_crtc_destroy	,	F_82
device_node	,	V_240
CFG_HWC_1BITMOD	,	V_107
min	,	F_76
drm_framebuffer_unreference	,	F_33
arg	,	V_112
interlaced	,	V_40
old_fb	,	V_66
LCD_SPU_HWC_HPXL_VLN	,	V_105
stat	,	V_82
devm_ioremap_resource	,	F_93
drm_framebuffer_reference	,	F_65
armada_plane_state	,	V_127
uint32_t	,	T_2
regs	,	V_4
armada_drm_crtc_complete_frame_work	,	F_25
armada_crtc_funcs	,	V_252
yoff	,	V_199
drm_gem_object_unreference_unlocked	,	F_80
dumb_ctrl	,	V_10
max_t	,	F_77
armada_drm_csc_yuv_enum_list	,	V_233
drm_to_armada_plane	,	F_13
tm	,	V_145
armada_drm_crtc_disable_irq	,	F_55
LCD_SPU_GRA_HPXL_VLN	,	V_133
ERR_PTR	,	F_97
irq_lock	,	V_63
armada_drm_plane_work_run	,	F_12
__iomem	,	T_1
armada_drm_crtc_finish_fb	,	F_32
DUMB_MASK	,	V_14
ctrl0	,	V_129
drm_fb_obj	,	F_7
armada_drm_plane_work_cancel	,	F_23
CFG_SWAPUV	,	V_139
armada_lcd_remove	,	F_117
variant	,	V_78
DUMB_FRAMEDONE	,	V_100
priv	,	V_223
CFG_HWC_ENA	,	V_106
platform_get_irq	,	F_108
"failed to allocate Armada crtc\n"	,	L_10
drm_display_mode	,	V_76
of_match_table	,	V_270
armada_drm_crtc_calc_fb	,	F_8
drm_crtc_handle_vblank	,	F_52
armada_drm_plane_work_wait	,	F_21
armada_drm_plane_init	,	F_87
idx	,	V_73
dev_set_drvdata	,	F_96
DRM_MODE_DPMS_ON	,	V_75
cursor_update	,	V_101
MAX_SCHEDULE_TIMEOUT	,	V_161
"buffer is too small\n"	,	L_7
update	,	V_219
CFG_PDWN256x24	,	V_177
dev_err	,	F_112
crtc_hsync_end	,	V_157
kzalloc	,	F_95
CSC_AUTO	,	V_126
armada_drm_crtc_cursor_update	,	F_75
of_device_id	,	V_265
mask	,	V_9
"pitch %u x %d y %d bpp %d\n"	,	L_1
vdisplay	,	V_125
frame_wait	,	V_54
CFG_GRA_FTOGGLE	,	V_136
clk_disable_unprepare	,	F_46
DUMB24_RGB888_0	,	V_15
dst_yx	,	V_130
drm_crtc_vblank_off	,	F_37
base	,	V_7
cfg_dumb_ctrl	,	V_11
mod	,	V_151
DRM_MODE_FLAG_INTERLACE	,	V_80
VSYNC_IRQ	,	V_87
uint64_t	,	T_6
drm_device	,	V_61
init_waitqueue_head	,	F_88
armada_drm_plane_work_queue	,	F_17
update_csc	,	V_230
dpms	,	V_12
DRM_DEBUG_DRIVER	,	F_9
val	,	V_8
armada_drm_crtc_mode_set	,	F_64
work	,	V_52
armada_drm_crtc_prepare	,	F_47
addrs	,	V_27
destroy	,	V_256
crtc_vdisplay	,	V_153
crtc	,	V_17
ADV_VSYNC_L_OFF	,	V_96
GRA_FRAME_IRQ	,	V_88
force	,	V_67
armada_drm_crtc_dpms	,	F_40
LCD_SPU_GRA_OVSA_HPXL_VLN	,	V_131
primary	,	V_59
SRAM_HWC32_TRAN	,	V_192
drm_to_armada_crtc	,	F_41
kfree	,	F_31
CFG_DUMB_ENA	,	V_13
armada_frame_work	,	V_58
flags	,	V_19
drm_crtc_helper_add	,	F_102
num_crtc	,	V_242
event	,	V_64
clk_prepare_enable	,	F_44
spin_unlock_irq	,	F_71
armada_primary_formats	,	V_251
armada_drm_crtc_queue_frame_work	,	F_24
csc_rgb_mode	,	V_121
CFG_GRA_FMT	,	F_66
addr_even	,	V_43
LCD_SPU_BLANKCOLOR	,	V_246
EINVAL	,	V_217
DRM_MODE_FLAG_NVSYNC	,	V_24
width	,	V_184
armada_drm_crtc_update	,	F_4
SRAM_WRITE	,	V_189
LCD_SPU_SRAM_CTRL	,	V_190
data	,	V_210
num	,	V_85
LCD_SPU_IRQ_ENA	,	V_117
cursor_y	,	V_205
cursor_hw_sz	,	V_104
cursor_w	,	V_197
cursor_x	,	V_204
armada_drm_csc_rgb_enum_list	,	V_234
armada_drm_crtc_set_property	,	F_86
LCD_SPU_IOPAD_CONTROL	,	V_170
sram_para1	,	V_171
armada_drm_crtc_disable	,	F_72
LCD_CFG_SCLK_DIV	,	V_164
LCD_SPU_HWC_OVSA_HPXL_VLN	,	V_103
offset	,	V_5
armada_updatel	,	F_54
drm_pending_vblank_event	,	V_226
resource	,	V_237
armada_drm_plane_calc_addrs	,	F_6
format	,	V_35
DUMB_BLANK	,	V_16
CFG_PDWN32x66	,	V_174
PTR_ERR	,	F_94
armada_reg_queue_set	,	F_10
LCD_SPU_DMA_CTRL0	,	V_109
CFG_GRA_ENA	,	V_148
LCD_SPU_DMA_CTRL1	,	V_168
armada_drm_crtc_mode_set_base	,	F_68
CFG_PDWN64x66	,	V_162
CFG_INV_CSYNC	,	V_21
CFG_VSYNC_INV	,	V_167
drm_crtc_init_with_planes	,	F_101
CFG_INV_VSYNC	,	V_25
driver_data	,	V_264
ADV_VSYNCOFFEN	,	V_98
CSC_YUV_CCIR709	,	V_119
csc_yuv_prop	,	V_231
spin_lock	,	F_53
irq_ena	,	V_114
addr	,	V_32
IORESOURCE_MEM	,	V_260
CSC_RGB_STUDIO	,	V_122
cursor_h	,	V_202
component_add	,	F_116
irqreturn_t	,	T_5
match	,	V_266
WARN_ON	,	F_43
armada_variant	,	V_239
"video underflow on crtc %u\n"	,	L_3
src_hw	,	V_132
armada_load_cursor_argb	,	F_73
LCD_CFG_GRA_PITCH	,	V_46
sclk	,	V_147
funcs	,	V_255
