module sixteenbitmul(
    input clk,  // clock
    input rst,  // reset
    input a[16],
    input b[16],
    input alufn[6],
    output out[16]
){
    always{
        out = 0;

        case(alufn[1:0]){
            b10: out = a*b;
            b11: out = a/b;
        }
    }
}