<stg><name>matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4</name>


<trans_list>

<trans id="501" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten70"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc48:0 %indvar_flatten70_load = load i9 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="indvar_flatten70_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc48:1 %icmp_ln34 = icmp_eq  i9 %indvar_flatten70_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc48:2 %add_ln34 = add i9 %indvar_flatten70_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc48:3 %br_ln34 = br i1 %icmp_ln34, void %for.inc58, void %VITIS_LOOP_47_6.exitStub

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc58:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc58:1 %i_1_load = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc58:4 %icmp_ln35 = icmp_eq  i5 %j_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc58:5 %select_ln34 = select i1 %icmp_ln35, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc58:6 %add_ln34_1 = add i5 %i_1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc58:7 %select_ln34_1 = select i1 %icmp_ln35, i5 %add_ln34_1, i5 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
for.inc58:8 %zext_ln34 = zext i5 %select_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:9 %A_local_addr = getelementptr i32 %A_local, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:10 %A_local_load = load i4 %A_local_addr

]]></Node>
<StgValue><ssdm name="A_local_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="5">
<![CDATA[
for.inc58:41 %zext_ln35 = zext i5 %select_ln34

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="5">
<![CDATA[
for.inc58:44 %trunc_ln36 = trunc i5 %select_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:45 %B_local_addr = getelementptr i32 %B_local, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:46 %B_local_load = load i4 %B_local_addr

]]></Node>
<StgValue><ssdm name="B_local_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc58:109 %switch_ln42 = switch i4 %trunc_ln36, void %arrayidx543.case.15, i4 0, void %arrayidx543.case.0, i4 1, void %arrayidx543.case.1, i4 2, void %arrayidx543.case.2, i4 3, void %arrayidx543.case.3, i4 4, void %arrayidx543.case.4, i4 5, void %arrayidx543.case.5, i4 6, void %arrayidx543.case.6, i4 7, void %arrayidx543.case.7, i4 8, void %arrayidx543.case.8, i4 9, void %arrayidx543.case.9, i4 10, void %arrayidx543.case.10, i4 11, void %arrayidx543.case.11, i4 12, void %arrayidx543.case.12, i4 13, void %arrayidx543.case.13, i4 14, void %arrayidx543.case.14

]]></Node>
<StgValue><ssdm name="switch_ln42"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx543.exit:0 %add_ln35 = add i5 %select_ln34, i5 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx543.exit:1 %store_ln35 = store i9 %add_ln34, i9 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx543.exit:2 %store_ln35 = store i5 %select_ln34_1, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx543.exit:3 %store_ln35 = store i5 %add_ln35, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.exit:4 %br_ln35 = br void %for.inc48

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:10 %A_local_load = load i4 %A_local_addr

]]></Node>
<StgValue><ssdm name="A_local_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:46 %B_local_load = load i4 %B_local_addr

]]></Node>
<StgValue><ssdm name="B_local_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="104" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:47 %mul = fmul i32 %A_local_load, i32 %B_local_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:47 %mul = fmul i32 %A_local_load, i32 %B_local_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:11 %A_local_1_addr = getelementptr i32 %A_local_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:12 %A_local_1_load = load i4 %A_local_1_addr

]]></Node>
<StgValue><ssdm name="A_local_1_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:47 %mul = fmul i32 %A_local_load, i32 %B_local_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:49 %B_local_1_addr = getelementptr i32 %B_local_1, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_1_addr"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:50 %B_local_1_load = load i4 %B_local_1_addr

]]></Node>
<StgValue><ssdm name="B_local_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="111" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:12 %A_local_1_load = load i4 %A_local_1_addr

]]></Node>
<StgValue><ssdm name="A_local_1_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:48 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:50 %B_local_1_load = load i4 %B_local_1_addr

]]></Node>
<StgValue><ssdm name="B_local_1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="114" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:48 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:51 %mul_1 = fmul i32 %A_local_1_load, i32 %B_local_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="116" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:48 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:51 %mul_1 = fmul i32 %A_local_1_load, i32 %B_local_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:13 %A_local_2_addr = getelementptr i32 %A_local_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_2_addr"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:14 %A_local_2_load = load i4 %A_local_2_addr

]]></Node>
<StgValue><ssdm name="A_local_2_load"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:48 %sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:51 %mul_1 = fmul i32 %A_local_1_load, i32 %B_local_1_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:53 %B_local_2_addr = getelementptr i32 %B_local_2, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_2_addr"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:54 %B_local_2_load = load i4 %B_local_2_addr

]]></Node>
<StgValue><ssdm name="B_local_2_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="124" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:14 %A_local_2_load = load i4 %A_local_2_addr

]]></Node>
<StgValue><ssdm name="A_local_2_load"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:52 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:54 %B_local_2_load = load i4 %B_local_2_addr

]]></Node>
<StgValue><ssdm name="B_local_2_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="127" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:52 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:55 %mul_2 = fmul i32 %A_local_2_load, i32 %B_local_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="129" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:52 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:55 %mul_2 = fmul i32 %A_local_2_load, i32 %B_local_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:15 %A_local_3_addr = getelementptr i32 %A_local_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:16 %A_local_3_load = load i4 %A_local_3_addr

]]></Node>
<StgValue><ssdm name="A_local_3_load"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:52 %sum_1 = fadd i32 %sum, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:55 %mul_2 = fmul i32 %A_local_2_load, i32 %B_local_2_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:57 %B_local_3_addr = getelementptr i32 %B_local_3, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_3_addr"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:58 %B_local_3_load = load i4 %B_local_3_addr

]]></Node>
<StgValue><ssdm name="B_local_3_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="137" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:16 %A_local_3_load = load i4 %A_local_3_addr

]]></Node>
<StgValue><ssdm name="A_local_3_load"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:56 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:58 %B_local_3_load = load i4 %B_local_3_addr

]]></Node>
<StgValue><ssdm name="B_local_3_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="140" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:56 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:59 %mul_3 = fmul i32 %A_local_3_load, i32 %B_local_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="142" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:56 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:59 %mul_3 = fmul i32 %A_local_3_load, i32 %B_local_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:17 %A_local_4_addr = getelementptr i32 %A_local_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_4_addr"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:18 %A_local_4_load = load i4 %A_local_4_addr

]]></Node>
<StgValue><ssdm name="A_local_4_load"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:56 %sum_2 = fadd i32 %sum_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:59 %mul_3 = fmul i32 %A_local_3_load, i32 %B_local_3_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:61 %B_local_4_addr = getelementptr i32 %B_local_4, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_4_addr"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:62 %B_local_4_load = load i4 %B_local_4_addr

]]></Node>
<StgValue><ssdm name="B_local_4_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="150" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:18 %A_local_4_load = load i4 %A_local_4_addr

]]></Node>
<StgValue><ssdm name="A_local_4_load"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:60 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:62 %B_local_4_load = load i4 %B_local_4_addr

]]></Node>
<StgValue><ssdm name="B_local_4_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="153" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:60 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:63 %mul_4 = fmul i32 %A_local_4_load, i32 %B_local_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="155" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:60 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:63 %mul_4 = fmul i32 %A_local_4_load, i32 %B_local_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:19 %A_local_5_addr = getelementptr i32 %A_local_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_5_addr"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:20 %A_local_5_load = load i4 %A_local_5_addr

]]></Node>
<StgValue><ssdm name="A_local_5_load"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:60 %sum_3 = fadd i32 %sum_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:63 %mul_4 = fmul i32 %A_local_4_load, i32 %B_local_4_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:65 %B_local_5_addr = getelementptr i32 %B_local_5, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_5_addr"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:66 %B_local_5_load = load i4 %B_local_5_addr

]]></Node>
<StgValue><ssdm name="B_local_5_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="163" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:20 %A_local_5_load = load i4 %A_local_5_addr

]]></Node>
<StgValue><ssdm name="A_local_5_load"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:64 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:66 %B_local_5_load = load i4 %B_local_5_addr

]]></Node>
<StgValue><ssdm name="B_local_5_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="166" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:64 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:67 %mul_5 = fmul i32 %A_local_5_load, i32 %B_local_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="168" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:64 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:67 %mul_5 = fmul i32 %A_local_5_load, i32 %B_local_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:21 %A_local_6_addr = getelementptr i32 %A_local_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_6_addr"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:22 %A_local_6_load = load i4 %A_local_6_addr

]]></Node>
<StgValue><ssdm name="A_local_6_load"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:64 %sum_4 = fadd i32 %sum_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:67 %mul_5 = fmul i32 %A_local_5_load, i32 %B_local_5_load

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:69 %B_local_6_addr = getelementptr i32 %B_local_6, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_6_addr"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:70 %B_local_6_load = load i4 %B_local_6_addr

]]></Node>
<StgValue><ssdm name="B_local_6_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="176" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:22 %A_local_6_load = load i4 %A_local_6_addr

]]></Node>
<StgValue><ssdm name="A_local_6_load"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:68 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:70 %B_local_6_load = load i4 %B_local_6_addr

]]></Node>
<StgValue><ssdm name="B_local_6_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="179" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:68 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="180" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:71 %mul_6 = fmul i32 %A_local_6_load, i32 %B_local_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="181" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:68 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="182" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:71 %mul_6 = fmul i32 %A_local_6_load, i32 %B_local_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:23 %A_local_7_addr = getelementptr i32 %A_local_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_7_addr"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:24 %A_local_7_load = load i4 %A_local_7_addr

]]></Node>
<StgValue><ssdm name="A_local_7_load"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:68 %sum_5 = fadd i32 %sum_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:71 %mul_6 = fmul i32 %A_local_6_load, i32 %B_local_6_load

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:73 %B_local_7_addr = getelementptr i32 %B_local_7, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_7_addr"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:74 %B_local_7_load = load i4 %B_local_7_addr

]]></Node>
<StgValue><ssdm name="B_local_7_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="189" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:24 %A_local_7_load = load i4 %A_local_7_addr

]]></Node>
<StgValue><ssdm name="A_local_7_load"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:72 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:74 %B_local_7_load = load i4 %B_local_7_addr

]]></Node>
<StgValue><ssdm name="B_local_7_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="192" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:72 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="193" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:75 %mul_7 = fmul i32 %A_local_7_load, i32 %B_local_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="194" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:72 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="195" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:75 %mul_7 = fmul i32 %A_local_7_load, i32 %B_local_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="196" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:25 %A_local_8_addr = getelementptr i32 %A_local_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_8_addr"/></StgValue>
</operation>

<operation id="197" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:26 %A_local_8_load = load i4 %A_local_8_addr

]]></Node>
<StgValue><ssdm name="A_local_8_load"/></StgValue>
</operation>

<operation id="198" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:72 %sum_6 = fadd i32 %sum_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="199" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:75 %mul_7 = fmul i32 %A_local_7_load, i32 %B_local_7_load

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="200" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:77 %B_local_8_addr = getelementptr i32 %B_local_8, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_8_addr"/></StgValue>
</operation>

<operation id="201" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:78 %B_local_8_load = load i4 %B_local_8_addr

]]></Node>
<StgValue><ssdm name="B_local_8_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="202" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:26 %A_local_8_load = load i4 %A_local_8_addr

]]></Node>
<StgValue><ssdm name="A_local_8_load"/></StgValue>
</operation>

<operation id="203" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:76 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="204" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:78 %B_local_8_load = load i4 %B_local_8_addr

]]></Node>
<StgValue><ssdm name="B_local_8_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="205" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:76 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:79 %mul_8 = fmul i32 %A_local_8_load, i32 %B_local_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="207" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:76 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="208" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:79 %mul_8 = fmul i32 %A_local_8_load, i32 %B_local_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="209" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:27 %A_local_9_addr = getelementptr i32 %A_local_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_9_addr"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:28 %A_local_9_load = load i4 %A_local_9_addr

]]></Node>
<StgValue><ssdm name="A_local_9_load"/></StgValue>
</operation>

<operation id="211" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:76 %sum_7 = fadd i32 %sum_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="212" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:79 %mul_8 = fmul i32 %A_local_8_load, i32 %B_local_8_load

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="213" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:81 %B_local_9_addr = getelementptr i32 %B_local_9, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_9_addr"/></StgValue>
</operation>

<operation id="214" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:82 %B_local_9_load = load i4 %B_local_9_addr

]]></Node>
<StgValue><ssdm name="B_local_9_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="215" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:28 %A_local_9_load = load i4 %A_local_9_addr

]]></Node>
<StgValue><ssdm name="A_local_9_load"/></StgValue>
</operation>

<operation id="216" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:80 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:82 %B_local_9_load = load i4 %B_local_9_addr

]]></Node>
<StgValue><ssdm name="B_local_9_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="218" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:80 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="219" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:83 %mul_9 = fmul i32 %A_local_9_load, i32 %B_local_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="220" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:80 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:83 %mul_9 = fmul i32 %A_local_9_load, i32 %B_local_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:29 %A_local_10_addr = getelementptr i32 %A_local_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_10_addr"/></StgValue>
</operation>

<operation id="223" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:30 %A_local_10_load = load i4 %A_local_10_addr

]]></Node>
<StgValue><ssdm name="A_local_10_load"/></StgValue>
</operation>

<operation id="224" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:80 %sum_8 = fadd i32 %sum_7, i32 %mul_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="225" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:83 %mul_9 = fmul i32 %A_local_9_load, i32 %B_local_9_load

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:85 %B_local_10_addr = getelementptr i32 %B_local_10, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_10_addr"/></StgValue>
</operation>

<operation id="227" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:86 %B_local_10_load = load i4 %B_local_10_addr

]]></Node>
<StgValue><ssdm name="B_local_10_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="228" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:30 %A_local_10_load = load i4 %A_local_10_addr

]]></Node>
<StgValue><ssdm name="A_local_10_load"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:84 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:86 %B_local_10_load = load i4 %B_local_10_addr

]]></Node>
<StgValue><ssdm name="B_local_10_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="231" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:84 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="232" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:87 %mul_s = fmul i32 %A_local_10_load, i32 %B_local_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="233" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:84 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="234" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:87 %mul_s = fmul i32 %A_local_10_load, i32 %B_local_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:31 %A_local_11_addr = getelementptr i32 %A_local_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_11_addr"/></StgValue>
</operation>

<operation id="236" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:32 %A_local_11_load = load i4 %A_local_11_addr

]]></Node>
<StgValue><ssdm name="A_local_11_load"/></StgValue>
</operation>

<operation id="237" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:84 %sum_9 = fadd i32 %sum_8, i32 %mul_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="238" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:87 %mul_s = fmul i32 %A_local_10_load, i32 %B_local_10_load

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="239" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:89 %B_local_11_addr = getelementptr i32 %B_local_11, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_11_addr"/></StgValue>
</operation>

<operation id="240" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:90 %B_local_11_load = load i4 %B_local_11_addr

]]></Node>
<StgValue><ssdm name="B_local_11_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="241" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:32 %A_local_11_load = load i4 %A_local_11_addr

]]></Node>
<StgValue><ssdm name="A_local_11_load"/></StgValue>
</operation>

<operation id="242" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:88 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="243" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:90 %B_local_11_load = load i4 %B_local_11_addr

]]></Node>
<StgValue><ssdm name="B_local_11_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="244" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:88 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="245" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:91 %mul_10 = fmul i32 %A_local_11_load, i32 %B_local_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="246" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:88 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="247" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:91 %mul_10 = fmul i32 %A_local_11_load, i32 %B_local_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:33 %A_local_12_addr = getelementptr i32 %A_local_12, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_12_addr"/></StgValue>
</operation>

<operation id="249" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:34 %A_local_12_load = load i4 %A_local_12_addr

]]></Node>
<StgValue><ssdm name="A_local_12_load"/></StgValue>
</operation>

<operation id="250" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:88 %sum_10 = fadd i32 %sum_9, i32 %mul_s

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:91 %mul_10 = fmul i32 %A_local_11_load, i32 %B_local_11_load

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="252" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:93 %B_local_12_addr = getelementptr i32 %B_local_12, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_12_addr"/></StgValue>
</operation>

<operation id="253" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:94 %B_local_12_load = load i4 %B_local_12_addr

]]></Node>
<StgValue><ssdm name="B_local_12_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="254" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:34 %A_local_12_load = load i4 %A_local_12_addr

]]></Node>
<StgValue><ssdm name="A_local_12_load"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:92 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="256" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:94 %B_local_12_load = load i4 %B_local_12_addr

]]></Node>
<StgValue><ssdm name="B_local_12_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="257" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:92 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="258" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:95 %mul_11 = fmul i32 %A_local_12_load, i32 %B_local_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="259" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:92 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="260" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:95 %mul_11 = fmul i32 %A_local_12_load, i32 %B_local_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="261" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:35 %A_local_13_addr = getelementptr i32 %A_local_13, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_13_addr"/></StgValue>
</operation>

<operation id="262" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:36 %A_local_13_load = load i4 %A_local_13_addr

]]></Node>
<StgValue><ssdm name="A_local_13_load"/></StgValue>
</operation>

<operation id="263" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:92 %sum_11 = fadd i32 %sum_10, i32 %mul_10

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="264" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:95 %mul_11 = fmul i32 %A_local_12_load, i32 %B_local_12_load

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="265" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:97 %B_local_13_addr = getelementptr i32 %B_local_13, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_13_addr"/></StgValue>
</operation>

<operation id="266" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:98 %B_local_13_load = load i4 %B_local_13_addr

]]></Node>
<StgValue><ssdm name="B_local_13_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="267" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:36 %A_local_13_load = load i4 %A_local_13_addr

]]></Node>
<StgValue><ssdm name="A_local_13_load"/></StgValue>
</operation>

<operation id="268" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:96 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="269" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:98 %B_local_13_load = load i4 %B_local_13_addr

]]></Node>
<StgValue><ssdm name="B_local_13_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="270" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:96 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="271" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:99 %mul_12 = fmul i32 %A_local_13_load, i32 %B_local_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="272" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:96 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="273" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:99 %mul_12 = fmul i32 %A_local_13_load, i32 %B_local_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="274" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:37 %A_local_14_addr = getelementptr i32 %A_local_14, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_14_addr"/></StgValue>
</operation>

<operation id="275" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:38 %A_local_14_load = load i4 %A_local_14_addr

]]></Node>
<StgValue><ssdm name="A_local_14_load"/></StgValue>
</operation>

<operation id="276" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:96 %sum_12 = fadd i32 %sum_11, i32 %mul_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="277" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:99 %mul_12 = fmul i32 %A_local_13_load, i32 %B_local_13_load

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="278" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:101 %B_local_14_addr = getelementptr i32 %B_local_14, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_14_addr"/></StgValue>
</operation>

<operation id="279" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:102 %B_local_14_load = load i4 %B_local_14_addr

]]></Node>
<StgValue><ssdm name="B_local_14_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="280" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:38 %A_local_14_load = load i4 %A_local_14_addr

]]></Node>
<StgValue><ssdm name="A_local_14_load"/></StgValue>
</operation>

<operation id="281" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:100 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="282" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:102 %B_local_14_load = load i4 %B_local_14_addr

]]></Node>
<StgValue><ssdm name="B_local_14_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="283" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:100 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="284" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:103 %mul_13 = fmul i32 %A_local_14_load, i32 %B_local_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="285" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:100 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="286" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:103 %mul_13 = fmul i32 %A_local_14_load, i32 %B_local_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="287" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:39 %A_local_15_addr = getelementptr i32 %A_local_15, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="A_local_15_addr"/></StgValue>
</operation>

<operation id="288" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:40 %A_local_15_load = load i4 %A_local_15_addr

]]></Node>
<StgValue><ssdm name="A_local_15_load"/></StgValue>
</operation>

<operation id="289" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:100 %sum_13 = fadd i32 %sum_12, i32 %mul_12

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="290" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:103 %mul_13 = fmul i32 %A_local_14_load, i32 %B_local_14_load

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="291" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc58:105 %B_local_15_addr = getelementptr i32 %B_local_15, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="B_local_15_addr"/></StgValue>
</operation>

<operation id="292" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:106 %B_local_15_load = load i4 %B_local_15_addr

]]></Node>
<StgValue><ssdm name="B_local_15_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="293" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:40 %A_local_15_load = load i4 %A_local_15_addr

]]></Node>
<StgValue><ssdm name="A_local_15_load"/></StgValue>
</operation>

<operation id="294" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:104 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="295" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4">
<![CDATA[
for.inc58:106 %B_local_15_load = load i4 %B_local_15_addr

]]></Node>
<StgValue><ssdm name="B_local_15_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="296" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:104 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="297" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:107 %mul_14 = fmul i32 %A_local_15_load, i32 %B_local_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="298" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:104 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="299" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:107 %mul_14 = fmul i32 %A_local_15_load, i32 %B_local_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="300" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:104 %sum_14 = fadd i32 %sum_13, i32 %mul_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="301" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:107 %mul_14 = fmul i32 %A_local_15_load, i32 %B_local_15_load

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="302" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:108 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="303" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:108 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="304" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:108 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="358" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0">
<![CDATA[
VITIS_LOOP_47_6.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="305" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc58:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_3_VITIS_LOOP_35_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="306" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc58:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="307" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc58:42 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="308" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc58:43 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="309" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc58:108 %sum_15 = fadd i32 %sum_14, i32 %mul_14

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="310" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.14:0 %AB_local_14_addr = getelementptr i32 %AB_local_14, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_14_addr"/></StgValue>
</operation>

<operation id="311" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.14:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_14_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="312" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.14:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="313" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.13:0 %AB_local_13_addr = getelementptr i32 %AB_local_13, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_13_addr"/></StgValue>
</operation>

<operation id="314" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.13:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_13_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="315" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.13:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="316" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.12:0 %AB_local_12_addr = getelementptr i32 %AB_local_12, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_12_addr"/></StgValue>
</operation>

<operation id="317" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.12:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_12_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="318" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.12:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="319" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.11:0 %AB_local_11_addr = getelementptr i32 %AB_local_11, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_11_addr"/></StgValue>
</operation>

<operation id="320" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.11:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_11_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="321" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.11:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="322" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.10:0 %AB_local_10_addr = getelementptr i32 %AB_local_10, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_10_addr"/></StgValue>
</operation>

<operation id="323" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.10:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_10_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="324" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.10:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="325" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.9:0 %AB_local_9_addr = getelementptr i32 %AB_local_9, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_9_addr"/></StgValue>
</operation>

<operation id="326" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.9:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_9_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="327" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.9:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="328" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.8:0 %AB_local_8_addr = getelementptr i32 %AB_local_8, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_8_addr"/></StgValue>
</operation>

<operation id="329" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.8:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_8_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="330" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.8:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="331" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.7:0 %AB_local_7_addr = getelementptr i32 %AB_local_7, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_7_addr"/></StgValue>
</operation>

<operation id="332" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.7:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_7_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="333" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.7:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="334" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.6:0 %AB_local_6_addr = getelementptr i32 %AB_local_6, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_6_addr"/></StgValue>
</operation>

<operation id="335" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.6:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_6_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="336" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.6:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="337" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.5:0 %AB_local_5_addr = getelementptr i32 %AB_local_5, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_5_addr"/></StgValue>
</operation>

<operation id="338" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.5:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_5_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="339" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.5:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="340" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.4:0 %AB_local_4_addr = getelementptr i32 %AB_local_4, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_4_addr"/></StgValue>
</operation>

<operation id="341" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.4:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_4_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="342" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.4:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="343" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.3:0 %AB_local_3_addr = getelementptr i32 %AB_local_3, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_3_addr"/></StgValue>
</operation>

<operation id="344" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.3:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_3_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="345" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.3:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="346" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.2:0 %AB_local_2_addr = getelementptr i32 %AB_local_2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_2_addr"/></StgValue>
</operation>

<operation id="347" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.2:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_2_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="348" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.2:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="349" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.1:0 %AB_local_1_addr = getelementptr i32 %AB_local_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_1_addr"/></StgValue>
</operation>

<operation id="350" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.1:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_1_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="351" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.1:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="352" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.0:0 %AB_local_addr = getelementptr i32 %AB_local, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_addr"/></StgValue>
</operation>

<operation id="353" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.0:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="354" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.0:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="355" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx543.case.15:0 %AB_local_15_addr = getelementptr i32 %AB_local_15, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="AB_local_15_addr"/></StgValue>
</operation>

<operation id="356" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx543.case.15:1 %store_ln42 = store i32 %sum_15, i4 %AB_local_15_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="357" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln36" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
arrayidx543.case.15:2 %br_ln42 = br void %arrayidx543.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
