//Design Name: pld
//START

//DESTINATION NODES
GLB_REFINPROGRESS_PIN.D0 [reg]
GLB_REFINPROGRESS_PIN.CLK [reg]
GLB_ST4_PIN.D0 [reg]
GLB_ST4_PIN.CLK [reg]
GLB_REFRQST_PIN.D0 [reg]
GLB_REFRQST_PIN.CLK [reg]
GLB_ST3_PIN.D0 [reg]
GLB_ST3_PIN.CLK [reg]
GLB_ST2_PIN.D0 [reg]
GLB_ST2_PIN.CLK [reg]
GLB_ST1_PIN.D0 [reg]
GLB_ST1_PIN.CLK [reg]
GLB_ST0_PIN.D0 [reg]
GLB_ST0_PIN.CLK [reg]
IOC_REFINPROGRESSDELAY_PIN.D0 [reg]
IOC_REFINPROGRESSDELAY_PIN.CLK [reg]
REFINPROGRESS [bidi]
ST1 [out]
ST2 [out]
ST3 [out]
ST4 [out]
NWAIT [out]
CAS [out]
R_A_EN [out]
REFINPROGRESSDELAY [out]
REFRQST [out]
NTRST [out]
DRAM_WE [out]
C_A_EN [out]
RAS [out]
ST0 [out]

//SOURCE NODES;

RCLK [in]
MCLK [in]
NWE [in]
JTAG_NTRST [in]
XRESET [in]
NRESET [in]
NCS [in]
IOC_REFINPROGRESSDELAY_PIN.Q0 [reg]
GLB_ST0_PIN.Q0 [reg]
GLB_ST1_PIN.Q0 [reg]
GLB_ST2_PIN.Q0 [reg]
GLB_ST3_PIN.Q0 [reg]
GLB_REFRQST_PIN.Q0 [reg]
GLB_ST4_PIN.Q0 [reg]
GLB_REFINPROGRESS_PIN.Q0 [reg]

//END
