Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 21 16:49:52 2023
| Host         : DESKTOP-IQA7PSH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file elevator_design_control_sets_placed.rpt
| Design       : elevator_design
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           41 |
| No           | No                    | Yes                    |             136 |           42 |
| No           | Yes                   | No                     |              29 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            9 |
| Yes          | Yes                   | No                     |             324 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                      Enable Signal                     |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clkk                |                                                        | reset_100_IBUF                                         |                1 |              1 |         1.00 |
|  clock_100_IBUF_BUFG | c1/c5/p_1_in                                           | c1/count0                                              |                2 |              4 |         2.00 |
|  clock_100_IBUF_BUFG | c1/keys_int[0]_i_1_n_0                                 | reset_100_IBUF                                         |                1 |              4 |         4.00 |
|  clock_100_IBUF_BUFG | c1/keys_int[3]_i_1_n_0                                 | reset_100_IBUF                                         |                1 |              4 |         4.00 |
|  clock_100_IBUF_BUFG | c1/keys_int[10]_i_1_n_0                                | reset_100_IBUF                                         |                1 |              4 |         4.00 |
|  clock_100_IBUF_BUFG | c1/keys_int[2]_i_1_n_0                                 | reset_100_IBUF                                         |                1 |              4 |         4.00 |
|  c2/c1/c2/CLK        | c3/E[0]                                                | reset_100_IBUF                                         |                2 |              4 |         2.00 |
|  clock_100_IBUF_BUFG | c1/FSM_onehot_columns[5]_i_1_n_0                       | reset_100_IBUF                                         |                3 |              6 |         2.00 |
|  clock_100_IBUF_BUFG | c1/keys_stored[0]_i_2_n_0                              | c1/keys_stored[0]_i_1_n_0                              |                4 |             16 |         4.00 |
|  clock_100_IBUF_BUFG | c1/row_debounce[14].debounce_keys/count[0]_i_2__13_n_0 | c1/row_debounce[14].debounce_keys/count[0]_i_1__13_n_0 |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[15].debounce_keys/count[0]_i_2__14_n_0 | c1/row_debounce[15].debounce_keys/count[0]_i_1__14_n_0 |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[0].debounce_keys/count[0]_i_2_n_0      | c1/row_debounce[0].debounce_keys/count[0]_i_1_n_0      |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[10].debounce_keys/count[0]_i_2__9_n_0  | c1/row_debounce[10].debounce_keys/count[0]_i_1__9_n_0  |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[11].debounce_keys/count[0]_i_2__10_n_0 | c1/row_debounce[11].debounce_keys/count[0]_i_1__10_n_0 |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[5].debounce_keys/count[0]_i_2__4_n_0   | c1/row_debounce[5].debounce_keys/count[0]_i_1__4_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[6].debounce_keys/count[0]_i_2__5_n_0   | c1/row_debounce[6].debounce_keys/count[0]_i_1__5_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[7].debounce_keys/count[0]_i_2__6_n_0   | c1/row_debounce[7].debounce_keys/count[0]_i_1__6_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[8].debounce_keys/count[0]_i_2__7_n_0   | c1/row_debounce[8].debounce_keys/count[0]_i_1__7_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[9].debounce_keys/count[0]_i_2__8_n_0   | c1/row_debounce[9].debounce_keys/count[0]_i_1__8_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[12].debounce_keys/count[0]_i_2__11_n_0 | c1/row_debounce[12].debounce_keys/count[0]_i_1__11_n_0 |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[13].debounce_keys/count[0]_i_2__12_n_0 | c1/row_debounce[13].debounce_keys/count[0]_i_1__12_n_0 |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[1].debounce_keys/count[0]_i_2__0_n_0   | c1/row_debounce[1].debounce_keys/count[0]_i_1__0_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[2].debounce_keys/count[0]_i_2__1_n_0   | c1/row_debounce[2].debounce_keys/count[0]_i_1__1_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[3].debounce_keys/count[0]_i_2__2_n_0   | c1/row_debounce[3].debounce_keys/count[0]_i_1__2_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG | c1/row_debounce[4].debounce_keys/count[0]_i_2__3_n_0   | c1/row_debounce[4].debounce_keys/count[0]_i_1__3_n_0   |                5 |             19 |         3.80 |
|  clock_100_IBUF_BUFG |                                                        |                                                        |               41 |             75 |         1.83 |
|  clock_100_IBUF_BUFG |                                                        | reset_100_IBUF                                         |               49 |            164 |         3.35 |
+----------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


