

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Fri Oct 31 13:48:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106347|   106347|  1.063 ms|  1.063 ms|  106347|  106347|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_feature_loop_CONV2  |    69344|    69344|      2167|          -|          -|    32|        no|
        | + in_feature_loop_conv2  |     1872|     1872|       117|          -|          -|    16|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 16 6 
6 --> 7 15 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 5 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 17 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_tile = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 18 'alloca' 'input_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_tile_1 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 19 'alloca' 'input_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_tile_2 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 20 'alloca' 'input_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_tile_3 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 21 'alloca' 'input_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_tile_4 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 22 'alloca' 'input_tile_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_tile_5 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 23 'alloca' 'input_tile_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_tile_6 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 24 'alloca' 'input_tile_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_tile_7 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 25 'alloca' 'input_tile_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_tile_8 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 26 'alloca' 'input_tile_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_tile_9 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 27 'alloca' 'input_tile_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_tile_10 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 28 'alloca' 'input_tile_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_tile_11 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 29 'alloca' 'input_tile_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_tile_12 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 30 'alloca' 'input_tile_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_tile_13 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 31 'alloca' 'input_tile_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_tile_14 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 32 'alloca' 'input_tile_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_tile_15 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 33 'alloca' 'input_tile_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_tile_16 = alloca i64 1" [src/srcnn.cpp:351]   --->   Operation 34 'alloca' 'input_tile_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_output_tile = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 35 'alloca' 'layer2_output_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer2_output_tile_1 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 36 'alloca' 'layer2_output_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer2_output_tile_2 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 37 'alloca' 'layer2_output_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer2_output_tile_3 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 38 'alloca' 'layer2_output_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer2_output_tile_4 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 39 'alloca' 'layer2_output_tile_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer2_output_tile_5 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 40 'alloca' 'layer2_output_tile_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer2_output_tile_6 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 41 'alloca' 'layer2_output_tile_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer2_output_tile_7 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 42 'alloca' 'layer2_output_tile_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer2_output_tile_8 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 43 'alloca' 'layer2_output_tile_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer2_output_tile_9 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 44 'alloca' 'layer2_output_tile_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_output_tile_10 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 45 'alloca' 'layer2_output_tile_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer2_output_tile_11 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 46 'alloca' 'layer2_output_tile_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%layer2_output_tile_12 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 47 'alloca' 'layer2_output_tile_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_output_tile_13 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 48 'alloca' 'layer2_output_tile_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%layer2_output_tile_14 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 49 'alloca' 'layer2_output_tile_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer2_output_tile_15 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 50 'alloca' 'layer2_output_tile_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_output_tile_16 = alloca i64 1" [src/srcnn.cpp:352]   --->   Operation 51 'alloca' 'layer2_output_tile_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 52 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %conv1_to_conv2"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln377 = store i6 0, i6 %feat" [src/srcnn.cpp:377]   --->   Operation 54 'store' 'store_ln377' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_357_1_VITIS_LOOP_358_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %conv1_to_conv2"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_256 = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_biases_local"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_to_conv2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_to_conv3, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_23, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_23, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_367_3_VITIS_LOOP_368_4, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_biases_local"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln377 = br void %in_feature_loop_conv2" [src/srcnn.cpp:377]   --->   Operation 68 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%feat_1 = load i6 %feat" [src/srcnn.cpp:377]   --->   Operation 69 'load' 'feat_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.78ns)   --->   "%icmp_ln377 = icmp_eq  i6 %feat_1, i6 32" [src/srcnn.cpp:377]   --->   Operation 70 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln377 = add i6 %feat_1, i6 1" [src/srcnn.cpp:377]   --->   Operation 71 'add' 'add_ln377' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %in_feature_loop_conv2.split, void %for.inc149.preheader" [src/srcnn.cpp:377]   --->   Operation 72 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i6 %feat_1" [src/srcnn.cpp:387]   --->   Operation 73 'zext' 'zext_ln387' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %feat_1, i4 0" [src/srcnn.cpp:387]   --->   Operation 74 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln387 = add i10 %tmp_28, i10 %zext_ln387" [src/srcnn.cpp:387]   --->   Operation 75 'add' 'add_ln387' <Predicate = (!icmp_ln377)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i6 %feat_1" [src/srcnn.cpp:377]   --->   Operation 76 'trunc' 'trunc_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln377 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:377]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:377]   --->   Operation 78 'specloopname' 'specloopname_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %feat_1, i32 1, i32 4" [src/srcnn.cpp:377]   --->   Operation 79 'partselect' 'lshr_ln' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.42ns)   --->   "%br_ln379 = br void %tile_height_loop" [src/srcnn.cpp:379]   --->   Operation 80 'br' 'br_ln379' <Predicate = (!icmp_ln377)> <Delay = 0.42>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_257 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_257' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 82 'call' 'call_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%in_feat = phi i7 %add_ln379, void %tile_height_loop.split, i7 0, void %in_feature_loop_conv2.split" [src/srcnn.cpp:379]   --->   Operation 83 'phi' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %in_feat, i32 6" [src/srcnn.cpp:379]   --->   Operation 84 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %tmp_33, void %tile_height_loop.split, void %for.body105.preheader" [src/srcnn.cpp:379]   --->   Operation 85 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %in_feat, i32 1, i32 5" [src/srcnn.cpp:379]   --->   Operation 86 'partselect' 'lshr_ln3' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 %lshr_ln3" [src/srcnn.cpp:377]   --->   Operation 87 'bitconcatenate' 'tmp_30' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i9 %tmp_30" [src/srcnn.cpp:377]   --->   Operation 88 'zext' 'tmp_43_cast' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 89 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 90 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 91 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 0, i64 %tmp_43_cast" [src/srcnn.cpp:377]   --->   Operation 92 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8" [src/srcnn.cpp:377]   --->   Operation 93 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 94 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10" [src/srcnn.cpp:377]   --->   Operation 94 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 95 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9" [src/srcnn.cpp:377]   --->   Operation 95 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11" [src/srcnn.cpp:377]   --->   Operation 96 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15' <Predicate = (!tmp_33)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 97 [1/1] (0.77ns)   --->   "%add_ln379 = add i7 %in_feat, i7 4" [src/srcnn.cpp:379]   --->   Operation 97 'add' 'add_ln379' <Predicate = (!tmp_33)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (2.02ns)   --->   "%call_ln387 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/srcnn.cpp:387]   --->   Operation 98 'call' 'call_ln387' <Predicate = (tmp_33)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln377 = store i6 %add_ln377, i6 %feat" [src/srcnn.cpp:377]   --->   Operation 99 'store' 'store_ln377' <Predicate = (tmp_33)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.69>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i7 %in_feat" [src/srcnn.cpp:379]   --->   Operation 100 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i7 %in_feat" [src/srcnn.cpp:389]   --->   Operation 101 'zext' 'zext_ln389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %in_feat, i4 0" [src/srcnn.cpp:389]   --->   Operation 102 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.79ns)   --->   "%add_ln389 = add i11 %tmp_29, i11 %zext_ln389" [src/srcnn.cpp:389]   --->   Operation 103 'add' 'add_ln389' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_8" [src/srcnn.cpp:377]   --->   Operation 104 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 105 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_10" [src/srcnn.cpp:377]   --->   Operation 105 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 106 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_13, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 106 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop, i11 %add_ln389, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp" [src/srcnn.cpp:389]   --->   Operation 107 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 108 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_9" [src/srcnn.cpp:377]   --->   Operation 108 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 109 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_11" [src/srcnn.cpp:377]   --->   Operation 109 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 110 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 110 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop, i11 %add_ln389, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp" [src/srcnn.cpp:389]   --->   Operation 111 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.82>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln379 = or i6 %trunc_ln379, i6 1" [src/srcnn.cpp:379]   --->   Operation 112 'or' 'or_ln379' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln389_9 = zext i6 %or_ln379" [src/srcnn.cpp:389]   --->   Operation 113 'zext' 'zext_ln389_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln379, i4 0" [src/srcnn.cpp:389]   --->   Operation 114 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln389_10 = zext i10 %tmp_31" [src/srcnn.cpp:389]   --->   Operation 115 'zext' 'zext_ln389_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln389_1 = add i11 %zext_ln389_10, i11 %zext_ln389_9" [src/srcnn.cpp:389]   --->   Operation 116 'add' 'add_ln389_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop4, i11 %add_ln389_1, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_s" [src/srcnn.cpp:389]   --->   Operation 117 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop4, i11 %add_ln389_1, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_s" [src/srcnn.cpp:389]   --->   Operation 118 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln382 = or i5 %lshr_ln3, i5 1" [src/srcnn.cpp:382]   --->   Operation 119 'or' 'or_ln382' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %lshr_ln, i5 %or_ln382" [src/srcnn.cpp:377]   --->   Operation 120 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i9 %tmp_34" [src/srcnn.cpp:377]   --->   Operation 121 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 122 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 123 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 124 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 0, i64 %tmp_46_cast" [src/srcnn.cpp:377]   --->   Operation 125 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16" [src/srcnn.cpp:377]   --->   Operation 126 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 127 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18" [src/srcnn.cpp:377]   --->   Operation 127 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 128 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17" [src/srcnn.cpp:377]   --->   Operation 128 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 129 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19" [src/srcnn.cpp:377]   --->   Operation 129 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 11 <SV = 10> <Delay = 3.69>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln379_1 = or i6 %trunc_ln379, i6 2" [src/srcnn.cpp:379]   --->   Operation 130 'or' 'or_ln379_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln389_11 = zext i6 %or_ln379_1" [src/srcnn.cpp:389]   --->   Operation 131 'zext' 'zext_ln389_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln379_1, i4 0" [src/srcnn.cpp:389]   --->   Operation 132 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln389_12 = zext i10 %tmp_32" [src/srcnn.cpp:389]   --->   Operation 133 'zext' 'zext_ln389_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln389_2 = add i11 %zext_ln389_12, i11 %zext_ln389_11" [src/srcnn.cpp:389]   --->   Operation 134 'add' 'add_ln389_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16" [src/srcnn.cpp:377]   --->   Operation 135 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 136 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_18" [src/srcnn.cpp:377]   --->   Operation 136 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 137 [1/1] (0.42ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 137 'mux' 'tmp_25' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop5, i11 %add_ln389_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_25" [src/srcnn.cpp:389]   --->   Operation 138 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 139 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_17" [src/srcnn.cpp:377]   --->   Operation 139 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 140 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23 = load i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_19" [src/srcnn.cpp:377]   --->   Operation 140 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 141 [1/1] (0.42ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_23, i1 %trunc_ln377" [src/srcnn.cpp:377]   --->   Operation 141 'mux' 'tmp_27' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop5, i11 %add_ln389_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_25" [src/srcnn.cpp:389]   --->   Operation 142 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.82>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln379_2 = or i6 %trunc_ln379, i6 3" [src/srcnn.cpp:379]   --->   Operation 143 'or' 'or_ln379_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln389_13 = zext i6 %or_ln379_2" [src/srcnn.cpp:389]   --->   Operation 144 'zext' 'zext_ln389_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln379_2, i4 0" [src/srcnn.cpp:389]   --->   Operation 145 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln389_14 = zext i10 %tmp_35" [src/srcnn.cpp:389]   --->   Operation 146 'zext' 'zext_ln389_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.78ns)   --->   "%add_ln389_3 = add i11 %zext_ln389_14, i11 %zext_ln389_13" [src/srcnn.cpp:389]   --->   Operation 147 'add' 'add_ln389_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [2/2] (2.03ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop6, i11 %add_ln389_3, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_27" [src/srcnn.cpp:389]   --->   Operation 148 'call' 'call_ln389' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln379 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/srcnn.cpp:379]   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln379' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/srcnn.cpp:379]   --->   Operation 150 'specloopname' 'specloopname_ln379' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln389 = call void @conv2_Pipeline_tile_height_loop6, i11 %add_ln389_3, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %tmp_27" [src/srcnn.cpp:389]   --->   Operation 151 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln379 = br void %tile_height_loop" [src/srcnn.cpp:379]   --->   Operation 152 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.00>
ST_15 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln387 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6, i10 %add_ln387, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/srcnn.cpp:387]   --->   Operation 153 'call' 'call_ln387' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln377 = br void %in_feature_loop_conv2" [src/srcnn.cpp:377]   --->   Operation 154 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_409_7_VITIS_LOOP_410_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln415 = ret" [src/srcnn.cpp:415]   --->   Operation 156 'ret' 'ret_ln415' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('feat') [8]  (0.000 ns)
	'store' operation ('store_ln377', src/srcnn.cpp:377) of constant 0 on local variable 'feat' [56]  (0.427 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.787ns
The critical path consists of the following:
	'load' operation ('feat', src/srcnn.cpp:377) on local variable 'feat' [59]  (0.000 ns)
	'add' operation ('add_ln387', src/srcnn.cpp:387) [66]  (0.787 ns)

 <State 6>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln387', src/srcnn.cpp:387) to 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_397_6' [131]  (2.024 ns)

 <State 7>: 3.699ns
The critical path consists of the following:
	'load' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_12', src/srcnn.cpp:377) on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3' [90]  (1.237 ns)
	'mux' operation ('tmp', src/srcnn.cpp:377) [92]  (0.427 ns)
	'call' operation ('call_ln389', src/srcnn.cpp:389) to 'conv2_Pipeline_tile_height_loop' [93]  (2.035 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 2.822ns
The critical path consists of the following:
	'or' operation ('or_ln379', src/srcnn.cpp:379) [94]  (0.000 ns)
	'add' operation ('add_ln389_1', src/srcnn.cpp:389) [98]  (0.787 ns)
	'call' operation ('call_ln389', src/srcnn.cpp:389) to 'conv2_Pipeline_tile_height_loop4' [102]  (2.035 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'or' operation ('or_ln382', src/srcnn.cpp:382) [108]  (0.000 ns)
	'getelementptr' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_16', src/srcnn.cpp:377) [111]  (0.000 ns)
	'load' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20', src/srcnn.cpp:377) on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3' [115]  (1.237 ns)

 <State 11>: 3.699ns
The critical path consists of the following:
	'load' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_20', src/srcnn.cpp:377) on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3' [115]  (1.237 ns)
	'mux' operation ('tmp_25', src/srcnn.cpp:377) [117]  (0.427 ns)
	'call' operation ('call_ln389', src/srcnn.cpp:389) to 'conv2_Pipeline_tile_height_loop5' [118]  (2.035 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 2.822ns
The critical path consists of the following:
	'or' operation ('or_ln379_2', src/srcnn.cpp:379) [119]  (0.000 ns)
	'add' operation ('add_ln389_3', src/srcnn.cpp:389) [123]  (0.787 ns)
	'call' operation ('call_ln389', src/srcnn.cpp:389) to 'conv2_Pipeline_tile_height_loop6' [127]  (2.035 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
