<stg><name>conv<1, 16, 18></name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader89

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader89:0  %indvar_flatten16 = phi i13 [ 0, %0 ], [ %add_ln66, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten16"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader89:1  %n_0 = phi i5 [ 0, %0 ], [ %select_ln76_2, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader89:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln67, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader89:3  %x_0 = phi i5 [ 0, %0 ], [ %select_ln81_2, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader89:4  %y_0 = phi i5 [ 0, %0 ], [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader89:5  %icmp_ln66 = icmp eq i13 %indvar_flatten16, -4096

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader89:6  %add_ln66 = add i13 %indvar_flatten16, 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader89:7  br i1 %icmp_ln66, label %1, label %.preheader90.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader90.preheader:0  %n = add i5 1, %n_0

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader90.preheader:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader90.preheader:2  %icmp_ln67 = icmp eq i10 %indvar_flatten, 256

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader90.preheader:3  %select_ln76 = select i1 %icmp_ln67, i5 0, i5 %x_0

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader90.preheader:4  %select_ln76_2 = select i1 %icmp_ln67, i5 %n, i5 %n_0

]]></Node>
<StgValue><ssdm name="select_ln76_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="5">
<![CDATA[
.preheader90.preheader:5  %zext_ln76 = zext i5 %select_ln76_2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader90.preheader:6  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln76_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader90.preheader:7  %sub_ln76 = sub i7 %tmp_s, %zext_ln76

]]></Node>
<StgValue><ssdm name="sub_ln76"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="5">
<![CDATA[
.preheader90.preheader:8  %zext_ln76_60 = zext i5 %select_ln76_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln76_60"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="5">
<![CDATA[
.preheader90.preheader:9  %trunc_ln76 = trunc i5 %select_ln76_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader90.preheader:10  %p_cast7_mid2_v = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln76, i3 0)

]]></Node>
<StgValue><ssdm name="p_cast7_mid2_v"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader90.preheader:11  %or_ln76 = or i7 %p_cast7_mid2_v, 7

]]></Node>
<StgValue><ssdm name="or_ln76"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader90.preheader:12  %xor_ln76_101 = xor i1 %icmp_ln67, true

]]></Node>
<StgValue><ssdm name="xor_ln76_101"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader90.preheader:13  %icmp_ln68 = icmp eq i5 %y_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader90.preheader:14  %and_ln76 = and i1 %icmp_ln68, %xor_ln76_101

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader90.preheader:15  %x = add i5 1, %select_ln76

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader90.preheader:16  %or_ln81 = or i1 %and_ln76, %icmp_ln67

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader90.preheader:17  %select_ln81 = select i1 %or_ln81, i5 0, i5 %y_0

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader90.preheader:18  %select_ln81_2 = select i1 %and_ln76, i5 %x, i5 %select_ln76

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="5">
<![CDATA[
.preheader90.preheader:19  %zext_ln81 = zext i5 %select_ln81_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader90.preheader:20  %tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %select_ln81, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
.preheader90.preheader:21  %zext_ln76_61 = zext i9 %tmp_26 to i10

]]></Node>
<StgValue><ssdm name="zext_ln76_61"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader90.preheader:22  %tmp_27 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln81, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="6">
<![CDATA[
.preheader90.preheader:23  %zext_ln76_62 = zext i6 %tmp_27 to i10

]]></Node>
<StgValue><ssdm name="zext_ln76_62"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader90.preheader:24  %add_ln76_10 = add i10 %zext_ln76_61, %zext_ln76_62

]]></Node>
<StgValue><ssdm name="add_ln76_10"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader90.preheader:25  %add_ln81 = add i10 %zext_ln81, %zext_ln76_61

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
.preheader90.preheader:26  %zext_ln81_2 = zext i10 %add_ln81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader90.preheader:27  %output_addr = getelementptr [256 x i16]* %output_r, i64 0, i64 %zext_ln81_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader90.preheader:28  %y = add i5 1, %select_ln81

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader90.preheader:29  %tmp_28 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %y, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="9">
<![CDATA[
.preheader90.preheader:30  %zext_ln76_63 = zext i9 %tmp_28 to i10

]]></Node>
<StgValue><ssdm name="zext_ln76_63"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader90.preheader:31  %tmp_29 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %y, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="6">
<![CDATA[
.preheader90.preheader:32  %zext_ln76_64 = zext i6 %tmp_29 to i10

]]></Node>
<StgValue><ssdm name="zext_ln76_64"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader90.preheader:33  %add_ln76_12 = add i10 %zext_ln76_63, %zext_ln76_64

]]></Node>
<StgValue><ssdm name="add_ln76_12"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader90.preheader:34  %add_ln76_4 = add i5 2, %select_ln81

]]></Node>
<StgValue><ssdm name="add_ln76_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader90.preheader:35  %tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln76_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="9">
<![CDATA[
.preheader90.preheader:36  %zext_ln76_65 = zext i9 %tmp_30 to i10

]]></Node>
<StgValue><ssdm name="zext_ln76_65"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader90.preheader:37  %tmp_31 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln76_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="6">
<![CDATA[
.preheader90.preheader:38  %zext_ln76_66 = zext i6 %tmp_31 to i10

]]></Node>
<StgValue><ssdm name="zext_ln76_66"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader90.preheader:39  %add_ln76_13 = add i10 %zext_ln76_65, %zext_ln76_66

]]></Node>
<StgValue><ssdm name="add_ln76_13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.preheader:40  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %p_014_0 = phi i4 [ %add_ln700_2, %hls_label_0 ], [ 0, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="p_014_0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %c_0 = phi i2 [ %c, %hls_label_0 ], [ 0, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln70 = icmp eq i2 %c_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %c = add i2 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln70, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="2">
<![CDATA[
hls_label_0:0  %zext_ln70 = zext i2 %c_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:3  %add_ln76 = add i5 %select_ln81_2, %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="5">
<![CDATA[
hls_label_0:4  %zext_ln76_67 = zext i5 %add_ln76 to i10

]]></Node>
<StgValue><ssdm name="zext_ln76_67"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:5  %add_ln76_14 = add i10 %add_ln76_10, %zext_ln76_67

]]></Node>
<StgValue><ssdm name="add_ln76_14"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:6  %zext_ln76_68 = zext i10 %add_ln76_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_68"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:7  %input_addr = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_68

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:8  %add_ln76_15 = add i10 %add_ln76_12, %zext_ln76_67

]]></Node>
<StgValue><ssdm name="add_ln76_15"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:9  %zext_ln76_69 = zext i10 %add_ln76_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_69"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:10  %input_addr_9 = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_69

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:11  %add_ln76_16 = add i10 %add_ln76_13, %zext_ln76_67

]]></Node>
<StgValue><ssdm name="add_ln76_16"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="2">
<![CDATA[
hls_label_0:14  %zext_ln76_71 = zext i2 %c_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln76_71"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:15  %add_ln76_17 = add i7 %sub_ln76, %zext_ln76_71

]]></Node>
<StgValue><ssdm name="add_ln76_17"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="7">
<![CDATA[
hls_label_0:16  %sext_ln76 = sext i7 %add_ln76_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:17  %w_conv1_0_addr = getelementptr [48 x i1]* @w_conv1_0, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="w_conv1_0_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:18  %w_conv1_1_addr = getelementptr [48 x i1]* @w_conv1_1, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="w_conv1_1_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:19  %w_conv1_2_addr = getelementptr [48 x i1]* @w_conv1_2, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="w_conv1_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9">
<![CDATA[
hls_label_0:20  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6">
<![CDATA[
hls_label_0:21  %w_conv1_0_load = load i1* %w_conv1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="9">
<![CDATA[
hls_label_0:25  %input_load_9 = load i1* %input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="6">
<![CDATA[
hls_label_0:26  %w_conv1_1_load = load i1* %w_conv1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_1_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6">
<![CDATA[
hls_label_0:31  %w_conv1_2_load = load i1* %w_conv1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
hls_label_0:12  %zext_ln76_70 = zext i10 %add_ln76_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_70"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:13  %input_addr_10 = getelementptr [324 x i1]* %input_r, i64 0, i64 %zext_ln76_70

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9">
<![CDATA[
hls_label_0:20  %input_load = load i1* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6">
<![CDATA[
hls_label_0:21  %w_conv1_0_load = load i1* %w_conv1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:22  %xor_ln76 = xor i1 %w_conv1_0_load, true

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:23  %xor_ln76_96 = xor i1 %input_load, %xor_ln76

]]></Node>
<StgValue><ssdm name="xor_ln76_96"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="9">
<![CDATA[
hls_label_0:25  %input_load_9 = load i1* %input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="6">
<![CDATA[
hls_label_0:26  %w_conv1_1_load = load i1* %w_conv1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_1_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:27  %xor_ln76_99 = xor i1 %w_conv1_1_load, true

]]></Node>
<StgValue><ssdm name="xor_ln76_99"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:28  %xor_ln76_97 = xor i1 %input_load_9, %xor_ln76_99

]]></Node>
<StgValue><ssdm name="xor_ln76_97"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="9">
<![CDATA[
hls_label_0:30  %input_load_10 = load i1* %input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6">
<![CDATA[
hls_label_0:31  %w_conv1_2_load = load i1* %w_conv1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="w_conv1_2_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:1  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:24  %zext_ln76_53 = zext i1 %xor_ln76_96 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_53"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:29  %zext_ln76_54 = zext i1 %xor_ln76_97 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_54"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="9">
<![CDATA[
hls_label_0:30  %input_load_10 = load i1* %input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:32  %xor_ln76_100 = xor i1 %w_conv1_2_load, true

]]></Node>
<StgValue><ssdm name="xor_ln76_100"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:33  %xor_ln76_98 = xor i1 %input_load_10, %xor_ln76_100

]]></Node>
<StgValue><ssdm name="xor_ln76_98"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:34  %zext_ln700 = zext i1 %xor_ln76_98 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:35  %add_ln700 = add i2 %zext_ln700, %zext_ln76_54

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:36  %add_ln700_48 = add i2 %zext_ln76_53, %add_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="2">
<![CDATA[
hls_label_0:37  %zext_ln700_32 = zext i2 %add_ln700_48 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_32"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0:38  %add_ln700_2 = add i4 %zext_ln700_32, %p_014_0

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:39  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:40  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_014_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %accum_V = add i5 -9, %shl_ln

]]></Node>
<StgValue><ssdm name="accum_V"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %sext_ln895 = sext i5 %accum_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln895"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %icmp_ln895_257 = icmp ugt i7 %p_cast7_mid2_v, %or_ln76

]]></Node>
<StgValue><ssdm name="icmp_ln895_257"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="7">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %zext_ln895 = zext i7 %p_cast7_mid2_v to i8

]]></Node>
<StgValue><ssdm name="zext_ln895"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %zext_ln895_4 = zext i7 %or_ln76 to i8

]]></Node>
<StgValue><ssdm name="zext_ln895_4"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %sub_ln895 = sub i8 %zext_ln895, %zext_ln895_4

]]></Node>
<StgValue><ssdm name="sub_ln895"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %xor_ln895 = xor i8 %zext_ln895, 127

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %sub_ln895_3 = sub i8 %zext_ln895_4, %zext_ln895

]]></Node>
<StgValue><ssdm name="sub_ln895_3"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  %select_ln895 = select i1 %icmp_ln895_257, i8 %sub_ln895, i8 %sub_ln895_3

]]></Node>
<StgValue><ssdm name="select_ln895"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  %select_ln895_3 = select i1 %icmp_ln895_257, i128 85070604466161134390280484529417256959, i128 -10384197261922203880517506433023998

]]></Node>
<StgValue><ssdm name="select_ln895_3"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  %select_ln895_4 = select i1 %icmp_ln895_257, i8 %xor_ln895, i8 %zext_ln895

]]></Node>
<StgValue><ssdm name="select_ln895_4"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  %sub_ln895_4 = sub i8 127, %select_ln895

]]></Node>
<StgValue><ssdm name="sub_ln895_4"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %zext_ln895_5 = zext i8 %select_ln895_4 to i128

]]></Node>
<StgValue><ssdm name="zext_ln895_5"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  %zext_ln895_6 = zext i8 %sub_ln895_4 to i128

]]></Node>
<StgValue><ssdm name="zext_ln895_6"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:15  %lshr_ln895 = lshr i128 %select_ln895_3, %zext_ln895_5

]]></Node>
<StgValue><ssdm name="lshr_ln895"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:16  %lshr_ln895_2 = lshr i128 -1, %zext_ln895_6

]]></Node>
<StgValue><ssdm name="lshr_ln895_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:17  %and_ln895 = and i128 %lshr_ln895, %lshr_ln895_2

]]></Node>
<StgValue><ssdm name="and_ln895"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="128">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %trunc_ln895 = trunc i128 %and_ln895 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln895"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:19  %icmp_ln895 = icmp sgt i8 %sext_ln895, %trunc_ln895

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:23  %add_ln67_2 = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:24  %select_ln67 = select i1 %icmp_ln67, i10 1, i10 %add_ln67_2

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="6" op_3_bw="1">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:21  %tmp = call i16 @_ssdm_op_BitSet.i16.i16.i6.i1(i16 %output_load, i6 %zext_ln76_60, i1 %icmp_ln895)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="16">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:22  store i16 %tmp, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:25  br label %.preheader89

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="153" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="w_conv1_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="w_conv1_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="w_conv1_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="159" from="StgValue_158" to="indvar_flatten16" fromId="158" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln66" to="indvar_flatten16" fromId="8" toId="9">
</dataflow>
<dataflow id="161" from="add_ln66" to="indvar_flatten16" fromId="15" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="br_ln68" to="indvar_flatten16" fromId="138" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="164" from="StgValue_163" to="n_0" fromId="163" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln66" to="n_0" fromId="8" toId="10">
</dataflow>
<dataflow id="166" from="select_ln76_2" to="n_0" fromId="21" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln68" to="n_0" fromId="138" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="169" from="StgValue_168" to="indvar_flatten" fromId="168" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="br_ln66" to="indvar_flatten" fromId="8" toId="11">
</dataflow>
<dataflow id="171" from="select_ln67" to="indvar_flatten" fromId="134" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="br_ln68" to="indvar_flatten" fromId="138" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="173" from="StgValue_163" to="x_0" fromId="163" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="br_ln66" to="x_0" fromId="8" toId="12">
</dataflow>
<dataflow id="175" from="select_ln81_2" to="x_0" fromId="35" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln68" to="x_0" fromId="138" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="177" from="StgValue_163" to="y_0" fromId="163" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln66" to="y_0" fromId="8" toId="13">
</dataflow>
<dataflow id="179" from="y" to="y_0" fromId="45" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln68" to="y_0" fromId="138" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="181" from="indvar_flatten16" to="icmp_ln66" fromId="9" toId="14">
</dataflow>
<dataflow id="183" from="StgValue_182" to="icmp_ln66" fromId="182" toId="14">
</dataflow>
<dataflow id="184" from="indvar_flatten16" to="add_ln66" fromId="9" toId="15">
</dataflow>
<dataflow id="186" from="StgValue_185" to="add_ln66" fromId="185" toId="15">
</dataflow>
<dataflow id="187" from="icmp_ln66" to="br_ln66" fromId="14" toId="16">
</dataflow>
<dataflow id="189" from="StgValue_188" to="n" fromId="188" toId="17">
</dataflow>
<dataflow id="190" from="n_0" to="n" fromId="10" toId="17">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="191" toId="18">
</dataflow>
<dataflow id="194" from="StgValue_193" to="empty_28" fromId="193" toId="18">
</dataflow>
<dataflow id="195" from="StgValue_193" to="empty_28" fromId="193" toId="18">
</dataflow>
<dataflow id="196" from="StgValue_193" to="empty_28" fromId="193" toId="18">
</dataflow>
<dataflow id="197" from="indvar_flatten" to="icmp_ln67" fromId="11" toId="19">
</dataflow>
<dataflow id="199" from="StgValue_198" to="icmp_ln67" fromId="198" toId="19">
</dataflow>
<dataflow id="200" from="icmp_ln67" to="select_ln76" fromId="19" toId="20">
</dataflow>
<dataflow id="201" from="StgValue_163" to="select_ln76" fromId="163" toId="20">
</dataflow>
<dataflow id="202" from="x_0" to="select_ln76" fromId="12" toId="20">
</dataflow>
<dataflow id="203" from="icmp_ln67" to="select_ln76_2" fromId="19" toId="21">
</dataflow>
<dataflow id="204" from="n" to="select_ln76_2" fromId="17" toId="21">
</dataflow>
<dataflow id="205" from="n_0" to="select_ln76_2" fromId="10" toId="21">
</dataflow>
<dataflow id="206" from="select_ln76_2" to="zext_ln76" fromId="21" toId="22">
</dataflow>
<dataflow id="208" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_s" fromId="207" toId="23">
</dataflow>
<dataflow id="209" from="select_ln76_2" to="tmp_s" fromId="21" toId="23">
</dataflow>
<dataflow id="211" from="StgValue_210" to="tmp_s" fromId="210" toId="23">
</dataflow>
<dataflow id="212" from="tmp_s" to="sub_ln76" fromId="23" toId="24">
</dataflow>
<dataflow id="213" from="zext_ln76" to="sub_ln76" fromId="22" toId="24">
</dataflow>
<dataflow id="214" from="select_ln76_2" to="zext_ln76_60" fromId="21" toId="25">
</dataflow>
<dataflow id="215" from="select_ln76_2" to="trunc_ln76" fromId="21" toId="26">
</dataflow>
<dataflow id="217" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="p_cast7_mid2_v" fromId="216" toId="27">
</dataflow>
<dataflow id="218" from="trunc_ln76" to="p_cast7_mid2_v" fromId="26" toId="27">
</dataflow>
<dataflow id="220" from="StgValue_219" to="p_cast7_mid2_v" fromId="219" toId="27">
</dataflow>
<dataflow id="221" from="p_cast7_mid2_v" to="or_ln76" fromId="27" toId="28">
</dataflow>
<dataflow id="223" from="StgValue_222" to="or_ln76" fromId="222" toId="28">
</dataflow>
<dataflow id="224" from="icmp_ln67" to="xor_ln76_101" fromId="19" toId="29">
</dataflow>
<dataflow id="226" from="StgValue_225" to="xor_ln76_101" fromId="225" toId="29">
</dataflow>
<dataflow id="227" from="y_0" to="icmp_ln68" fromId="13" toId="30">
</dataflow>
<dataflow id="229" from="StgValue_228" to="icmp_ln68" fromId="228" toId="30">
</dataflow>
<dataflow id="230" from="icmp_ln68" to="and_ln76" fromId="30" toId="31">
</dataflow>
<dataflow id="231" from="xor_ln76_101" to="and_ln76" fromId="29" toId="31">
</dataflow>
<dataflow id="232" from="StgValue_188" to="x" fromId="188" toId="32">
</dataflow>
<dataflow id="233" from="select_ln76" to="x" fromId="20" toId="32">
</dataflow>
<dataflow id="234" from="and_ln76" to="or_ln81" fromId="31" toId="33">
</dataflow>
<dataflow id="235" from="icmp_ln67" to="or_ln81" fromId="19" toId="33">
</dataflow>
<dataflow id="236" from="or_ln81" to="select_ln81" fromId="33" toId="34">
</dataflow>
<dataflow id="237" from="StgValue_163" to="select_ln81" fromId="163" toId="34">
</dataflow>
<dataflow id="238" from="y_0" to="select_ln81" fromId="13" toId="34">
</dataflow>
<dataflow id="239" from="and_ln76" to="select_ln81_2" fromId="31" toId="35">
</dataflow>
<dataflow id="240" from="x" to="select_ln81_2" fromId="32" toId="35">
</dataflow>
<dataflow id="241" from="select_ln76" to="select_ln81_2" fromId="20" toId="35">
</dataflow>
<dataflow id="242" from="select_ln81_2" to="zext_ln81" fromId="35" toId="36">
</dataflow>
<dataflow id="244" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_26" fromId="243" toId="37">
</dataflow>
<dataflow id="245" from="select_ln81" to="tmp_26" fromId="34" toId="37">
</dataflow>
<dataflow id="247" from="StgValue_246" to="tmp_26" fromId="246" toId="37">
</dataflow>
<dataflow id="248" from="tmp_26" to="zext_ln76_61" fromId="37" toId="38">
</dataflow>
<dataflow id="250" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_27" fromId="249" toId="39">
</dataflow>
<dataflow id="251" from="select_ln81" to="tmp_27" fromId="34" toId="39">
</dataflow>
<dataflow id="253" from="StgValue_252" to="tmp_27" fromId="252" toId="39">
</dataflow>
<dataflow id="254" from="tmp_27" to="zext_ln76_62" fromId="39" toId="40">
</dataflow>
<dataflow id="255" from="zext_ln76_61" to="add_ln76_10" fromId="38" toId="41">
</dataflow>
<dataflow id="256" from="zext_ln76_62" to="add_ln76_10" fromId="40" toId="41">
</dataflow>
<dataflow id="257" from="zext_ln81" to="add_ln81" fromId="36" toId="42">
</dataflow>
<dataflow id="258" from="zext_ln76_61" to="add_ln81" fromId="38" toId="42">
</dataflow>
<dataflow id="259" from="add_ln81" to="zext_ln81_2" fromId="42" toId="43">
</dataflow>
<dataflow id="260" from="output_r" to="output_addr" fromId="154" toId="44">
</dataflow>
<dataflow id="262" from="StgValue_261" to="output_addr" fromId="261" toId="44">
</dataflow>
<dataflow id="263" from="zext_ln81_2" to="output_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="264" from="StgValue_188" to="y" fromId="188" toId="45">
</dataflow>
<dataflow id="265" from="select_ln81" to="y" fromId="34" toId="45">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_28" fromId="243" toId="46">
</dataflow>
<dataflow id="267" from="y" to="tmp_28" fromId="45" toId="46">
</dataflow>
<dataflow id="268" from="StgValue_246" to="tmp_28" fromId="246" toId="46">
</dataflow>
<dataflow id="269" from="tmp_28" to="zext_ln76_63" fromId="46" toId="47">
</dataflow>
<dataflow id="270" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_29" fromId="249" toId="48">
</dataflow>
<dataflow id="271" from="y" to="tmp_29" fromId="45" toId="48">
</dataflow>
<dataflow id="272" from="StgValue_252" to="tmp_29" fromId="252" toId="48">
</dataflow>
<dataflow id="273" from="tmp_29" to="zext_ln76_64" fromId="48" toId="49">
</dataflow>
<dataflow id="274" from="zext_ln76_63" to="add_ln76_12" fromId="47" toId="50">
</dataflow>
<dataflow id="275" from="zext_ln76_64" to="add_ln76_12" fromId="49" toId="50">
</dataflow>
<dataflow id="277" from="StgValue_276" to="add_ln76_4" fromId="276" toId="51">
</dataflow>
<dataflow id="278" from="select_ln81" to="add_ln76_4" fromId="34" toId="51">
</dataflow>
<dataflow id="279" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_30" fromId="243" toId="52">
</dataflow>
<dataflow id="280" from="add_ln76_4" to="tmp_30" fromId="51" toId="52">
</dataflow>
<dataflow id="281" from="StgValue_246" to="tmp_30" fromId="246" toId="52">
</dataflow>
<dataflow id="282" from="tmp_30" to="zext_ln76_65" fromId="52" toId="53">
</dataflow>
<dataflow id="283" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_31" fromId="249" toId="54">
</dataflow>
<dataflow id="284" from="add_ln76_4" to="tmp_31" fromId="51" toId="54">
</dataflow>
<dataflow id="285" from="StgValue_252" to="tmp_31" fromId="252" toId="54">
</dataflow>
<dataflow id="286" from="tmp_31" to="zext_ln76_66" fromId="54" toId="55">
</dataflow>
<dataflow id="287" from="zext_ln76_65" to="add_ln76_13" fromId="53" toId="56">
</dataflow>
<dataflow id="288" from="zext_ln76_66" to="add_ln76_13" fromId="55" toId="56">
</dataflow>
<dataflow id="289" from="add_ln700_2" to="p_014_0" fromId="109" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="290" from="br_ln70" to="p_014_0" fromId="111" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="291" from="StgValue_246" to="p_014_0" fromId="246" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="292" from="br_ln70" to="p_014_0" fromId="57" toId="59">
</dataflow>
<dataflow id="293" from="c" to="c_0" fromId="63" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="294" from="br_ln70" to="c_0" fromId="111" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="295" from="StgValue_210" to="c_0" fromId="210" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="296" from="br_ln70" to="c_0" fromId="57" toId="60">
</dataflow>
<dataflow id="297" from="c_0" to="icmp_ln70" fromId="60" toId="61">
</dataflow>
<dataflow id="299" from="StgValue_298" to="icmp_ln70" fromId="298" toId="61">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="191" toId="62">
</dataflow>
<dataflow id="302" from="StgValue_301" to="empty" fromId="301" toId="62">
</dataflow>
<dataflow id="303" from="StgValue_301" to="empty" fromId="301" toId="62">
</dataflow>
<dataflow id="304" from="StgValue_301" to="empty" fromId="301" toId="62">
</dataflow>
<dataflow id="305" from="c_0" to="c" fromId="60" toId="63">
</dataflow>
<dataflow id="307" from="StgValue_306" to="c" fromId="306" toId="63">
</dataflow>
<dataflow id="308" from="icmp_ln70" to="br_ln70" fromId="61" toId="64">
</dataflow>
<dataflow id="309" from="c_0" to="zext_ln70" fromId="60" toId="65">
</dataflow>
<dataflow id="310" from="select_ln81_2" to="add_ln76" fromId="35" toId="66">
</dataflow>
<dataflow id="311" from="zext_ln70" to="add_ln76" fromId="65" toId="66">
</dataflow>
<dataflow id="312" from="add_ln76" to="zext_ln76_67" fromId="66" toId="67">
</dataflow>
<dataflow id="313" from="add_ln76_10" to="add_ln76_14" fromId="41" toId="68">
</dataflow>
<dataflow id="314" from="zext_ln76_67" to="add_ln76_14" fromId="67" toId="68">
</dataflow>
<dataflow id="315" from="add_ln76_14" to="zext_ln76_68" fromId="68" toId="69">
</dataflow>
<dataflow id="316" from="input_r" to="input_addr" fromId="153" toId="70">
</dataflow>
<dataflow id="317" from="StgValue_261" to="input_addr" fromId="261" toId="70">
</dataflow>
<dataflow id="318" from="zext_ln76_68" to="input_addr" fromId="69" toId="70">
</dataflow>
<dataflow id="319" from="add_ln76_12" to="add_ln76_15" fromId="50" toId="71">
</dataflow>
<dataflow id="320" from="zext_ln76_67" to="add_ln76_15" fromId="67" toId="71">
</dataflow>
<dataflow id="321" from="add_ln76_15" to="zext_ln76_69" fromId="71" toId="72">
</dataflow>
<dataflow id="322" from="input_r" to="input_addr_9" fromId="153" toId="73">
</dataflow>
<dataflow id="323" from="StgValue_261" to="input_addr_9" fromId="261" toId="73">
</dataflow>
<dataflow id="324" from="zext_ln76_69" to="input_addr_9" fromId="72" toId="73">
</dataflow>
<dataflow id="325" from="add_ln76_13" to="add_ln76_16" fromId="56" toId="74">
</dataflow>
<dataflow id="326" from="zext_ln76_67" to="add_ln76_16" fromId="67" toId="74">
</dataflow>
<dataflow id="327" from="c_0" to="zext_ln76_71" fromId="60" toId="75">
</dataflow>
<dataflow id="328" from="sub_ln76" to="add_ln76_17" fromId="24" toId="76">
</dataflow>
<dataflow id="329" from="zext_ln76_71" to="add_ln76_17" fromId="75" toId="76">
</dataflow>
<dataflow id="330" from="add_ln76_17" to="sext_ln76" fromId="76" toId="77">
</dataflow>
<dataflow id="331" from="w_conv1_0" to="w_conv1_0_addr" fromId="155" toId="78">
</dataflow>
<dataflow id="332" from="StgValue_261" to="w_conv1_0_addr" fromId="261" toId="78">
</dataflow>
<dataflow id="333" from="sext_ln76" to="w_conv1_0_addr" fromId="77" toId="78">
</dataflow>
<dataflow id="334" from="w_conv1_1" to="w_conv1_1_addr" fromId="156" toId="79">
</dataflow>
<dataflow id="335" from="StgValue_261" to="w_conv1_1_addr" fromId="261" toId="79">
</dataflow>
<dataflow id="336" from="sext_ln76" to="w_conv1_1_addr" fromId="77" toId="79">
</dataflow>
<dataflow id="337" from="w_conv1_2" to="w_conv1_2_addr" fromId="157" toId="80">
</dataflow>
<dataflow id="338" from="StgValue_261" to="w_conv1_2_addr" fromId="261" toId="80">
</dataflow>
<dataflow id="339" from="sext_ln76" to="w_conv1_2_addr" fromId="77" toId="80">
</dataflow>
<dataflow id="340" from="input_addr" to="input_load" fromId="70" toId="81">
</dataflow>
<dataflow id="341" from="w_conv1_0_addr" to="w_conv1_0_load" fromId="78" toId="82">
</dataflow>
<dataflow id="342" from="input_addr_9" to="input_load_9" fromId="73" toId="83">
</dataflow>
<dataflow id="343" from="w_conv1_1_addr" to="w_conv1_1_load" fromId="79" toId="84">
</dataflow>
<dataflow id="344" from="w_conv1_2_addr" to="w_conv1_2_load" fromId="80" toId="85">
</dataflow>
<dataflow id="345" from="add_ln76_16" to="zext_ln76_70" fromId="74" toId="86">
</dataflow>
<dataflow id="346" from="input_r" to="input_addr_10" fromId="153" toId="87">
</dataflow>
<dataflow id="347" from="StgValue_261" to="input_addr_10" fromId="261" toId="87">
</dataflow>
<dataflow id="348" from="zext_ln76_70" to="input_addr_10" fromId="86" toId="87">
</dataflow>
<dataflow id="349" from="input_addr" to="input_load" fromId="70" toId="88">
</dataflow>
<dataflow id="350" from="w_conv1_0_addr" to="w_conv1_0_load" fromId="78" toId="89">
</dataflow>
<dataflow id="351" from="w_conv1_0_load" to="xor_ln76" fromId="89" toId="90">
</dataflow>
<dataflow id="352" from="StgValue_225" to="xor_ln76" fromId="225" toId="90">
</dataflow>
<dataflow id="353" from="input_load" to="xor_ln76_96" fromId="88" toId="91">
</dataflow>
<dataflow id="354" from="xor_ln76" to="xor_ln76_96" fromId="90" toId="91">
</dataflow>
<dataflow id="355" from="input_addr_9" to="input_load_9" fromId="73" toId="92">
</dataflow>
<dataflow id="356" from="w_conv1_1_addr" to="w_conv1_1_load" fromId="79" toId="93">
</dataflow>
<dataflow id="357" from="w_conv1_1_load" to="xor_ln76_99" fromId="93" toId="94">
</dataflow>
<dataflow id="358" from="StgValue_225" to="xor_ln76_99" fromId="225" toId="94">
</dataflow>
<dataflow id="359" from="input_load_9" to="xor_ln76_97" fromId="92" toId="95">
</dataflow>
<dataflow id="360" from="xor_ln76_99" to="xor_ln76_97" fromId="94" toId="95">
</dataflow>
<dataflow id="361" from="input_addr_10" to="input_load_10" fromId="87" toId="96">
</dataflow>
<dataflow id="362" from="w_conv1_2_addr" to="w_conv1_2_load" fromId="80" toId="97">
</dataflow>
<dataflow id="364" from="_ssdm_op_SpecRegionBegin" to="tmp_32" fromId="363" toId="98">
</dataflow>
<dataflow id="366" from="p_str23" to="tmp_32" fromId="365" toId="98">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecPipeline" to="specpipeline_ln71" fromId="367" toId="99">
</dataflow>
<dataflow id="370" from="StgValue_369" to="specpipeline_ln71" fromId="369" toId="99">
</dataflow>
<dataflow id="372" from="StgValue_371" to="specpipeline_ln71" fromId="371" toId="99">
</dataflow>
<dataflow id="373" from="StgValue_371" to="specpipeline_ln71" fromId="371" toId="99">
</dataflow>
<dataflow id="375" from="StgValue_374" to="specpipeline_ln71" fromId="374" toId="99">
</dataflow>
<dataflow id="377" from="p_str7" to="specpipeline_ln71" fromId="376" toId="99">
</dataflow>
<dataflow id="378" from="xor_ln76_96" to="zext_ln76_53" fromId="91" toId="100">
</dataflow>
<dataflow id="379" from="xor_ln76_97" to="zext_ln76_54" fromId="95" toId="101">
</dataflow>
<dataflow id="380" from="input_addr_10" to="input_load_10" fromId="87" toId="102">
</dataflow>
<dataflow id="381" from="w_conv1_2_load" to="xor_ln76_100" fromId="97" toId="103">
</dataflow>
<dataflow id="382" from="StgValue_225" to="xor_ln76_100" fromId="225" toId="103">
</dataflow>
<dataflow id="383" from="input_load_10" to="xor_ln76_98" fromId="102" toId="104">
</dataflow>
<dataflow id="384" from="xor_ln76_100" to="xor_ln76_98" fromId="103" toId="104">
</dataflow>
<dataflow id="385" from="xor_ln76_98" to="zext_ln700" fromId="104" toId="105">
</dataflow>
<dataflow id="386" from="zext_ln700" to="add_ln700" fromId="105" toId="106">
</dataflow>
<dataflow id="387" from="zext_ln76_54" to="add_ln700" fromId="101" toId="106">
</dataflow>
<dataflow id="388" from="zext_ln76_53" to="add_ln700_48" fromId="100" toId="107">
</dataflow>
<dataflow id="389" from="add_ln700" to="add_ln700_48" fromId="106" toId="107">
</dataflow>
<dataflow id="390" from="add_ln700_48" to="zext_ln700_32" fromId="107" toId="108">
</dataflow>
<dataflow id="391" from="zext_ln700_32" to="add_ln700_2" fromId="108" toId="109">
</dataflow>
<dataflow id="392" from="p_014_0" to="add_ln700_2" fromId="59" toId="109">
</dataflow>
<dataflow id="394" from="_ssdm_op_SpecRegionEnd" to="empty_27" fromId="393" toId="110">
</dataflow>
<dataflow id="395" from="p_str23" to="empty_27" fromId="365" toId="110">
</dataflow>
<dataflow id="396" from="tmp_32" to="empty_27" fromId="98" toId="110">
</dataflow>
<dataflow id="398" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln" fromId="397" toId="112">
</dataflow>
<dataflow id="399" from="p_014_0" to="shl_ln" fromId="59" toId="112">
</dataflow>
<dataflow id="400" from="StgValue_252" to="shl_ln" fromId="252" toId="112">
</dataflow>
<dataflow id="402" from="StgValue_401" to="accum_V" fromId="401" toId="113">
</dataflow>
<dataflow id="403" from="shl_ln" to="accum_V" fromId="112" toId="113">
</dataflow>
<dataflow id="404" from="accum_V" to="sext_ln895" fromId="113" toId="114">
</dataflow>
<dataflow id="405" from="p_cast7_mid2_v" to="icmp_ln895_257" fromId="27" toId="115">
</dataflow>
<dataflow id="406" from="or_ln76" to="icmp_ln895_257" fromId="28" toId="115">
</dataflow>
<dataflow id="407" from="p_cast7_mid2_v" to="zext_ln895" fromId="27" toId="116">
</dataflow>
<dataflow id="408" from="or_ln76" to="zext_ln895_4" fromId="28" toId="117">
</dataflow>
<dataflow id="409" from="zext_ln895" to="sub_ln895" fromId="116" toId="118">
</dataflow>
<dataflow id="410" from="zext_ln895_4" to="sub_ln895" fromId="117" toId="118">
</dataflow>
<dataflow id="411" from="zext_ln895" to="xor_ln895" fromId="116" toId="119">
</dataflow>
<dataflow id="413" from="StgValue_412" to="xor_ln895" fromId="412" toId="119">
</dataflow>
<dataflow id="414" from="zext_ln895_4" to="sub_ln895_3" fromId="117" toId="120">
</dataflow>
<dataflow id="415" from="zext_ln895" to="sub_ln895_3" fromId="116" toId="120">
</dataflow>
<dataflow id="416" from="icmp_ln895_257" to="select_ln895" fromId="115" toId="121">
</dataflow>
<dataflow id="417" from="sub_ln895" to="select_ln895" fromId="118" toId="121">
</dataflow>
<dataflow id="418" from="sub_ln895_3" to="select_ln895" fromId="120" toId="121">
</dataflow>
<dataflow id="419" from="icmp_ln895_257" to="select_ln895_3" fromId="115" toId="122">
</dataflow>
<dataflow id="421" from="StgValue_420" to="select_ln895_3" fromId="420" toId="122">
</dataflow>
<dataflow id="423" from="StgValue_422" to="select_ln895_3" fromId="422" toId="122">
</dataflow>
<dataflow id="424" from="icmp_ln895_257" to="select_ln895_4" fromId="115" toId="123">
</dataflow>
<dataflow id="425" from="xor_ln895" to="select_ln895_4" fromId="119" toId="123">
</dataflow>
<dataflow id="426" from="zext_ln895" to="select_ln895_4" fromId="116" toId="123">
</dataflow>
<dataflow id="427" from="StgValue_412" to="sub_ln895_4" fromId="412" toId="124">
</dataflow>
<dataflow id="428" from="select_ln895" to="sub_ln895_4" fromId="121" toId="124">
</dataflow>
<dataflow id="429" from="select_ln895_4" to="zext_ln895_5" fromId="123" toId="125">
</dataflow>
<dataflow id="430" from="sub_ln895_4" to="zext_ln895_6" fromId="124" toId="126">
</dataflow>
<dataflow id="431" from="select_ln895_3" to="lshr_ln895" fromId="122" toId="127">
</dataflow>
<dataflow id="432" from="zext_ln895_5" to="lshr_ln895" fromId="125" toId="127">
</dataflow>
<dataflow id="434" from="StgValue_433" to="lshr_ln895_2" fromId="433" toId="128">
</dataflow>
<dataflow id="435" from="zext_ln895_6" to="lshr_ln895_2" fromId="126" toId="128">
</dataflow>
<dataflow id="436" from="lshr_ln895" to="and_ln895" fromId="127" toId="129">
</dataflow>
<dataflow id="437" from="lshr_ln895_2" to="and_ln895" fromId="128" toId="129">
</dataflow>
<dataflow id="438" from="and_ln895" to="trunc_ln895" fromId="129" toId="130">
</dataflow>
<dataflow id="439" from="sext_ln895" to="icmp_ln895" fromId="114" toId="131">
</dataflow>
<dataflow id="440" from="trunc_ln895" to="icmp_ln895" fromId="130" toId="131">
</dataflow>
<dataflow id="441" from="output_addr" to="output_load" fromId="44" toId="132">
</dataflow>
<dataflow id="443" from="StgValue_442" to="add_ln67_2" fromId="442" toId="133">
</dataflow>
<dataflow id="444" from="indvar_flatten" to="add_ln67_2" fromId="11" toId="133">
</dataflow>
<dataflow id="445" from="icmp_ln67" to="select_ln67" fromId="19" toId="134">
</dataflow>
<dataflow id="446" from="StgValue_442" to="select_ln67" fromId="442" toId="134">
</dataflow>
<dataflow id="447" from="add_ln67_2" to="select_ln67" fromId="133" toId="134">
</dataflow>
<dataflow id="448" from="output_addr" to="output_load" fromId="44" toId="135">
</dataflow>
<dataflow id="450" from="_ssdm_op_BitSet.i16.i16.i6.i1" to="tmp" fromId="449" toId="136">
</dataflow>
<dataflow id="451" from="output_load" to="tmp" fromId="135" toId="136">
</dataflow>
<dataflow id="452" from="zext_ln76_60" to="tmp" fromId="25" toId="136">
</dataflow>
<dataflow id="453" from="icmp_ln895" to="tmp" fromId="131" toId="136">
</dataflow>
<dataflow id="454" from="tmp" to="store_ln81" fromId="136" toId="137">
</dataflow>
<dataflow id="455" from="output_addr" to="store_ln81" fromId="44" toId="137">
</dataflow>
<dataflow id="456" from="icmp_ln66" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="457" from="icmp_ln70" to="StgValue_3" fromId="61" toId="3">
</dataflow>
<dataflow id="458" from="icmp_ln70" to="StgValue_4" fromId="61" toId="4">
</dataflow>
<dataflow id="459" from="icmp_ln70" to="StgValue_5" fromId="61" toId="5">
</dataflow>
<dataflow id="460" from="icmp_ln67" to="StgValue_6" fromId="19" toId="6">
</dataflow>
<dataflow id="461" from="icmp_ln66" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="462" from="icmp_ln66" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="463" from="icmp_ln66" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
