
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549842 heartbeat IPC: 3.92181 cumulative IPC: 3.92181 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242354 heartbeat IPC: 3.714 cumulative IPC: 3.81508 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005880 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 1 min 16 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005880 (Simulation time: 0 hr 1 min 16 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 59697081 heartbeat IPC: 0.193456 cumulative IPC: 0.193456 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 111049907 heartbeat IPC: 0.194731 cumulative IPC: 0.194092 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 160937714 heartbeat IPC: 0.20045 cumulative IPC: 0.196166 (Simulation time: 0 hr 3 min 38 sec) 
Finished CPU 0 instructions: 30000004 cycles: 152931835 cumulative IPC: 0.196166 (Simulation time: 0 hr 3 min 38 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.196166 instructions: 30000004 cycles: 152931835
cpu0_DTLB TOTAL     ACCESS:    7972120  HIT:    6394378  MISS:    1577742
cpu0_DTLB LOAD      ACCESS:    7865603  HIT:    6287861  MISS:    1577742
cpu0_DTLB RFO       ACCESS:     106517  HIT:     106517  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74466 cycles
cpu0_ITLB TOTAL     ACCESS:    3234564  HIT:    3234564  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3234564  HIT:    3234564  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577742  HIT:    1575404  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577742  HIT:    1575404  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.218 cycles
cpu0_L1D TOTAL     ACCESS:    6566877  HIT:    4179866  MISS:    2387011
cpu0_L1D LOAD      ACCESS:    6457607  HIT:    4072776  MISS:    2384831
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        158  MISS:       2180
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 107.108 cycles
cpu0_L2C TOTAL     ACCESS:    2474970  HIT:     821414  MISS:    1653556
cpu0_L2C LOAD      ACCESS:    2384831  HIT:     731400  MISS:    1653431
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2180  HIT:       2074  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 138.395 cycles
LLC TOTAL     ACCESS:    1741207  HIT:     797584  MISS:     943623
LLC LOAD      ACCESS:    1653431  HIT:     755863  MISS:     897568
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87670  HIT:      41615  MISS:      46055
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 205.718 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      67429  ROW_BUFFER_MISS:     830084
 DBUS AVG_CONGESTED_CYCLE:    3.88824
 WQ ROW_BUFFER_HIT:      24325  ROW_BUFFER_MISS:      21722  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6417
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

