
MRM5-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c730  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000938  0800c7e8  0800c7e8  0000d7e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d120  0800d120  0000f1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d120  0800d120  0000e120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d128  0800d128  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d128  0800d128  0000e128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d12c  0800d12c  0000e12c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d130  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000554  200001d8  0800d308  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000072c  0800d308  0000f72c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000203dd  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041aa  00000000  00000000  0002f5dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000eed5  00000000  00000000  00033787  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011b8  00000000  00000000  00042660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000019a5  00000000  00000000  00043818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a94b  00000000  00000000  000451bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022880  00000000  00000000  0005fb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a83cb  00000000  00000000  00082388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012a753  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004810  00000000  00000000  0012a798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  0012efa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001d8 	.word	0x200001d8
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800c7d0 	.word	0x0800c7d0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001dc 	.word	0x200001dc
 80000fc:	0800c7d0 	.word	0x0800c7d0

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			@ (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	@ 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	@ 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	@ 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f002 f815 	bl	8002464 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 ff55 	bl	80022f4 <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f002 f807 	bl	8002464 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fffd 	bl	8002464 <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f001 ff7f 	bl	800237c <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f001 ff75 	bl	800237c <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_cfrcmple>:
 80004a0:	4684      	mov	ip, r0
 80004a2:	0008      	movs	r0, r1
 80004a4:	4661      	mov	r1, ip
 80004a6:	e7ff      	b.n	80004a8 <__aeabi_cfcmpeq>

080004a8 <__aeabi_cfcmpeq>:
 80004a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004aa:	f000 fcc7 	bl	8000e3c <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	d401      	bmi.n	80004b6 <__aeabi_cfcmpeq+0xe>
 80004b2:	2100      	movs	r1, #0
 80004b4:	42c8      	cmn	r0, r1
 80004b6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004b8 <__aeabi_fcmpeq>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 fc47 	bl	8000d4c <__eqsf2>
 80004be:	4240      	negs	r0, r0
 80004c0:	3001      	adds	r0, #1
 80004c2:	bd10      	pop	{r4, pc}

080004c4 <__aeabi_fcmplt>:
 80004c4:	b510      	push	{r4, lr}
 80004c6:	f000 fcb9 	bl	8000e3c <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	db01      	blt.n	80004d2 <__aeabi_fcmplt+0xe>
 80004ce:	2000      	movs	r0, #0
 80004d0:	bd10      	pop	{r4, pc}
 80004d2:	2001      	movs	r0, #1
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	46c0      	nop			@ (mov r8, r8)

080004d8 <__aeabi_fcmple>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fcaf 	bl	8000e3c <__lesf2>
 80004de:	2800      	cmp	r0, #0
 80004e0:	dd01      	ble.n	80004e6 <__aeabi_fcmple+0xe>
 80004e2:	2000      	movs	r0, #0
 80004e4:	bd10      	pop	{r4, pc}
 80004e6:	2001      	movs	r0, #1
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	46c0      	nop			@ (mov r8, r8)

080004ec <__aeabi_fcmpgt>:
 80004ec:	b510      	push	{r4, lr}
 80004ee:	f000 fc55 	bl	8000d9c <__gesf2>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	dc01      	bgt.n	80004fa <__aeabi_fcmpgt+0xe>
 80004f6:	2000      	movs	r0, #0
 80004f8:	bd10      	pop	{r4, pc}
 80004fa:	2001      	movs	r0, #1
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)

08000500 <__aeabi_fcmpge>:
 8000500:	b510      	push	{r4, lr}
 8000502:	f000 fc4b 	bl	8000d9c <__gesf2>
 8000506:	2800      	cmp	r0, #0
 8000508:	da01      	bge.n	800050e <__aeabi_fcmpge+0xe>
 800050a:	2000      	movs	r0, #0
 800050c:	bd10      	pop	{r4, pc}
 800050e:	2001      	movs	r0, #1
 8000510:	bd10      	pop	{r4, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)

08000514 <__aeabi_uldivmod>:
 8000514:	2b00      	cmp	r3, #0
 8000516:	d111      	bne.n	800053c <__aeabi_uldivmod+0x28>
 8000518:	2a00      	cmp	r2, #0
 800051a:	d10f      	bne.n	800053c <__aeabi_uldivmod+0x28>
 800051c:	2900      	cmp	r1, #0
 800051e:	d100      	bne.n	8000522 <__aeabi_uldivmod+0xe>
 8000520:	2800      	cmp	r0, #0
 8000522:	d002      	beq.n	800052a <__aeabi_uldivmod+0x16>
 8000524:	2100      	movs	r1, #0
 8000526:	43c9      	mvns	r1, r1
 8000528:	0008      	movs	r0, r1
 800052a:	b407      	push	{r0, r1, r2}
 800052c:	4802      	ldr	r0, [pc, #8]	@ (8000538 <__aeabi_uldivmod+0x24>)
 800052e:	a102      	add	r1, pc, #8	@ (adr r1, 8000538 <__aeabi_uldivmod+0x24>)
 8000530:	1840      	adds	r0, r0, r1
 8000532:	9002      	str	r0, [sp, #8]
 8000534:	bd03      	pop	{r0, r1, pc}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	fffffee9 	.word	0xfffffee9
 800053c:	b403      	push	{r0, r1}
 800053e:	4668      	mov	r0, sp
 8000540:	b501      	push	{r0, lr}
 8000542:	9802      	ldr	r0, [sp, #8]
 8000544:	f000 f88c 	bl	8000660 <__udivmoddi4>
 8000548:	9b01      	ldr	r3, [sp, #4]
 800054a:	469e      	mov	lr, r3
 800054c:	b002      	add	sp, #8
 800054e:	bc0c      	pop	{r2, r3}
 8000550:	4770      	bx	lr
 8000552:	46c0      	nop			@ (mov r8, r8)

08000554 <__aeabi_f2uiz>:
 8000554:	219e      	movs	r1, #158	@ 0x9e
 8000556:	b510      	push	{r4, lr}
 8000558:	05c9      	lsls	r1, r1, #23
 800055a:	1c04      	adds	r4, r0, #0
 800055c:	f7ff ffd0 	bl	8000500 <__aeabi_fcmpge>
 8000560:	2800      	cmp	r0, #0
 8000562:	d103      	bne.n	800056c <__aeabi_f2uiz+0x18>
 8000564:	1c20      	adds	r0, r4, #0
 8000566:	f000 ff99 	bl	800149c <__aeabi_f2iz>
 800056a:	bd10      	pop	{r4, pc}
 800056c:	219e      	movs	r1, #158	@ 0x9e
 800056e:	1c20      	adds	r0, r4, #0
 8000570:	05c9      	lsls	r1, r1, #23
 8000572:	f000 fdef 	bl	8001154 <__aeabi_fsub>
 8000576:	f000 ff91 	bl	800149c <__aeabi_f2iz>
 800057a:	2380      	movs	r3, #128	@ 0x80
 800057c:	061b      	lsls	r3, r3, #24
 800057e:	469c      	mov	ip, r3
 8000580:	4460      	add	r0, ip
 8000582:	e7f2      	b.n	800056a <__aeabi_f2uiz+0x16>

08000584 <__aeabi_d2uiz>:
 8000584:	b570      	push	{r4, r5, r6, lr}
 8000586:	2200      	movs	r2, #0
 8000588:	4b0c      	ldr	r3, [pc, #48]	@ (80005bc <__aeabi_d2uiz+0x38>)
 800058a:	0004      	movs	r4, r0
 800058c:	000d      	movs	r5, r1
 800058e:	f7ff ff7d 	bl	800048c <__aeabi_dcmpge>
 8000592:	2800      	cmp	r0, #0
 8000594:	d104      	bne.n	80005a0 <__aeabi_d2uiz+0x1c>
 8000596:	0020      	movs	r0, r4
 8000598:	0029      	movs	r1, r5
 800059a:	f002 fe5b 	bl	8003254 <__aeabi_d2iz>
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	4b06      	ldr	r3, [pc, #24]	@ (80005bc <__aeabi_d2uiz+0x38>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	0020      	movs	r0, r4
 80005a6:	0029      	movs	r1, r5
 80005a8:	f002 fa96 	bl	8002ad8 <__aeabi_dsub>
 80005ac:	f002 fe52 	bl	8003254 <__aeabi_d2iz>
 80005b0:	2380      	movs	r3, #128	@ 0x80
 80005b2:	061b      	lsls	r3, r3, #24
 80005b4:	469c      	mov	ip, r3
 80005b6:	4460      	add	r0, ip
 80005b8:	e7f1      	b.n	800059e <__aeabi_d2uiz+0x1a>
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	41e00000 	.word	0x41e00000

080005c0 <__aeabi_d2lz>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	2200      	movs	r2, #0
 80005c4:	2300      	movs	r3, #0
 80005c6:	0004      	movs	r4, r0
 80005c8:	000d      	movs	r5, r1
 80005ca:	f7ff ff41 	bl	8000450 <__aeabi_dcmplt>
 80005ce:	2800      	cmp	r0, #0
 80005d0:	d108      	bne.n	80005e4 <__aeabi_d2lz+0x24>
 80005d2:	0020      	movs	r0, r4
 80005d4:	0029      	movs	r1, r5
 80005d6:	f000 f80f 	bl	80005f8 <__aeabi_d2ulz>
 80005da:	0002      	movs	r2, r0
 80005dc:	000b      	movs	r3, r1
 80005de:	0010      	movs	r0, r2
 80005e0:	0019      	movs	r1, r3
 80005e2:	bd70      	pop	{r4, r5, r6, pc}
 80005e4:	2380      	movs	r3, #128	@ 0x80
 80005e6:	061b      	lsls	r3, r3, #24
 80005e8:	18e9      	adds	r1, r5, r3
 80005ea:	0020      	movs	r0, r4
 80005ec:	f000 f804 	bl	80005f8 <__aeabi_d2ulz>
 80005f0:	2300      	movs	r3, #0
 80005f2:	4242      	negs	r2, r0
 80005f4:	418b      	sbcs	r3, r1
 80005f6:	e7f2      	b.n	80005de <__aeabi_d2lz+0x1e>

080005f8 <__aeabi_d2ulz>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	2200      	movs	r2, #0
 80005fc:	4b0b      	ldr	r3, [pc, #44]	@ (800062c <__aeabi_d2ulz+0x34>)
 80005fe:	000d      	movs	r5, r1
 8000600:	0004      	movs	r4, r0
 8000602:	f001 ffa1 	bl	8002548 <__aeabi_dmul>
 8000606:	f7ff ffbd 	bl	8000584 <__aeabi_d2uiz>
 800060a:	0006      	movs	r6, r0
 800060c:	f002 fe8c 	bl	8003328 <__aeabi_ui2d>
 8000610:	2200      	movs	r2, #0
 8000612:	4b07      	ldr	r3, [pc, #28]	@ (8000630 <__aeabi_d2ulz+0x38>)
 8000614:	f001 ff98 	bl	8002548 <__aeabi_dmul>
 8000618:	0002      	movs	r2, r0
 800061a:	000b      	movs	r3, r1
 800061c:	0020      	movs	r0, r4
 800061e:	0029      	movs	r1, r5
 8000620:	f002 fa5a 	bl	8002ad8 <__aeabi_dsub>
 8000624:	f7ff ffae 	bl	8000584 <__aeabi_d2uiz>
 8000628:	0031      	movs	r1, r6
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	3df00000 	.word	0x3df00000
 8000630:	41f00000 	.word	0x41f00000

08000634 <__aeabi_l2d>:
 8000634:	b570      	push	{r4, r5, r6, lr}
 8000636:	0006      	movs	r6, r0
 8000638:	0008      	movs	r0, r1
 800063a:	f002 fe47 	bl	80032cc <__aeabi_i2d>
 800063e:	2200      	movs	r2, #0
 8000640:	4b06      	ldr	r3, [pc, #24]	@ (800065c <__aeabi_l2d+0x28>)
 8000642:	f001 ff81 	bl	8002548 <__aeabi_dmul>
 8000646:	000d      	movs	r5, r1
 8000648:	0004      	movs	r4, r0
 800064a:	0030      	movs	r0, r6
 800064c:	f002 fe6c 	bl	8003328 <__aeabi_ui2d>
 8000650:	002b      	movs	r3, r5
 8000652:	0022      	movs	r2, r4
 8000654:	f000 ffd0 	bl	80015f8 <__aeabi_dadd>
 8000658:	bd70      	pop	{r4, r5, r6, pc}
 800065a:	46c0      	nop			@ (mov r8, r8)
 800065c:	41f00000 	.word	0x41f00000

08000660 <__udivmoddi4>:
 8000660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000662:	4657      	mov	r7, sl
 8000664:	464e      	mov	r6, r9
 8000666:	4645      	mov	r5, r8
 8000668:	46de      	mov	lr, fp
 800066a:	b5e0      	push	{r5, r6, r7, lr}
 800066c:	0004      	movs	r4, r0
 800066e:	000d      	movs	r5, r1
 8000670:	4692      	mov	sl, r2
 8000672:	4699      	mov	r9, r3
 8000674:	b083      	sub	sp, #12
 8000676:	428b      	cmp	r3, r1
 8000678:	d830      	bhi.n	80006dc <__udivmoddi4+0x7c>
 800067a:	d02d      	beq.n	80006d8 <__udivmoddi4+0x78>
 800067c:	4649      	mov	r1, r9
 800067e:	4650      	mov	r0, sl
 8000680:	f002 ff60 	bl	8003544 <__clzdi2>
 8000684:	0029      	movs	r1, r5
 8000686:	0006      	movs	r6, r0
 8000688:	0020      	movs	r0, r4
 800068a:	f002 ff5b 	bl	8003544 <__clzdi2>
 800068e:	1a33      	subs	r3, r6, r0
 8000690:	4698      	mov	r8, r3
 8000692:	3b20      	subs	r3, #32
 8000694:	d434      	bmi.n	8000700 <__udivmoddi4+0xa0>
 8000696:	469b      	mov	fp, r3
 8000698:	4653      	mov	r3, sl
 800069a:	465a      	mov	r2, fp
 800069c:	4093      	lsls	r3, r2
 800069e:	4642      	mov	r2, r8
 80006a0:	001f      	movs	r7, r3
 80006a2:	4653      	mov	r3, sl
 80006a4:	4093      	lsls	r3, r2
 80006a6:	001e      	movs	r6, r3
 80006a8:	42af      	cmp	r7, r5
 80006aa:	d83b      	bhi.n	8000724 <__udivmoddi4+0xc4>
 80006ac:	42af      	cmp	r7, r5
 80006ae:	d100      	bne.n	80006b2 <__udivmoddi4+0x52>
 80006b0:	e079      	b.n	80007a6 <__udivmoddi4+0x146>
 80006b2:	465b      	mov	r3, fp
 80006b4:	1ba4      	subs	r4, r4, r6
 80006b6:	41bd      	sbcs	r5, r7
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	da00      	bge.n	80006be <__udivmoddi4+0x5e>
 80006bc:	e076      	b.n	80007ac <__udivmoddi4+0x14c>
 80006be:	2200      	movs	r2, #0
 80006c0:	2300      	movs	r3, #0
 80006c2:	9200      	str	r2, [sp, #0]
 80006c4:	9301      	str	r3, [sp, #4]
 80006c6:	2301      	movs	r3, #1
 80006c8:	465a      	mov	r2, fp
 80006ca:	4093      	lsls	r3, r2
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	2301      	movs	r3, #1
 80006d0:	4642      	mov	r2, r8
 80006d2:	4093      	lsls	r3, r2
 80006d4:	9300      	str	r3, [sp, #0]
 80006d6:	e029      	b.n	800072c <__udivmoddi4+0xcc>
 80006d8:	4282      	cmp	r2, r0
 80006da:	d9cf      	bls.n	800067c <__udivmoddi4+0x1c>
 80006dc:	2200      	movs	r2, #0
 80006de:	2300      	movs	r3, #0
 80006e0:	9200      	str	r2, [sp, #0]
 80006e2:	9301      	str	r3, [sp, #4]
 80006e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <__udivmoddi4+0x8e>
 80006ea:	601c      	str	r4, [r3, #0]
 80006ec:	605d      	str	r5, [r3, #4]
 80006ee:	9800      	ldr	r0, [sp, #0]
 80006f0:	9901      	ldr	r1, [sp, #4]
 80006f2:	b003      	add	sp, #12
 80006f4:	bcf0      	pop	{r4, r5, r6, r7}
 80006f6:	46bb      	mov	fp, r7
 80006f8:	46b2      	mov	sl, r6
 80006fa:	46a9      	mov	r9, r5
 80006fc:	46a0      	mov	r8, r4
 80006fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000700:	4642      	mov	r2, r8
 8000702:	469b      	mov	fp, r3
 8000704:	2320      	movs	r3, #32
 8000706:	1a9b      	subs	r3, r3, r2
 8000708:	4652      	mov	r2, sl
 800070a:	40da      	lsrs	r2, r3
 800070c:	4641      	mov	r1, r8
 800070e:	0013      	movs	r3, r2
 8000710:	464a      	mov	r2, r9
 8000712:	408a      	lsls	r2, r1
 8000714:	0017      	movs	r7, r2
 8000716:	4642      	mov	r2, r8
 8000718:	431f      	orrs	r7, r3
 800071a:	4653      	mov	r3, sl
 800071c:	4093      	lsls	r3, r2
 800071e:	001e      	movs	r6, r3
 8000720:	42af      	cmp	r7, r5
 8000722:	d9c3      	bls.n	80006ac <__udivmoddi4+0x4c>
 8000724:	2200      	movs	r2, #0
 8000726:	2300      	movs	r3, #0
 8000728:	9200      	str	r2, [sp, #0]
 800072a:	9301      	str	r3, [sp, #4]
 800072c:	4643      	mov	r3, r8
 800072e:	2b00      	cmp	r3, #0
 8000730:	d0d8      	beq.n	80006e4 <__udivmoddi4+0x84>
 8000732:	07fb      	lsls	r3, r7, #31
 8000734:	0872      	lsrs	r2, r6, #1
 8000736:	431a      	orrs	r2, r3
 8000738:	4646      	mov	r6, r8
 800073a:	087b      	lsrs	r3, r7, #1
 800073c:	e00e      	b.n	800075c <__udivmoddi4+0xfc>
 800073e:	42ab      	cmp	r3, r5
 8000740:	d101      	bne.n	8000746 <__udivmoddi4+0xe6>
 8000742:	42a2      	cmp	r2, r4
 8000744:	d80c      	bhi.n	8000760 <__udivmoddi4+0x100>
 8000746:	1aa4      	subs	r4, r4, r2
 8000748:	419d      	sbcs	r5, r3
 800074a:	2001      	movs	r0, #1
 800074c:	1924      	adds	r4, r4, r4
 800074e:	416d      	adcs	r5, r5
 8000750:	2100      	movs	r1, #0
 8000752:	3e01      	subs	r6, #1
 8000754:	1824      	adds	r4, r4, r0
 8000756:	414d      	adcs	r5, r1
 8000758:	2e00      	cmp	r6, #0
 800075a:	d006      	beq.n	800076a <__udivmoddi4+0x10a>
 800075c:	42ab      	cmp	r3, r5
 800075e:	d9ee      	bls.n	800073e <__udivmoddi4+0xde>
 8000760:	3e01      	subs	r6, #1
 8000762:	1924      	adds	r4, r4, r4
 8000764:	416d      	adcs	r5, r5
 8000766:	2e00      	cmp	r6, #0
 8000768:	d1f8      	bne.n	800075c <__udivmoddi4+0xfc>
 800076a:	9800      	ldr	r0, [sp, #0]
 800076c:	9901      	ldr	r1, [sp, #4]
 800076e:	465b      	mov	r3, fp
 8000770:	1900      	adds	r0, r0, r4
 8000772:	4169      	adcs	r1, r5
 8000774:	2b00      	cmp	r3, #0
 8000776:	db24      	blt.n	80007c2 <__udivmoddi4+0x162>
 8000778:	002b      	movs	r3, r5
 800077a:	465a      	mov	r2, fp
 800077c:	4644      	mov	r4, r8
 800077e:	40d3      	lsrs	r3, r2
 8000780:	002a      	movs	r2, r5
 8000782:	40e2      	lsrs	r2, r4
 8000784:	001c      	movs	r4, r3
 8000786:	465b      	mov	r3, fp
 8000788:	0015      	movs	r5, r2
 800078a:	2b00      	cmp	r3, #0
 800078c:	db2a      	blt.n	80007e4 <__udivmoddi4+0x184>
 800078e:	0026      	movs	r6, r4
 8000790:	409e      	lsls	r6, r3
 8000792:	0033      	movs	r3, r6
 8000794:	0026      	movs	r6, r4
 8000796:	4647      	mov	r7, r8
 8000798:	40be      	lsls	r6, r7
 800079a:	0032      	movs	r2, r6
 800079c:	1a80      	subs	r0, r0, r2
 800079e:	4199      	sbcs	r1, r3
 80007a0:	9000      	str	r0, [sp, #0]
 80007a2:	9101      	str	r1, [sp, #4]
 80007a4:	e79e      	b.n	80006e4 <__udivmoddi4+0x84>
 80007a6:	42a3      	cmp	r3, r4
 80007a8:	d8bc      	bhi.n	8000724 <__udivmoddi4+0xc4>
 80007aa:	e782      	b.n	80006b2 <__udivmoddi4+0x52>
 80007ac:	4642      	mov	r2, r8
 80007ae:	2320      	movs	r3, #32
 80007b0:	2100      	movs	r1, #0
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	2200      	movs	r2, #0
 80007b6:	9100      	str	r1, [sp, #0]
 80007b8:	9201      	str	r2, [sp, #4]
 80007ba:	2201      	movs	r2, #1
 80007bc:	40da      	lsrs	r2, r3
 80007be:	9201      	str	r2, [sp, #4]
 80007c0:	e785      	b.n	80006ce <__udivmoddi4+0x6e>
 80007c2:	4642      	mov	r2, r8
 80007c4:	2320      	movs	r3, #32
 80007c6:	1a9b      	subs	r3, r3, r2
 80007c8:	002a      	movs	r2, r5
 80007ca:	4646      	mov	r6, r8
 80007cc:	409a      	lsls	r2, r3
 80007ce:	0023      	movs	r3, r4
 80007d0:	40f3      	lsrs	r3, r6
 80007d2:	4644      	mov	r4, r8
 80007d4:	4313      	orrs	r3, r2
 80007d6:	002a      	movs	r2, r5
 80007d8:	40e2      	lsrs	r2, r4
 80007da:	001c      	movs	r4, r3
 80007dc:	465b      	mov	r3, fp
 80007de:	0015      	movs	r5, r2
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	dad4      	bge.n	800078e <__udivmoddi4+0x12e>
 80007e4:	4642      	mov	r2, r8
 80007e6:	002f      	movs	r7, r5
 80007e8:	2320      	movs	r3, #32
 80007ea:	0026      	movs	r6, r4
 80007ec:	4097      	lsls	r7, r2
 80007ee:	1a9b      	subs	r3, r3, r2
 80007f0:	40de      	lsrs	r6, r3
 80007f2:	003b      	movs	r3, r7
 80007f4:	4333      	orrs	r3, r6
 80007f6:	e7cd      	b.n	8000794 <__udivmoddi4+0x134>

080007f8 <__aeabi_fadd>:
 80007f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007fa:	46ce      	mov	lr, r9
 80007fc:	4647      	mov	r7, r8
 80007fe:	0243      	lsls	r3, r0, #9
 8000800:	0a5a      	lsrs	r2, r3, #9
 8000802:	024e      	lsls	r6, r1, #9
 8000804:	0045      	lsls	r5, r0, #1
 8000806:	0fc4      	lsrs	r4, r0, #31
 8000808:	0048      	lsls	r0, r1, #1
 800080a:	4691      	mov	r9, r2
 800080c:	0e2d      	lsrs	r5, r5, #24
 800080e:	0a72      	lsrs	r2, r6, #9
 8000810:	0e00      	lsrs	r0, r0, #24
 8000812:	4694      	mov	ip, r2
 8000814:	b580      	push	{r7, lr}
 8000816:	099b      	lsrs	r3, r3, #6
 8000818:	0fc9      	lsrs	r1, r1, #31
 800081a:	09b6      	lsrs	r6, r6, #6
 800081c:	1a2a      	subs	r2, r5, r0
 800081e:	428c      	cmp	r4, r1
 8000820:	d021      	beq.n	8000866 <__aeabi_fadd+0x6e>
 8000822:	2a00      	cmp	r2, #0
 8000824:	dd0d      	ble.n	8000842 <__aeabi_fadd+0x4a>
 8000826:	2800      	cmp	r0, #0
 8000828:	d12d      	bne.n	8000886 <__aeabi_fadd+0x8e>
 800082a:	2e00      	cmp	r6, #0
 800082c:	d100      	bne.n	8000830 <__aeabi_fadd+0x38>
 800082e:	e08d      	b.n	800094c <__aeabi_fadd+0x154>
 8000830:	1e51      	subs	r1, r2, #1
 8000832:	2a01      	cmp	r2, #1
 8000834:	d100      	bne.n	8000838 <__aeabi_fadd+0x40>
 8000836:	e11d      	b.n	8000a74 <__aeabi_fadd+0x27c>
 8000838:	2aff      	cmp	r2, #255	@ 0xff
 800083a:	d100      	bne.n	800083e <__aeabi_fadd+0x46>
 800083c:	e0ab      	b.n	8000996 <__aeabi_fadd+0x19e>
 800083e:	000a      	movs	r2, r1
 8000840:	e027      	b.n	8000892 <__aeabi_fadd+0x9a>
 8000842:	2a00      	cmp	r2, #0
 8000844:	d04d      	beq.n	80008e2 <__aeabi_fadd+0xea>
 8000846:	1b42      	subs	r2, r0, r5
 8000848:	2d00      	cmp	r5, #0
 800084a:	d000      	beq.n	800084e <__aeabi_fadd+0x56>
 800084c:	e0cc      	b.n	80009e8 <__aeabi_fadd+0x1f0>
 800084e:	2b00      	cmp	r3, #0
 8000850:	d100      	bne.n	8000854 <__aeabi_fadd+0x5c>
 8000852:	e079      	b.n	8000948 <__aeabi_fadd+0x150>
 8000854:	1e54      	subs	r4, r2, #1
 8000856:	2a01      	cmp	r2, #1
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x64>
 800085a:	e128      	b.n	8000aae <__aeabi_fadd+0x2b6>
 800085c:	2aff      	cmp	r2, #255	@ 0xff
 800085e:	d100      	bne.n	8000862 <__aeabi_fadd+0x6a>
 8000860:	e097      	b.n	8000992 <__aeabi_fadd+0x19a>
 8000862:	0022      	movs	r2, r4
 8000864:	e0c5      	b.n	80009f2 <__aeabi_fadd+0x1fa>
 8000866:	2a00      	cmp	r2, #0
 8000868:	dc00      	bgt.n	800086c <__aeabi_fadd+0x74>
 800086a:	e096      	b.n	800099a <__aeabi_fadd+0x1a2>
 800086c:	2800      	cmp	r0, #0
 800086e:	d04f      	beq.n	8000910 <__aeabi_fadd+0x118>
 8000870:	2dff      	cmp	r5, #255	@ 0xff
 8000872:	d100      	bne.n	8000876 <__aeabi_fadd+0x7e>
 8000874:	e08f      	b.n	8000996 <__aeabi_fadd+0x19e>
 8000876:	2180      	movs	r1, #128	@ 0x80
 8000878:	04c9      	lsls	r1, r1, #19
 800087a:	430e      	orrs	r6, r1
 800087c:	2a1b      	cmp	r2, #27
 800087e:	dd51      	ble.n	8000924 <__aeabi_fadd+0x12c>
 8000880:	002a      	movs	r2, r5
 8000882:	3301      	adds	r3, #1
 8000884:	e018      	b.n	80008b8 <__aeabi_fadd+0xc0>
 8000886:	2dff      	cmp	r5, #255	@ 0xff
 8000888:	d100      	bne.n	800088c <__aeabi_fadd+0x94>
 800088a:	e084      	b.n	8000996 <__aeabi_fadd+0x19e>
 800088c:	2180      	movs	r1, #128	@ 0x80
 800088e:	04c9      	lsls	r1, r1, #19
 8000890:	430e      	orrs	r6, r1
 8000892:	2101      	movs	r1, #1
 8000894:	2a1b      	cmp	r2, #27
 8000896:	dc08      	bgt.n	80008aa <__aeabi_fadd+0xb2>
 8000898:	0031      	movs	r1, r6
 800089a:	2020      	movs	r0, #32
 800089c:	40d1      	lsrs	r1, r2
 800089e:	1a82      	subs	r2, r0, r2
 80008a0:	4096      	lsls	r6, r2
 80008a2:	0032      	movs	r2, r6
 80008a4:	1e50      	subs	r0, r2, #1
 80008a6:	4182      	sbcs	r2, r0
 80008a8:	4311      	orrs	r1, r2
 80008aa:	1a5b      	subs	r3, r3, r1
 80008ac:	015a      	lsls	r2, r3, #5
 80008ae:	d459      	bmi.n	8000964 <__aeabi_fadd+0x16c>
 80008b0:	2107      	movs	r1, #7
 80008b2:	002a      	movs	r2, r5
 80008b4:	4019      	ands	r1, r3
 80008b6:	d049      	beq.n	800094c <__aeabi_fadd+0x154>
 80008b8:	210f      	movs	r1, #15
 80008ba:	4019      	ands	r1, r3
 80008bc:	2904      	cmp	r1, #4
 80008be:	d000      	beq.n	80008c2 <__aeabi_fadd+0xca>
 80008c0:	3304      	adds	r3, #4
 80008c2:	0159      	lsls	r1, r3, #5
 80008c4:	d542      	bpl.n	800094c <__aeabi_fadd+0x154>
 80008c6:	1c50      	adds	r0, r2, #1
 80008c8:	2afe      	cmp	r2, #254	@ 0xfe
 80008ca:	d03a      	beq.n	8000942 <__aeabi_fadd+0x14a>
 80008cc:	019b      	lsls	r3, r3, #6
 80008ce:	b2c0      	uxtb	r0, r0
 80008d0:	0a5b      	lsrs	r3, r3, #9
 80008d2:	05c0      	lsls	r0, r0, #23
 80008d4:	4318      	orrs	r0, r3
 80008d6:	07e4      	lsls	r4, r4, #31
 80008d8:	4320      	orrs	r0, r4
 80008da:	bcc0      	pop	{r6, r7}
 80008dc:	46b9      	mov	r9, r7
 80008de:	46b0      	mov	r8, r6
 80008e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008e2:	20fe      	movs	r0, #254	@ 0xfe
 80008e4:	4680      	mov	r8, r0
 80008e6:	1c6f      	adds	r7, r5, #1
 80008e8:	0038      	movs	r0, r7
 80008ea:	4647      	mov	r7, r8
 80008ec:	4207      	tst	r7, r0
 80008ee:	d000      	beq.n	80008f2 <__aeabi_fadd+0xfa>
 80008f0:	e08e      	b.n	8000a10 <__aeabi_fadd+0x218>
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	d000      	beq.n	80008f8 <__aeabi_fadd+0x100>
 80008f6:	e0b4      	b.n	8000a62 <__aeabi_fadd+0x26a>
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d100      	bne.n	80008fe <__aeabi_fadd+0x106>
 80008fc:	e0db      	b.n	8000ab6 <__aeabi_fadd+0x2be>
 80008fe:	2e00      	cmp	r6, #0
 8000900:	d06c      	beq.n	80009dc <__aeabi_fadd+0x1e4>
 8000902:	1b98      	subs	r0, r3, r6
 8000904:	0145      	lsls	r5, r0, #5
 8000906:	d400      	bmi.n	800090a <__aeabi_fadd+0x112>
 8000908:	e0f7      	b.n	8000afa <__aeabi_fadd+0x302>
 800090a:	000c      	movs	r4, r1
 800090c:	1af3      	subs	r3, r6, r3
 800090e:	e03d      	b.n	800098c <__aeabi_fadd+0x194>
 8000910:	2e00      	cmp	r6, #0
 8000912:	d01b      	beq.n	800094c <__aeabi_fadd+0x154>
 8000914:	1e51      	subs	r1, r2, #1
 8000916:	2a01      	cmp	r2, #1
 8000918:	d100      	bne.n	800091c <__aeabi_fadd+0x124>
 800091a:	e082      	b.n	8000a22 <__aeabi_fadd+0x22a>
 800091c:	2aff      	cmp	r2, #255	@ 0xff
 800091e:	d03a      	beq.n	8000996 <__aeabi_fadd+0x19e>
 8000920:	000a      	movs	r2, r1
 8000922:	e7ab      	b.n	800087c <__aeabi_fadd+0x84>
 8000924:	0031      	movs	r1, r6
 8000926:	2020      	movs	r0, #32
 8000928:	40d1      	lsrs	r1, r2
 800092a:	1a82      	subs	r2, r0, r2
 800092c:	4096      	lsls	r6, r2
 800092e:	0032      	movs	r2, r6
 8000930:	1e50      	subs	r0, r2, #1
 8000932:	4182      	sbcs	r2, r0
 8000934:	430a      	orrs	r2, r1
 8000936:	189b      	adds	r3, r3, r2
 8000938:	015a      	lsls	r2, r3, #5
 800093a:	d5b9      	bpl.n	80008b0 <__aeabi_fadd+0xb8>
 800093c:	1c6a      	adds	r2, r5, #1
 800093e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000940:	d175      	bne.n	8000a2e <__aeabi_fadd+0x236>
 8000942:	20ff      	movs	r0, #255	@ 0xff
 8000944:	2300      	movs	r3, #0
 8000946:	e7c4      	b.n	80008d2 <__aeabi_fadd+0xda>
 8000948:	000c      	movs	r4, r1
 800094a:	0033      	movs	r3, r6
 800094c:	08db      	lsrs	r3, r3, #3
 800094e:	2aff      	cmp	r2, #255	@ 0xff
 8000950:	d146      	bne.n	80009e0 <__aeabi_fadd+0x1e8>
 8000952:	2b00      	cmp	r3, #0
 8000954:	d0f5      	beq.n	8000942 <__aeabi_fadd+0x14a>
 8000956:	2280      	movs	r2, #128	@ 0x80
 8000958:	03d2      	lsls	r2, r2, #15
 800095a:	4313      	orrs	r3, r2
 800095c:	025b      	lsls	r3, r3, #9
 800095e:	20ff      	movs	r0, #255	@ 0xff
 8000960:	0a5b      	lsrs	r3, r3, #9
 8000962:	e7b6      	b.n	80008d2 <__aeabi_fadd+0xda>
 8000964:	019f      	lsls	r7, r3, #6
 8000966:	09bf      	lsrs	r7, r7, #6
 8000968:	0038      	movs	r0, r7
 800096a:	f002 fdcd 	bl	8003508 <__clzsi2>
 800096e:	3805      	subs	r0, #5
 8000970:	4087      	lsls	r7, r0
 8000972:	4285      	cmp	r5, r0
 8000974:	dc24      	bgt.n	80009c0 <__aeabi_fadd+0x1c8>
 8000976:	003b      	movs	r3, r7
 8000978:	2120      	movs	r1, #32
 800097a:	1b42      	subs	r2, r0, r5
 800097c:	3201      	adds	r2, #1
 800097e:	40d3      	lsrs	r3, r2
 8000980:	1a8a      	subs	r2, r1, r2
 8000982:	4097      	lsls	r7, r2
 8000984:	1e7a      	subs	r2, r7, #1
 8000986:	4197      	sbcs	r7, r2
 8000988:	2200      	movs	r2, #0
 800098a:	433b      	orrs	r3, r7
 800098c:	0759      	lsls	r1, r3, #29
 800098e:	d193      	bne.n	80008b8 <__aeabi_fadd+0xc0>
 8000990:	e797      	b.n	80008c2 <__aeabi_fadd+0xca>
 8000992:	000c      	movs	r4, r1
 8000994:	0033      	movs	r3, r6
 8000996:	08db      	lsrs	r3, r3, #3
 8000998:	e7db      	b.n	8000952 <__aeabi_fadd+0x15a>
 800099a:	2a00      	cmp	r2, #0
 800099c:	d014      	beq.n	80009c8 <__aeabi_fadd+0x1d0>
 800099e:	1b42      	subs	r2, r0, r5
 80009a0:	2d00      	cmp	r5, #0
 80009a2:	d14b      	bne.n	8000a3c <__aeabi_fadd+0x244>
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d0d0      	beq.n	800094a <__aeabi_fadd+0x152>
 80009a8:	1e51      	subs	r1, r2, #1
 80009aa:	2a01      	cmp	r2, #1
 80009ac:	d100      	bne.n	80009b0 <__aeabi_fadd+0x1b8>
 80009ae:	e09e      	b.n	8000aee <__aeabi_fadd+0x2f6>
 80009b0:	2aff      	cmp	r2, #255	@ 0xff
 80009b2:	d0ef      	beq.n	8000994 <__aeabi_fadd+0x19c>
 80009b4:	000a      	movs	r2, r1
 80009b6:	2a1b      	cmp	r2, #27
 80009b8:	dd5f      	ble.n	8000a7a <__aeabi_fadd+0x282>
 80009ba:	0002      	movs	r2, r0
 80009bc:	1c73      	adds	r3, r6, #1
 80009be:	e77b      	b.n	80008b8 <__aeabi_fadd+0xc0>
 80009c0:	4b50      	ldr	r3, [pc, #320]	@ (8000b04 <__aeabi_fadd+0x30c>)
 80009c2:	1a2a      	subs	r2, r5, r0
 80009c4:	403b      	ands	r3, r7
 80009c6:	e7e1      	b.n	800098c <__aeabi_fadd+0x194>
 80009c8:	21fe      	movs	r1, #254	@ 0xfe
 80009ca:	1c6a      	adds	r2, r5, #1
 80009cc:	4211      	tst	r1, r2
 80009ce:	d13b      	bne.n	8000a48 <__aeabi_fadd+0x250>
 80009d0:	2d00      	cmp	r5, #0
 80009d2:	d15d      	bne.n	8000a90 <__aeabi_fadd+0x298>
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d07f      	beq.n	8000ad8 <__aeabi_fadd+0x2e0>
 80009d8:	2e00      	cmp	r6, #0
 80009da:	d17f      	bne.n	8000adc <__aeabi_fadd+0x2e4>
 80009dc:	2200      	movs	r2, #0
 80009de:	08db      	lsrs	r3, r3, #3
 80009e0:	025b      	lsls	r3, r3, #9
 80009e2:	0a5b      	lsrs	r3, r3, #9
 80009e4:	b2d0      	uxtb	r0, r2
 80009e6:	e774      	b.n	80008d2 <__aeabi_fadd+0xda>
 80009e8:	28ff      	cmp	r0, #255	@ 0xff
 80009ea:	d0d2      	beq.n	8000992 <__aeabi_fadd+0x19a>
 80009ec:	2480      	movs	r4, #128	@ 0x80
 80009ee:	04e4      	lsls	r4, r4, #19
 80009f0:	4323      	orrs	r3, r4
 80009f2:	2401      	movs	r4, #1
 80009f4:	2a1b      	cmp	r2, #27
 80009f6:	dc07      	bgt.n	8000a08 <__aeabi_fadd+0x210>
 80009f8:	001c      	movs	r4, r3
 80009fa:	2520      	movs	r5, #32
 80009fc:	40d4      	lsrs	r4, r2
 80009fe:	1aaa      	subs	r2, r5, r2
 8000a00:	4093      	lsls	r3, r2
 8000a02:	1e5a      	subs	r2, r3, #1
 8000a04:	4193      	sbcs	r3, r2
 8000a06:	431c      	orrs	r4, r3
 8000a08:	1b33      	subs	r3, r6, r4
 8000a0a:	0005      	movs	r5, r0
 8000a0c:	000c      	movs	r4, r1
 8000a0e:	e74d      	b.n	80008ac <__aeabi_fadd+0xb4>
 8000a10:	1b9f      	subs	r7, r3, r6
 8000a12:	017a      	lsls	r2, r7, #5
 8000a14:	d422      	bmi.n	8000a5c <__aeabi_fadd+0x264>
 8000a16:	2f00      	cmp	r7, #0
 8000a18:	d1a6      	bne.n	8000968 <__aeabi_fadd+0x170>
 8000a1a:	2400      	movs	r4, #0
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	2300      	movs	r3, #0
 8000a20:	e757      	b.n	80008d2 <__aeabi_fadd+0xda>
 8000a22:	199b      	adds	r3, r3, r6
 8000a24:	2501      	movs	r5, #1
 8000a26:	3201      	adds	r2, #1
 8000a28:	0159      	lsls	r1, r3, #5
 8000a2a:	d400      	bmi.n	8000a2e <__aeabi_fadd+0x236>
 8000a2c:	e740      	b.n	80008b0 <__aeabi_fadd+0xb8>
 8000a2e:	2101      	movs	r1, #1
 8000a30:	4835      	ldr	r0, [pc, #212]	@ (8000b08 <__aeabi_fadd+0x310>)
 8000a32:	4019      	ands	r1, r3
 8000a34:	085b      	lsrs	r3, r3, #1
 8000a36:	4003      	ands	r3, r0
 8000a38:	430b      	orrs	r3, r1
 8000a3a:	e7a7      	b.n	800098c <__aeabi_fadd+0x194>
 8000a3c:	28ff      	cmp	r0, #255	@ 0xff
 8000a3e:	d0a9      	beq.n	8000994 <__aeabi_fadd+0x19c>
 8000a40:	2180      	movs	r1, #128	@ 0x80
 8000a42:	04c9      	lsls	r1, r1, #19
 8000a44:	430b      	orrs	r3, r1
 8000a46:	e7b6      	b.n	80009b6 <__aeabi_fadd+0x1be>
 8000a48:	2aff      	cmp	r2, #255	@ 0xff
 8000a4a:	d100      	bne.n	8000a4e <__aeabi_fadd+0x256>
 8000a4c:	e779      	b.n	8000942 <__aeabi_fadd+0x14a>
 8000a4e:	199b      	adds	r3, r3, r6
 8000a50:	085b      	lsrs	r3, r3, #1
 8000a52:	0759      	lsls	r1, r3, #29
 8000a54:	d000      	beq.n	8000a58 <__aeabi_fadd+0x260>
 8000a56:	e72f      	b.n	80008b8 <__aeabi_fadd+0xc0>
 8000a58:	08db      	lsrs	r3, r3, #3
 8000a5a:	e7c1      	b.n	80009e0 <__aeabi_fadd+0x1e8>
 8000a5c:	000c      	movs	r4, r1
 8000a5e:	1af7      	subs	r7, r6, r3
 8000a60:	e782      	b.n	8000968 <__aeabi_fadd+0x170>
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d12c      	bne.n	8000ac0 <__aeabi_fadd+0x2c8>
 8000a66:	2e00      	cmp	r6, #0
 8000a68:	d193      	bne.n	8000992 <__aeabi_fadd+0x19a>
 8000a6a:	2380      	movs	r3, #128	@ 0x80
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	20ff      	movs	r0, #255	@ 0xff
 8000a70:	03db      	lsls	r3, r3, #15
 8000a72:	e72e      	b.n	80008d2 <__aeabi_fadd+0xda>
 8000a74:	2501      	movs	r5, #1
 8000a76:	1b9b      	subs	r3, r3, r6
 8000a78:	e718      	b.n	80008ac <__aeabi_fadd+0xb4>
 8000a7a:	0019      	movs	r1, r3
 8000a7c:	2520      	movs	r5, #32
 8000a7e:	40d1      	lsrs	r1, r2
 8000a80:	1aaa      	subs	r2, r5, r2
 8000a82:	4093      	lsls	r3, r2
 8000a84:	1e5a      	subs	r2, r3, #1
 8000a86:	4193      	sbcs	r3, r2
 8000a88:	430b      	orrs	r3, r1
 8000a8a:	0005      	movs	r5, r0
 8000a8c:	199b      	adds	r3, r3, r6
 8000a8e:	e753      	b.n	8000938 <__aeabi_fadd+0x140>
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d100      	bne.n	8000a96 <__aeabi_fadd+0x29e>
 8000a94:	e77e      	b.n	8000994 <__aeabi_fadd+0x19c>
 8000a96:	2e00      	cmp	r6, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fadd+0x2a4>
 8000a9a:	e77c      	b.n	8000996 <__aeabi_fadd+0x19e>
 8000a9c:	2280      	movs	r2, #128	@ 0x80
 8000a9e:	03d2      	lsls	r2, r2, #15
 8000aa0:	4591      	cmp	r9, r2
 8000aa2:	d302      	bcc.n	8000aaa <__aeabi_fadd+0x2b2>
 8000aa4:	4594      	cmp	ip, r2
 8000aa6:	d200      	bcs.n	8000aaa <__aeabi_fadd+0x2b2>
 8000aa8:	0033      	movs	r3, r6
 8000aaa:	08db      	lsrs	r3, r3, #3
 8000aac:	e753      	b.n	8000956 <__aeabi_fadd+0x15e>
 8000aae:	000c      	movs	r4, r1
 8000ab0:	1af3      	subs	r3, r6, r3
 8000ab2:	3501      	adds	r5, #1
 8000ab4:	e6fa      	b.n	80008ac <__aeabi_fadd+0xb4>
 8000ab6:	2e00      	cmp	r6, #0
 8000ab8:	d0af      	beq.n	8000a1a <__aeabi_fadd+0x222>
 8000aba:	000c      	movs	r4, r1
 8000abc:	0033      	movs	r3, r6
 8000abe:	e78d      	b.n	80009dc <__aeabi_fadd+0x1e4>
 8000ac0:	2e00      	cmp	r6, #0
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fadd+0x2ce>
 8000ac4:	e767      	b.n	8000996 <__aeabi_fadd+0x19e>
 8000ac6:	2280      	movs	r2, #128	@ 0x80
 8000ac8:	03d2      	lsls	r2, r2, #15
 8000aca:	4591      	cmp	r9, r2
 8000acc:	d3ed      	bcc.n	8000aaa <__aeabi_fadd+0x2b2>
 8000ace:	4594      	cmp	ip, r2
 8000ad0:	d2eb      	bcs.n	8000aaa <__aeabi_fadd+0x2b2>
 8000ad2:	000c      	movs	r4, r1
 8000ad4:	0033      	movs	r3, r6
 8000ad6:	e7e8      	b.n	8000aaa <__aeabi_fadd+0x2b2>
 8000ad8:	0033      	movs	r3, r6
 8000ada:	e77f      	b.n	80009dc <__aeabi_fadd+0x1e4>
 8000adc:	199b      	adds	r3, r3, r6
 8000ade:	2200      	movs	r2, #0
 8000ae0:	0159      	lsls	r1, r3, #5
 8000ae2:	d5b9      	bpl.n	8000a58 <__aeabi_fadd+0x260>
 8000ae4:	4a07      	ldr	r2, [pc, #28]	@ (8000b04 <__aeabi_fadd+0x30c>)
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	08db      	lsrs	r3, r3, #3
 8000aea:	2201      	movs	r2, #1
 8000aec:	e778      	b.n	80009e0 <__aeabi_fadd+0x1e8>
 8000aee:	199b      	adds	r3, r3, r6
 8000af0:	3201      	adds	r2, #1
 8000af2:	3501      	adds	r5, #1
 8000af4:	0159      	lsls	r1, r3, #5
 8000af6:	d49a      	bmi.n	8000a2e <__aeabi_fadd+0x236>
 8000af8:	e6da      	b.n	80008b0 <__aeabi_fadd+0xb8>
 8000afa:	1e03      	subs	r3, r0, #0
 8000afc:	d08d      	beq.n	8000a1a <__aeabi_fadd+0x222>
 8000afe:	08db      	lsrs	r3, r3, #3
 8000b00:	e76e      	b.n	80009e0 <__aeabi_fadd+0x1e8>
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	fbffffff 	.word	0xfbffffff
 8000b08:	7dffffff 	.word	0x7dffffff

08000b0c <__aeabi_fdiv>:
 8000b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b0e:	464f      	mov	r7, r9
 8000b10:	4646      	mov	r6, r8
 8000b12:	46d6      	mov	lr, sl
 8000b14:	0244      	lsls	r4, r0, #9
 8000b16:	b5c0      	push	{r6, r7, lr}
 8000b18:	0047      	lsls	r7, r0, #1
 8000b1a:	1c0e      	adds	r6, r1, #0
 8000b1c:	0a64      	lsrs	r4, r4, #9
 8000b1e:	0e3f      	lsrs	r7, r7, #24
 8000b20:	0fc5      	lsrs	r5, r0, #31
 8000b22:	2f00      	cmp	r7, #0
 8000b24:	d03c      	beq.n	8000ba0 <__aeabi_fdiv+0x94>
 8000b26:	2fff      	cmp	r7, #255	@ 0xff
 8000b28:	d042      	beq.n	8000bb0 <__aeabi_fdiv+0xa4>
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	2280      	movs	r2, #128	@ 0x80
 8000b2e:	4699      	mov	r9, r3
 8000b30:	469a      	mov	sl, r3
 8000b32:	00e4      	lsls	r4, r4, #3
 8000b34:	04d2      	lsls	r2, r2, #19
 8000b36:	4314      	orrs	r4, r2
 8000b38:	3f7f      	subs	r7, #127	@ 0x7f
 8000b3a:	0273      	lsls	r3, r6, #9
 8000b3c:	0a5b      	lsrs	r3, r3, #9
 8000b3e:	4698      	mov	r8, r3
 8000b40:	0073      	lsls	r3, r6, #1
 8000b42:	0e1b      	lsrs	r3, r3, #24
 8000b44:	0ff6      	lsrs	r6, r6, #31
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d01b      	beq.n	8000b82 <__aeabi_fdiv+0x76>
 8000b4a:	2bff      	cmp	r3, #255	@ 0xff
 8000b4c:	d013      	beq.n	8000b76 <__aeabi_fdiv+0x6a>
 8000b4e:	4642      	mov	r2, r8
 8000b50:	2180      	movs	r1, #128	@ 0x80
 8000b52:	00d2      	lsls	r2, r2, #3
 8000b54:	04c9      	lsls	r1, r1, #19
 8000b56:	4311      	orrs	r1, r2
 8000b58:	4688      	mov	r8, r1
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	3b7f      	subs	r3, #127	@ 0x7f
 8000b5e:	0029      	movs	r1, r5
 8000b60:	1aff      	subs	r7, r7, r3
 8000b62:	464b      	mov	r3, r9
 8000b64:	4071      	eors	r1, r6
 8000b66:	b2c9      	uxtb	r1, r1
 8000b68:	2b0f      	cmp	r3, #15
 8000b6a:	d900      	bls.n	8000b6e <__aeabi_fdiv+0x62>
 8000b6c:	e0b5      	b.n	8000cda <__aeabi_fdiv+0x1ce>
 8000b6e:	4a74      	ldr	r2, [pc, #464]	@ (8000d40 <__aeabi_fdiv+0x234>)
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	58d3      	ldr	r3, [r2, r3]
 8000b74:	469f      	mov	pc, r3
 8000b76:	4643      	mov	r3, r8
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d13f      	bne.n	8000bfc <__aeabi_fdiv+0xf0>
 8000b7c:	3fff      	subs	r7, #255	@ 0xff
 8000b7e:	3302      	adds	r3, #2
 8000b80:	e003      	b.n	8000b8a <__aeabi_fdiv+0x7e>
 8000b82:	4643      	mov	r3, r8
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d12d      	bne.n	8000be4 <__aeabi_fdiv+0xd8>
 8000b88:	2301      	movs	r3, #1
 8000b8a:	0029      	movs	r1, r5
 8000b8c:	464a      	mov	r2, r9
 8000b8e:	4071      	eors	r1, r6
 8000b90:	b2c9      	uxtb	r1, r1
 8000b92:	431a      	orrs	r2, r3
 8000b94:	2a0e      	cmp	r2, #14
 8000b96:	d838      	bhi.n	8000c0a <__aeabi_fdiv+0xfe>
 8000b98:	486a      	ldr	r0, [pc, #424]	@ (8000d44 <__aeabi_fdiv+0x238>)
 8000b9a:	0092      	lsls	r2, r2, #2
 8000b9c:	5882      	ldr	r2, [r0, r2]
 8000b9e:	4697      	mov	pc, r2
 8000ba0:	2c00      	cmp	r4, #0
 8000ba2:	d113      	bne.n	8000bcc <__aeabi_fdiv+0xc0>
 8000ba4:	2304      	movs	r3, #4
 8000ba6:	4699      	mov	r9, r3
 8000ba8:	3b03      	subs	r3, #3
 8000baa:	2700      	movs	r7, #0
 8000bac:	469a      	mov	sl, r3
 8000bae:	e7c4      	b.n	8000b3a <__aeabi_fdiv+0x2e>
 8000bb0:	2c00      	cmp	r4, #0
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_fdiv+0xb4>
 8000bb4:	2308      	movs	r3, #8
 8000bb6:	4699      	mov	r9, r3
 8000bb8:	3b06      	subs	r3, #6
 8000bba:	27ff      	movs	r7, #255	@ 0xff
 8000bbc:	469a      	mov	sl, r3
 8000bbe:	e7bc      	b.n	8000b3a <__aeabi_fdiv+0x2e>
 8000bc0:	230c      	movs	r3, #12
 8000bc2:	4699      	mov	r9, r3
 8000bc4:	3b09      	subs	r3, #9
 8000bc6:	27ff      	movs	r7, #255	@ 0xff
 8000bc8:	469a      	mov	sl, r3
 8000bca:	e7b6      	b.n	8000b3a <__aeabi_fdiv+0x2e>
 8000bcc:	0020      	movs	r0, r4
 8000bce:	f002 fc9b 	bl	8003508 <__clzsi2>
 8000bd2:	2776      	movs	r7, #118	@ 0x76
 8000bd4:	1f43      	subs	r3, r0, #5
 8000bd6:	409c      	lsls	r4, r3
 8000bd8:	2300      	movs	r3, #0
 8000bda:	427f      	negs	r7, r7
 8000bdc:	4699      	mov	r9, r3
 8000bde:	469a      	mov	sl, r3
 8000be0:	1a3f      	subs	r7, r7, r0
 8000be2:	e7aa      	b.n	8000b3a <__aeabi_fdiv+0x2e>
 8000be4:	4640      	mov	r0, r8
 8000be6:	f002 fc8f 	bl	8003508 <__clzsi2>
 8000bea:	4642      	mov	r2, r8
 8000bec:	1f43      	subs	r3, r0, #5
 8000bee:	409a      	lsls	r2, r3
 8000bf0:	2376      	movs	r3, #118	@ 0x76
 8000bf2:	425b      	negs	r3, r3
 8000bf4:	1a1b      	subs	r3, r3, r0
 8000bf6:	4690      	mov	r8, r2
 8000bf8:	2000      	movs	r0, #0
 8000bfa:	e7b0      	b.n	8000b5e <__aeabi_fdiv+0x52>
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	464a      	mov	r2, r9
 8000c00:	431a      	orrs	r2, r3
 8000c02:	4691      	mov	r9, r2
 8000c04:	2003      	movs	r0, #3
 8000c06:	33fc      	adds	r3, #252	@ 0xfc
 8000c08:	e7a9      	b.n	8000b5e <__aeabi_fdiv+0x52>
 8000c0a:	000d      	movs	r5, r1
 8000c0c:	20ff      	movs	r0, #255	@ 0xff
 8000c0e:	2200      	movs	r2, #0
 8000c10:	05c0      	lsls	r0, r0, #23
 8000c12:	07ed      	lsls	r5, r5, #31
 8000c14:	4310      	orrs	r0, r2
 8000c16:	4328      	orrs	r0, r5
 8000c18:	bce0      	pop	{r5, r6, r7}
 8000c1a:	46ba      	mov	sl, r7
 8000c1c:	46b1      	mov	r9, r6
 8000c1e:	46a8      	mov	r8, r5
 8000c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c22:	000d      	movs	r5, r1
 8000c24:	2000      	movs	r0, #0
 8000c26:	2200      	movs	r2, #0
 8000c28:	e7f2      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000c2a:	4653      	mov	r3, sl
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d0ed      	beq.n	8000c0c <__aeabi_fdiv+0x100>
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	d033      	beq.n	8000c9c <__aeabi_fdiv+0x190>
 8000c34:	46a0      	mov	r8, r4
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d105      	bne.n	8000c46 <__aeabi_fdiv+0x13a>
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	e7e7      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000c40:	0035      	movs	r5, r6
 8000c42:	2803      	cmp	r0, #3
 8000c44:	d07a      	beq.n	8000d3c <__aeabi_fdiv+0x230>
 8000c46:	003b      	movs	r3, r7
 8000c48:	337f      	adds	r3, #127	@ 0x7f
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	dd2d      	ble.n	8000caa <__aeabi_fdiv+0x19e>
 8000c4e:	4642      	mov	r2, r8
 8000c50:	0752      	lsls	r2, r2, #29
 8000c52:	d007      	beq.n	8000c64 <__aeabi_fdiv+0x158>
 8000c54:	220f      	movs	r2, #15
 8000c56:	4641      	mov	r1, r8
 8000c58:	400a      	ands	r2, r1
 8000c5a:	2a04      	cmp	r2, #4
 8000c5c:	d002      	beq.n	8000c64 <__aeabi_fdiv+0x158>
 8000c5e:	2204      	movs	r2, #4
 8000c60:	4694      	mov	ip, r2
 8000c62:	44e0      	add	r8, ip
 8000c64:	4642      	mov	r2, r8
 8000c66:	0112      	lsls	r2, r2, #4
 8000c68:	d505      	bpl.n	8000c76 <__aeabi_fdiv+0x16a>
 8000c6a:	4642      	mov	r2, r8
 8000c6c:	4b36      	ldr	r3, [pc, #216]	@ (8000d48 <__aeabi_fdiv+0x23c>)
 8000c6e:	401a      	ands	r2, r3
 8000c70:	003b      	movs	r3, r7
 8000c72:	4690      	mov	r8, r2
 8000c74:	3380      	adds	r3, #128	@ 0x80
 8000c76:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c78:	dcc8      	bgt.n	8000c0c <__aeabi_fdiv+0x100>
 8000c7a:	4642      	mov	r2, r8
 8000c7c:	0192      	lsls	r2, r2, #6
 8000c7e:	0a52      	lsrs	r2, r2, #9
 8000c80:	b2d8      	uxtb	r0, r3
 8000c82:	e7c5      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000c84:	2280      	movs	r2, #128	@ 0x80
 8000c86:	2500      	movs	r5, #0
 8000c88:	20ff      	movs	r0, #255	@ 0xff
 8000c8a:	03d2      	lsls	r2, r2, #15
 8000c8c:	e7c0      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000c8e:	2280      	movs	r2, #128	@ 0x80
 8000c90:	03d2      	lsls	r2, r2, #15
 8000c92:	4214      	tst	r4, r2
 8000c94:	d002      	beq.n	8000c9c <__aeabi_fdiv+0x190>
 8000c96:	4643      	mov	r3, r8
 8000c98:	4213      	tst	r3, r2
 8000c9a:	d049      	beq.n	8000d30 <__aeabi_fdiv+0x224>
 8000c9c:	2280      	movs	r2, #128	@ 0x80
 8000c9e:	03d2      	lsls	r2, r2, #15
 8000ca0:	4322      	orrs	r2, r4
 8000ca2:	0252      	lsls	r2, r2, #9
 8000ca4:	20ff      	movs	r0, #255	@ 0xff
 8000ca6:	0a52      	lsrs	r2, r2, #9
 8000ca8:	e7b2      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000caa:	2201      	movs	r2, #1
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	2b1b      	cmp	r3, #27
 8000cb0:	dcc3      	bgt.n	8000c3a <__aeabi_fdiv+0x12e>
 8000cb2:	4642      	mov	r2, r8
 8000cb4:	40da      	lsrs	r2, r3
 8000cb6:	4643      	mov	r3, r8
 8000cb8:	379e      	adds	r7, #158	@ 0x9e
 8000cba:	40bb      	lsls	r3, r7
 8000cbc:	1e59      	subs	r1, r3, #1
 8000cbe:	418b      	sbcs	r3, r1
 8000cc0:	431a      	orrs	r2, r3
 8000cc2:	0753      	lsls	r3, r2, #29
 8000cc4:	d004      	beq.n	8000cd0 <__aeabi_fdiv+0x1c4>
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	4013      	ands	r3, r2
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	d000      	beq.n	8000cd0 <__aeabi_fdiv+0x1c4>
 8000cce:	3204      	adds	r2, #4
 8000cd0:	0153      	lsls	r3, r2, #5
 8000cd2:	d529      	bpl.n	8000d28 <__aeabi_fdiv+0x21c>
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	e79a      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000cda:	4642      	mov	r2, r8
 8000cdc:	0163      	lsls	r3, r4, #5
 8000cde:	0155      	lsls	r5, r2, #5
 8000ce0:	42ab      	cmp	r3, r5
 8000ce2:	d215      	bcs.n	8000d10 <__aeabi_fdiv+0x204>
 8000ce4:	201b      	movs	r0, #27
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	3f01      	subs	r7, #1
 8000cea:	2601      	movs	r6, #1
 8000cec:	001c      	movs	r4, r3
 8000cee:	0052      	lsls	r2, r2, #1
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	2c00      	cmp	r4, #0
 8000cf4:	db01      	blt.n	8000cfa <__aeabi_fdiv+0x1ee>
 8000cf6:	429d      	cmp	r5, r3
 8000cf8:	d801      	bhi.n	8000cfe <__aeabi_fdiv+0x1f2>
 8000cfa:	1b5b      	subs	r3, r3, r5
 8000cfc:	4332      	orrs	r2, r6
 8000cfe:	3801      	subs	r0, #1
 8000d00:	2800      	cmp	r0, #0
 8000d02:	d1f3      	bne.n	8000cec <__aeabi_fdiv+0x1e0>
 8000d04:	1e58      	subs	r0, r3, #1
 8000d06:	4183      	sbcs	r3, r0
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	4698      	mov	r8, r3
 8000d0c:	000d      	movs	r5, r1
 8000d0e:	e79a      	b.n	8000c46 <__aeabi_fdiv+0x13a>
 8000d10:	201a      	movs	r0, #26
 8000d12:	2201      	movs	r2, #1
 8000d14:	1b5b      	subs	r3, r3, r5
 8000d16:	e7e8      	b.n	8000cea <__aeabi_fdiv+0x1de>
 8000d18:	3b02      	subs	r3, #2
 8000d1a:	425a      	negs	r2, r3
 8000d1c:	4153      	adcs	r3, r2
 8000d1e:	425b      	negs	r3, r3
 8000d20:	0035      	movs	r5, r6
 8000d22:	2200      	movs	r2, #0
 8000d24:	b2d8      	uxtb	r0, r3
 8000d26:	e773      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000d28:	0192      	lsls	r2, r2, #6
 8000d2a:	2000      	movs	r0, #0
 8000d2c:	0a52      	lsrs	r2, r2, #9
 8000d2e:	e76f      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000d30:	431a      	orrs	r2, r3
 8000d32:	0252      	lsls	r2, r2, #9
 8000d34:	0035      	movs	r5, r6
 8000d36:	20ff      	movs	r0, #255	@ 0xff
 8000d38:	0a52      	lsrs	r2, r2, #9
 8000d3a:	e769      	b.n	8000c10 <__aeabi_fdiv+0x104>
 8000d3c:	4644      	mov	r4, r8
 8000d3e:	e7ad      	b.n	8000c9c <__aeabi_fdiv+0x190>
 8000d40:	0800c7e8 	.word	0x0800c7e8
 8000d44:	0800c828 	.word	0x0800c828
 8000d48:	f7ffffff 	.word	0xf7ffffff

08000d4c <__eqsf2>:
 8000d4c:	b570      	push	{r4, r5, r6, lr}
 8000d4e:	0042      	lsls	r2, r0, #1
 8000d50:	024e      	lsls	r6, r1, #9
 8000d52:	004c      	lsls	r4, r1, #1
 8000d54:	0245      	lsls	r5, r0, #9
 8000d56:	0a6d      	lsrs	r5, r5, #9
 8000d58:	0e12      	lsrs	r2, r2, #24
 8000d5a:	0fc3      	lsrs	r3, r0, #31
 8000d5c:	0a76      	lsrs	r6, r6, #9
 8000d5e:	0e24      	lsrs	r4, r4, #24
 8000d60:	0fc9      	lsrs	r1, r1, #31
 8000d62:	2aff      	cmp	r2, #255	@ 0xff
 8000d64:	d010      	beq.n	8000d88 <__eqsf2+0x3c>
 8000d66:	2cff      	cmp	r4, #255	@ 0xff
 8000d68:	d00c      	beq.n	8000d84 <__eqsf2+0x38>
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	42a2      	cmp	r2, r4
 8000d6e:	d10a      	bne.n	8000d86 <__eqsf2+0x3a>
 8000d70:	42b5      	cmp	r5, r6
 8000d72:	d108      	bne.n	8000d86 <__eqsf2+0x3a>
 8000d74:	428b      	cmp	r3, r1
 8000d76:	d00f      	beq.n	8000d98 <__eqsf2+0x4c>
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	d104      	bne.n	8000d86 <__eqsf2+0x3a>
 8000d7c:	0028      	movs	r0, r5
 8000d7e:	1e43      	subs	r3, r0, #1
 8000d80:	4198      	sbcs	r0, r3
 8000d82:	e000      	b.n	8000d86 <__eqsf2+0x3a>
 8000d84:	2001      	movs	r0, #1
 8000d86:	bd70      	pop	{r4, r5, r6, pc}
 8000d88:	2001      	movs	r0, #1
 8000d8a:	2cff      	cmp	r4, #255	@ 0xff
 8000d8c:	d1fb      	bne.n	8000d86 <__eqsf2+0x3a>
 8000d8e:	4335      	orrs	r5, r6
 8000d90:	d1f9      	bne.n	8000d86 <__eqsf2+0x3a>
 8000d92:	404b      	eors	r3, r1
 8000d94:	0018      	movs	r0, r3
 8000d96:	e7f6      	b.n	8000d86 <__eqsf2+0x3a>
 8000d98:	2000      	movs	r0, #0
 8000d9a:	e7f4      	b.n	8000d86 <__eqsf2+0x3a>

08000d9c <__gesf2>:
 8000d9c:	b530      	push	{r4, r5, lr}
 8000d9e:	0042      	lsls	r2, r0, #1
 8000da0:	0244      	lsls	r4, r0, #9
 8000da2:	024d      	lsls	r5, r1, #9
 8000da4:	0fc3      	lsrs	r3, r0, #31
 8000da6:	0048      	lsls	r0, r1, #1
 8000da8:	0a64      	lsrs	r4, r4, #9
 8000daa:	0e12      	lsrs	r2, r2, #24
 8000dac:	0a6d      	lsrs	r5, r5, #9
 8000dae:	0e00      	lsrs	r0, r0, #24
 8000db0:	0fc9      	lsrs	r1, r1, #31
 8000db2:	2aff      	cmp	r2, #255	@ 0xff
 8000db4:	d019      	beq.n	8000dea <__gesf2+0x4e>
 8000db6:	28ff      	cmp	r0, #255	@ 0xff
 8000db8:	d00b      	beq.n	8000dd2 <__gesf2+0x36>
 8000dba:	2a00      	cmp	r2, #0
 8000dbc:	d11e      	bne.n	8000dfc <__gesf2+0x60>
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	d10b      	bne.n	8000dda <__gesf2+0x3e>
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d027      	beq.n	8000e16 <__gesf2+0x7a>
 8000dc6:	2c00      	cmp	r4, #0
 8000dc8:	d134      	bne.n	8000e34 <__gesf2+0x98>
 8000dca:	2900      	cmp	r1, #0
 8000dcc:	d02f      	beq.n	8000e2e <__gesf2+0x92>
 8000dce:	0008      	movs	r0, r1
 8000dd0:	bd30      	pop	{r4, r5, pc}
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d128      	bne.n	8000e28 <__gesf2+0x8c>
 8000dd6:	2a00      	cmp	r2, #0
 8000dd8:	d101      	bne.n	8000dde <__gesf2+0x42>
 8000dda:	2c00      	cmp	r4, #0
 8000ddc:	d0f5      	beq.n	8000dca <__gesf2+0x2e>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d107      	bne.n	8000df2 <__gesf2+0x56>
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d023      	beq.n	8000e2e <__gesf2+0x92>
 8000de6:	0018      	movs	r0, r3
 8000de8:	e7f2      	b.n	8000dd0 <__gesf2+0x34>
 8000dea:	2c00      	cmp	r4, #0
 8000dec:	d11c      	bne.n	8000e28 <__gesf2+0x8c>
 8000dee:	28ff      	cmp	r0, #255	@ 0xff
 8000df0:	d014      	beq.n	8000e1c <__gesf2+0x80>
 8000df2:	1e58      	subs	r0, r3, #1
 8000df4:	2302      	movs	r3, #2
 8000df6:	4018      	ands	r0, r3
 8000df8:	3801      	subs	r0, #1
 8000dfa:	e7e9      	b.n	8000dd0 <__gesf2+0x34>
 8000dfc:	2800      	cmp	r0, #0
 8000dfe:	d0f8      	beq.n	8000df2 <__gesf2+0x56>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	d1f6      	bne.n	8000df2 <__gesf2+0x56>
 8000e04:	4282      	cmp	r2, r0
 8000e06:	dcf4      	bgt.n	8000df2 <__gesf2+0x56>
 8000e08:	dbeb      	blt.n	8000de2 <__gesf2+0x46>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d8f1      	bhi.n	8000df2 <__gesf2+0x56>
 8000e0e:	2000      	movs	r0, #0
 8000e10:	42ac      	cmp	r4, r5
 8000e12:	d2dd      	bcs.n	8000dd0 <__gesf2+0x34>
 8000e14:	e7e5      	b.n	8000de2 <__gesf2+0x46>
 8000e16:	2c00      	cmp	r4, #0
 8000e18:	d0da      	beq.n	8000dd0 <__gesf2+0x34>
 8000e1a:	e7ea      	b.n	8000df2 <__gesf2+0x56>
 8000e1c:	2d00      	cmp	r5, #0
 8000e1e:	d103      	bne.n	8000e28 <__gesf2+0x8c>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	d1e6      	bne.n	8000df2 <__gesf2+0x56>
 8000e24:	2000      	movs	r0, #0
 8000e26:	e7d3      	b.n	8000dd0 <__gesf2+0x34>
 8000e28:	2002      	movs	r0, #2
 8000e2a:	4240      	negs	r0, r0
 8000e2c:	e7d0      	b.n	8000dd0 <__gesf2+0x34>
 8000e2e:	2001      	movs	r0, #1
 8000e30:	4240      	negs	r0, r0
 8000e32:	e7cd      	b.n	8000dd0 <__gesf2+0x34>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d0e8      	beq.n	8000e0a <__gesf2+0x6e>
 8000e38:	e7db      	b.n	8000df2 <__gesf2+0x56>
 8000e3a:	46c0      	nop			@ (mov r8, r8)

08000e3c <__lesf2>:
 8000e3c:	b530      	push	{r4, r5, lr}
 8000e3e:	0042      	lsls	r2, r0, #1
 8000e40:	0244      	lsls	r4, r0, #9
 8000e42:	024d      	lsls	r5, r1, #9
 8000e44:	0fc3      	lsrs	r3, r0, #31
 8000e46:	0048      	lsls	r0, r1, #1
 8000e48:	0a64      	lsrs	r4, r4, #9
 8000e4a:	0e12      	lsrs	r2, r2, #24
 8000e4c:	0a6d      	lsrs	r5, r5, #9
 8000e4e:	0e00      	lsrs	r0, r0, #24
 8000e50:	0fc9      	lsrs	r1, r1, #31
 8000e52:	2aff      	cmp	r2, #255	@ 0xff
 8000e54:	d01a      	beq.n	8000e8c <__lesf2+0x50>
 8000e56:	28ff      	cmp	r0, #255	@ 0xff
 8000e58:	d00e      	beq.n	8000e78 <__lesf2+0x3c>
 8000e5a:	2a00      	cmp	r2, #0
 8000e5c:	d11e      	bne.n	8000e9c <__lesf2+0x60>
 8000e5e:	2800      	cmp	r0, #0
 8000e60:	d10e      	bne.n	8000e80 <__lesf2+0x44>
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d02a      	beq.n	8000ebc <__lesf2+0x80>
 8000e66:	2c00      	cmp	r4, #0
 8000e68:	d00c      	beq.n	8000e84 <__lesf2+0x48>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d01d      	beq.n	8000eaa <__lesf2+0x6e>
 8000e6e:	1e58      	subs	r0, r3, #1
 8000e70:	2302      	movs	r3, #2
 8000e72:	4018      	ands	r0, r3
 8000e74:	3801      	subs	r0, #1
 8000e76:	e010      	b.n	8000e9a <__lesf2+0x5e>
 8000e78:	2d00      	cmp	r5, #0
 8000e7a:	d10d      	bne.n	8000e98 <__lesf2+0x5c>
 8000e7c:	2a00      	cmp	r2, #0
 8000e7e:	d120      	bne.n	8000ec2 <__lesf2+0x86>
 8000e80:	2c00      	cmp	r4, #0
 8000e82:	d11e      	bne.n	8000ec2 <__lesf2+0x86>
 8000e84:	2900      	cmp	r1, #0
 8000e86:	d023      	beq.n	8000ed0 <__lesf2+0x94>
 8000e88:	0008      	movs	r0, r1
 8000e8a:	e006      	b.n	8000e9a <__lesf2+0x5e>
 8000e8c:	2c00      	cmp	r4, #0
 8000e8e:	d103      	bne.n	8000e98 <__lesf2+0x5c>
 8000e90:	28ff      	cmp	r0, #255	@ 0xff
 8000e92:	d1ec      	bne.n	8000e6e <__lesf2+0x32>
 8000e94:	2d00      	cmp	r5, #0
 8000e96:	d017      	beq.n	8000ec8 <__lesf2+0x8c>
 8000e98:	2002      	movs	r0, #2
 8000e9a:	bd30      	pop	{r4, r5, pc}
 8000e9c:	2800      	cmp	r0, #0
 8000e9e:	d0e6      	beq.n	8000e6e <__lesf2+0x32>
 8000ea0:	428b      	cmp	r3, r1
 8000ea2:	d1e4      	bne.n	8000e6e <__lesf2+0x32>
 8000ea4:	4282      	cmp	r2, r0
 8000ea6:	dce2      	bgt.n	8000e6e <__lesf2+0x32>
 8000ea8:	db04      	blt.n	8000eb4 <__lesf2+0x78>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d8df      	bhi.n	8000e6e <__lesf2+0x32>
 8000eae:	2000      	movs	r0, #0
 8000eb0:	42ac      	cmp	r4, r5
 8000eb2:	d2f2      	bcs.n	8000e9a <__lesf2+0x5e>
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d00b      	beq.n	8000ed0 <__lesf2+0x94>
 8000eb8:	0018      	movs	r0, r3
 8000eba:	e7ee      	b.n	8000e9a <__lesf2+0x5e>
 8000ebc:	2c00      	cmp	r4, #0
 8000ebe:	d0ec      	beq.n	8000e9a <__lesf2+0x5e>
 8000ec0:	e7d5      	b.n	8000e6e <__lesf2+0x32>
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d1d3      	bne.n	8000e6e <__lesf2+0x32>
 8000ec6:	e7f5      	b.n	8000eb4 <__lesf2+0x78>
 8000ec8:	2000      	movs	r0, #0
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d0e5      	beq.n	8000e9a <__lesf2+0x5e>
 8000ece:	e7ce      	b.n	8000e6e <__lesf2+0x32>
 8000ed0:	2001      	movs	r0, #1
 8000ed2:	4240      	negs	r0, r0
 8000ed4:	e7e1      	b.n	8000e9a <__lesf2+0x5e>
 8000ed6:	46c0      	nop			@ (mov r8, r8)

08000ed8 <__aeabi_fmul>:
 8000ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eda:	464f      	mov	r7, r9
 8000edc:	4646      	mov	r6, r8
 8000ede:	46d6      	mov	lr, sl
 8000ee0:	0243      	lsls	r3, r0, #9
 8000ee2:	0a5b      	lsrs	r3, r3, #9
 8000ee4:	0045      	lsls	r5, r0, #1
 8000ee6:	b5c0      	push	{r6, r7, lr}
 8000ee8:	4699      	mov	r9, r3
 8000eea:	1c0f      	adds	r7, r1, #0
 8000eec:	0e2d      	lsrs	r5, r5, #24
 8000eee:	0fc6      	lsrs	r6, r0, #31
 8000ef0:	2d00      	cmp	r5, #0
 8000ef2:	d100      	bne.n	8000ef6 <__aeabi_fmul+0x1e>
 8000ef4:	e088      	b.n	8001008 <__aeabi_fmul+0x130>
 8000ef6:	2dff      	cmp	r5, #255	@ 0xff
 8000ef8:	d100      	bne.n	8000efc <__aeabi_fmul+0x24>
 8000efa:	e08d      	b.n	8001018 <__aeabi_fmul+0x140>
 8000efc:	2280      	movs	r2, #128	@ 0x80
 8000efe:	00db      	lsls	r3, r3, #3
 8000f00:	04d2      	lsls	r2, r2, #19
 8000f02:	431a      	orrs	r2, r3
 8000f04:	2300      	movs	r3, #0
 8000f06:	4691      	mov	r9, r2
 8000f08:	4698      	mov	r8, r3
 8000f0a:	469a      	mov	sl, r3
 8000f0c:	3d7f      	subs	r5, #127	@ 0x7f
 8000f0e:	027c      	lsls	r4, r7, #9
 8000f10:	007b      	lsls	r3, r7, #1
 8000f12:	0a64      	lsrs	r4, r4, #9
 8000f14:	0e1b      	lsrs	r3, r3, #24
 8000f16:	0fff      	lsrs	r7, r7, #31
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d068      	beq.n	8000fee <__aeabi_fmul+0x116>
 8000f1c:	2bff      	cmp	r3, #255	@ 0xff
 8000f1e:	d021      	beq.n	8000f64 <__aeabi_fmul+0x8c>
 8000f20:	2280      	movs	r2, #128	@ 0x80
 8000f22:	00e4      	lsls	r4, r4, #3
 8000f24:	04d2      	lsls	r2, r2, #19
 8000f26:	4314      	orrs	r4, r2
 8000f28:	4642      	mov	r2, r8
 8000f2a:	3b7f      	subs	r3, #127	@ 0x7f
 8000f2c:	195b      	adds	r3, r3, r5
 8000f2e:	2100      	movs	r1, #0
 8000f30:	1c5d      	adds	r5, r3, #1
 8000f32:	2a0a      	cmp	r2, #10
 8000f34:	dc2e      	bgt.n	8000f94 <__aeabi_fmul+0xbc>
 8000f36:	407e      	eors	r6, r7
 8000f38:	4642      	mov	r2, r8
 8000f3a:	2a02      	cmp	r2, #2
 8000f3c:	dc23      	bgt.n	8000f86 <__aeabi_fmul+0xae>
 8000f3e:	3a01      	subs	r2, #1
 8000f40:	2a01      	cmp	r2, #1
 8000f42:	d900      	bls.n	8000f46 <__aeabi_fmul+0x6e>
 8000f44:	e0bd      	b.n	80010c2 <__aeabi_fmul+0x1ea>
 8000f46:	2902      	cmp	r1, #2
 8000f48:	d06e      	beq.n	8001028 <__aeabi_fmul+0x150>
 8000f4a:	2901      	cmp	r1, #1
 8000f4c:	d12c      	bne.n	8000fa8 <__aeabi_fmul+0xd0>
 8000f4e:	2000      	movs	r0, #0
 8000f50:	2200      	movs	r2, #0
 8000f52:	05c0      	lsls	r0, r0, #23
 8000f54:	07f6      	lsls	r6, r6, #31
 8000f56:	4310      	orrs	r0, r2
 8000f58:	4330      	orrs	r0, r6
 8000f5a:	bce0      	pop	{r5, r6, r7}
 8000f5c:	46ba      	mov	sl, r7
 8000f5e:	46b1      	mov	r9, r6
 8000f60:	46a8      	mov	r8, r5
 8000f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f64:	002b      	movs	r3, r5
 8000f66:	33ff      	adds	r3, #255	@ 0xff
 8000f68:	2c00      	cmp	r4, #0
 8000f6a:	d065      	beq.n	8001038 <__aeabi_fmul+0x160>
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	4641      	mov	r1, r8
 8000f70:	4311      	orrs	r1, r2
 8000f72:	0032      	movs	r2, r6
 8000f74:	3501      	adds	r5, #1
 8000f76:	4688      	mov	r8, r1
 8000f78:	407a      	eors	r2, r7
 8000f7a:	35ff      	adds	r5, #255	@ 0xff
 8000f7c:	290a      	cmp	r1, #10
 8000f7e:	dd00      	ble.n	8000f82 <__aeabi_fmul+0xaa>
 8000f80:	e0d8      	b.n	8001134 <__aeabi_fmul+0x25c>
 8000f82:	0016      	movs	r6, r2
 8000f84:	2103      	movs	r1, #3
 8000f86:	4640      	mov	r0, r8
 8000f88:	2201      	movs	r2, #1
 8000f8a:	4082      	lsls	r2, r0
 8000f8c:	20a6      	movs	r0, #166	@ 0xa6
 8000f8e:	00c0      	lsls	r0, r0, #3
 8000f90:	4202      	tst	r2, r0
 8000f92:	d020      	beq.n	8000fd6 <__aeabi_fmul+0xfe>
 8000f94:	4653      	mov	r3, sl
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d046      	beq.n	8001028 <__aeabi_fmul+0x150>
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_fmul+0xc8>
 8000f9e:	e0bb      	b.n	8001118 <__aeabi_fmul+0x240>
 8000fa0:	4651      	mov	r1, sl
 8000fa2:	464c      	mov	r4, r9
 8000fa4:	2901      	cmp	r1, #1
 8000fa6:	d0d2      	beq.n	8000f4e <__aeabi_fmul+0x76>
 8000fa8:	002b      	movs	r3, r5
 8000faa:	337f      	adds	r3, #127	@ 0x7f
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	dd70      	ble.n	8001092 <__aeabi_fmul+0x1ba>
 8000fb0:	0762      	lsls	r2, r4, #29
 8000fb2:	d004      	beq.n	8000fbe <__aeabi_fmul+0xe6>
 8000fb4:	220f      	movs	r2, #15
 8000fb6:	4022      	ands	r2, r4
 8000fb8:	2a04      	cmp	r2, #4
 8000fba:	d000      	beq.n	8000fbe <__aeabi_fmul+0xe6>
 8000fbc:	3404      	adds	r4, #4
 8000fbe:	0122      	lsls	r2, r4, #4
 8000fc0:	d503      	bpl.n	8000fca <__aeabi_fmul+0xf2>
 8000fc2:	4b63      	ldr	r3, [pc, #396]	@ (8001150 <__aeabi_fmul+0x278>)
 8000fc4:	401c      	ands	r4, r3
 8000fc6:	002b      	movs	r3, r5
 8000fc8:	3380      	adds	r3, #128	@ 0x80
 8000fca:	2bfe      	cmp	r3, #254	@ 0xfe
 8000fcc:	dc2c      	bgt.n	8001028 <__aeabi_fmul+0x150>
 8000fce:	01a2      	lsls	r2, r4, #6
 8000fd0:	0a52      	lsrs	r2, r2, #9
 8000fd2:	b2d8      	uxtb	r0, r3
 8000fd4:	e7bd      	b.n	8000f52 <__aeabi_fmul+0x7a>
 8000fd6:	2090      	movs	r0, #144	@ 0x90
 8000fd8:	0080      	lsls	r0, r0, #2
 8000fda:	4202      	tst	r2, r0
 8000fdc:	d127      	bne.n	800102e <__aeabi_fmul+0x156>
 8000fde:	38b9      	subs	r0, #185	@ 0xb9
 8000fe0:	38ff      	subs	r0, #255	@ 0xff
 8000fe2:	4210      	tst	r0, r2
 8000fe4:	d06d      	beq.n	80010c2 <__aeabi_fmul+0x1ea>
 8000fe6:	003e      	movs	r6, r7
 8000fe8:	46a1      	mov	r9, r4
 8000fea:	468a      	mov	sl, r1
 8000fec:	e7d2      	b.n	8000f94 <__aeabi_fmul+0xbc>
 8000fee:	2c00      	cmp	r4, #0
 8000ff0:	d141      	bne.n	8001076 <__aeabi_fmul+0x19e>
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	4642      	mov	r2, r8
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	4690      	mov	r8, r2
 8000ffa:	002b      	movs	r3, r5
 8000ffc:	4642      	mov	r2, r8
 8000ffe:	2101      	movs	r1, #1
 8001000:	1c5d      	adds	r5, r3, #1
 8001002:	2a0a      	cmp	r2, #10
 8001004:	dd97      	ble.n	8000f36 <__aeabi_fmul+0x5e>
 8001006:	e7c5      	b.n	8000f94 <__aeabi_fmul+0xbc>
 8001008:	2b00      	cmp	r3, #0
 800100a:	d126      	bne.n	800105a <__aeabi_fmul+0x182>
 800100c:	2304      	movs	r3, #4
 800100e:	4698      	mov	r8, r3
 8001010:	3b03      	subs	r3, #3
 8001012:	2500      	movs	r5, #0
 8001014:	469a      	mov	sl, r3
 8001016:	e77a      	b.n	8000f0e <__aeabi_fmul+0x36>
 8001018:	2b00      	cmp	r3, #0
 800101a:	d118      	bne.n	800104e <__aeabi_fmul+0x176>
 800101c:	2308      	movs	r3, #8
 800101e:	4698      	mov	r8, r3
 8001020:	3b06      	subs	r3, #6
 8001022:	25ff      	movs	r5, #255	@ 0xff
 8001024:	469a      	mov	sl, r3
 8001026:	e772      	b.n	8000f0e <__aeabi_fmul+0x36>
 8001028:	20ff      	movs	r0, #255	@ 0xff
 800102a:	2200      	movs	r2, #0
 800102c:	e791      	b.n	8000f52 <__aeabi_fmul+0x7a>
 800102e:	2280      	movs	r2, #128	@ 0x80
 8001030:	2600      	movs	r6, #0
 8001032:	20ff      	movs	r0, #255	@ 0xff
 8001034:	03d2      	lsls	r2, r2, #15
 8001036:	e78c      	b.n	8000f52 <__aeabi_fmul+0x7a>
 8001038:	4641      	mov	r1, r8
 800103a:	2202      	movs	r2, #2
 800103c:	3501      	adds	r5, #1
 800103e:	4311      	orrs	r1, r2
 8001040:	4688      	mov	r8, r1
 8001042:	35ff      	adds	r5, #255	@ 0xff
 8001044:	290a      	cmp	r1, #10
 8001046:	dca5      	bgt.n	8000f94 <__aeabi_fmul+0xbc>
 8001048:	2102      	movs	r1, #2
 800104a:	407e      	eors	r6, r7
 800104c:	e774      	b.n	8000f38 <__aeabi_fmul+0x60>
 800104e:	230c      	movs	r3, #12
 8001050:	4698      	mov	r8, r3
 8001052:	3b09      	subs	r3, #9
 8001054:	25ff      	movs	r5, #255	@ 0xff
 8001056:	469a      	mov	sl, r3
 8001058:	e759      	b.n	8000f0e <__aeabi_fmul+0x36>
 800105a:	0018      	movs	r0, r3
 800105c:	f002 fa54 	bl	8003508 <__clzsi2>
 8001060:	464a      	mov	r2, r9
 8001062:	1f43      	subs	r3, r0, #5
 8001064:	2576      	movs	r5, #118	@ 0x76
 8001066:	409a      	lsls	r2, r3
 8001068:	2300      	movs	r3, #0
 800106a:	426d      	negs	r5, r5
 800106c:	4691      	mov	r9, r2
 800106e:	4698      	mov	r8, r3
 8001070:	469a      	mov	sl, r3
 8001072:	1a2d      	subs	r5, r5, r0
 8001074:	e74b      	b.n	8000f0e <__aeabi_fmul+0x36>
 8001076:	0020      	movs	r0, r4
 8001078:	f002 fa46 	bl	8003508 <__clzsi2>
 800107c:	4642      	mov	r2, r8
 800107e:	1f43      	subs	r3, r0, #5
 8001080:	409c      	lsls	r4, r3
 8001082:	1a2b      	subs	r3, r5, r0
 8001084:	3b76      	subs	r3, #118	@ 0x76
 8001086:	2100      	movs	r1, #0
 8001088:	1c5d      	adds	r5, r3, #1
 800108a:	2a0a      	cmp	r2, #10
 800108c:	dc00      	bgt.n	8001090 <__aeabi_fmul+0x1b8>
 800108e:	e752      	b.n	8000f36 <__aeabi_fmul+0x5e>
 8001090:	e780      	b.n	8000f94 <__aeabi_fmul+0xbc>
 8001092:	2201      	movs	r2, #1
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	2b1b      	cmp	r3, #27
 8001098:	dd00      	ble.n	800109c <__aeabi_fmul+0x1c4>
 800109a:	e758      	b.n	8000f4e <__aeabi_fmul+0x76>
 800109c:	359e      	adds	r5, #158	@ 0x9e
 800109e:	0022      	movs	r2, r4
 80010a0:	40ac      	lsls	r4, r5
 80010a2:	40da      	lsrs	r2, r3
 80010a4:	1e63      	subs	r3, r4, #1
 80010a6:	419c      	sbcs	r4, r3
 80010a8:	4322      	orrs	r2, r4
 80010aa:	0753      	lsls	r3, r2, #29
 80010ac:	d004      	beq.n	80010b8 <__aeabi_fmul+0x1e0>
 80010ae:	230f      	movs	r3, #15
 80010b0:	4013      	ands	r3, r2
 80010b2:	2b04      	cmp	r3, #4
 80010b4:	d000      	beq.n	80010b8 <__aeabi_fmul+0x1e0>
 80010b6:	3204      	adds	r2, #4
 80010b8:	0153      	lsls	r3, r2, #5
 80010ba:	d537      	bpl.n	800112c <__aeabi_fmul+0x254>
 80010bc:	2001      	movs	r0, #1
 80010be:	2200      	movs	r2, #0
 80010c0:	e747      	b.n	8000f52 <__aeabi_fmul+0x7a>
 80010c2:	0c21      	lsrs	r1, r4, #16
 80010c4:	464a      	mov	r2, r9
 80010c6:	0424      	lsls	r4, r4, #16
 80010c8:	0c24      	lsrs	r4, r4, #16
 80010ca:	0027      	movs	r7, r4
 80010cc:	0c10      	lsrs	r0, r2, #16
 80010ce:	0412      	lsls	r2, r2, #16
 80010d0:	0c12      	lsrs	r2, r2, #16
 80010d2:	4344      	muls	r4, r0
 80010d4:	4357      	muls	r7, r2
 80010d6:	4348      	muls	r0, r1
 80010d8:	4351      	muls	r1, r2
 80010da:	0c3a      	lsrs	r2, r7, #16
 80010dc:	1909      	adds	r1, r1, r4
 80010de:	1852      	adds	r2, r2, r1
 80010e0:	4294      	cmp	r4, r2
 80010e2:	d903      	bls.n	80010ec <__aeabi_fmul+0x214>
 80010e4:	2180      	movs	r1, #128	@ 0x80
 80010e6:	0249      	lsls	r1, r1, #9
 80010e8:	468c      	mov	ip, r1
 80010ea:	4460      	add	r0, ip
 80010ec:	043f      	lsls	r7, r7, #16
 80010ee:	0411      	lsls	r1, r2, #16
 80010f0:	0c3f      	lsrs	r7, r7, #16
 80010f2:	19c9      	adds	r1, r1, r7
 80010f4:	018c      	lsls	r4, r1, #6
 80010f6:	1e67      	subs	r7, r4, #1
 80010f8:	41bc      	sbcs	r4, r7
 80010fa:	0c12      	lsrs	r2, r2, #16
 80010fc:	0e89      	lsrs	r1, r1, #26
 80010fe:	1812      	adds	r2, r2, r0
 8001100:	430c      	orrs	r4, r1
 8001102:	0192      	lsls	r2, r2, #6
 8001104:	4314      	orrs	r4, r2
 8001106:	0112      	lsls	r2, r2, #4
 8001108:	d50e      	bpl.n	8001128 <__aeabi_fmul+0x250>
 800110a:	2301      	movs	r3, #1
 800110c:	0862      	lsrs	r2, r4, #1
 800110e:	401c      	ands	r4, r3
 8001110:	4314      	orrs	r4, r2
 8001112:	e749      	b.n	8000fa8 <__aeabi_fmul+0xd0>
 8001114:	003e      	movs	r6, r7
 8001116:	46a1      	mov	r9, r4
 8001118:	2280      	movs	r2, #128	@ 0x80
 800111a:	464b      	mov	r3, r9
 800111c:	03d2      	lsls	r2, r2, #15
 800111e:	431a      	orrs	r2, r3
 8001120:	0252      	lsls	r2, r2, #9
 8001122:	20ff      	movs	r0, #255	@ 0xff
 8001124:	0a52      	lsrs	r2, r2, #9
 8001126:	e714      	b.n	8000f52 <__aeabi_fmul+0x7a>
 8001128:	001d      	movs	r5, r3
 800112a:	e73d      	b.n	8000fa8 <__aeabi_fmul+0xd0>
 800112c:	0192      	lsls	r2, r2, #6
 800112e:	2000      	movs	r0, #0
 8001130:	0a52      	lsrs	r2, r2, #9
 8001132:	e70e      	b.n	8000f52 <__aeabi_fmul+0x7a>
 8001134:	290f      	cmp	r1, #15
 8001136:	d1ed      	bne.n	8001114 <__aeabi_fmul+0x23c>
 8001138:	2280      	movs	r2, #128	@ 0x80
 800113a:	464b      	mov	r3, r9
 800113c:	03d2      	lsls	r2, r2, #15
 800113e:	4213      	tst	r3, r2
 8001140:	d0ea      	beq.n	8001118 <__aeabi_fmul+0x240>
 8001142:	4214      	tst	r4, r2
 8001144:	d1e8      	bne.n	8001118 <__aeabi_fmul+0x240>
 8001146:	003e      	movs	r6, r7
 8001148:	20ff      	movs	r0, #255	@ 0xff
 800114a:	4322      	orrs	r2, r4
 800114c:	e701      	b.n	8000f52 <__aeabi_fmul+0x7a>
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	f7ffffff 	.word	0xf7ffffff

08001154 <__aeabi_fsub>:
 8001154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001156:	4647      	mov	r7, r8
 8001158:	46ce      	mov	lr, r9
 800115a:	024e      	lsls	r6, r1, #9
 800115c:	0243      	lsls	r3, r0, #9
 800115e:	0045      	lsls	r5, r0, #1
 8001160:	0a72      	lsrs	r2, r6, #9
 8001162:	0fc4      	lsrs	r4, r0, #31
 8001164:	0048      	lsls	r0, r1, #1
 8001166:	b580      	push	{r7, lr}
 8001168:	4694      	mov	ip, r2
 800116a:	0a5f      	lsrs	r7, r3, #9
 800116c:	0e2d      	lsrs	r5, r5, #24
 800116e:	099b      	lsrs	r3, r3, #6
 8001170:	0e00      	lsrs	r0, r0, #24
 8001172:	0fc9      	lsrs	r1, r1, #31
 8001174:	09b6      	lsrs	r6, r6, #6
 8001176:	28ff      	cmp	r0, #255	@ 0xff
 8001178:	d024      	beq.n	80011c4 <__aeabi_fsub+0x70>
 800117a:	2201      	movs	r2, #1
 800117c:	4051      	eors	r1, r2
 800117e:	1a2a      	subs	r2, r5, r0
 8001180:	428c      	cmp	r4, r1
 8001182:	d00f      	beq.n	80011a4 <__aeabi_fsub+0x50>
 8001184:	2a00      	cmp	r2, #0
 8001186:	dc00      	bgt.n	800118a <__aeabi_fsub+0x36>
 8001188:	e16a      	b.n	8001460 <__aeabi_fsub+0x30c>
 800118a:	2800      	cmp	r0, #0
 800118c:	d135      	bne.n	80011fa <__aeabi_fsub+0xa6>
 800118e:	2e00      	cmp	r6, #0
 8001190:	d100      	bne.n	8001194 <__aeabi_fsub+0x40>
 8001192:	e0a2      	b.n	80012da <__aeabi_fsub+0x186>
 8001194:	1e51      	subs	r1, r2, #1
 8001196:	2a01      	cmp	r2, #1
 8001198:	d100      	bne.n	800119c <__aeabi_fsub+0x48>
 800119a:	e124      	b.n	80013e6 <__aeabi_fsub+0x292>
 800119c:	2aff      	cmp	r2, #255	@ 0xff
 800119e:	d021      	beq.n	80011e4 <__aeabi_fsub+0x90>
 80011a0:	000a      	movs	r2, r1
 80011a2:	e02f      	b.n	8001204 <__aeabi_fsub+0xb0>
 80011a4:	2a00      	cmp	r2, #0
 80011a6:	dc00      	bgt.n	80011aa <__aeabi_fsub+0x56>
 80011a8:	e167      	b.n	800147a <__aeabi_fsub+0x326>
 80011aa:	2800      	cmp	r0, #0
 80011ac:	d05e      	beq.n	800126c <__aeabi_fsub+0x118>
 80011ae:	2dff      	cmp	r5, #255	@ 0xff
 80011b0:	d018      	beq.n	80011e4 <__aeabi_fsub+0x90>
 80011b2:	2180      	movs	r1, #128	@ 0x80
 80011b4:	04c9      	lsls	r1, r1, #19
 80011b6:	430e      	orrs	r6, r1
 80011b8:	2a1b      	cmp	r2, #27
 80011ba:	dc00      	bgt.n	80011be <__aeabi_fsub+0x6a>
 80011bc:	e076      	b.n	80012ac <__aeabi_fsub+0x158>
 80011be:	002a      	movs	r2, r5
 80011c0:	3301      	adds	r3, #1
 80011c2:	e032      	b.n	800122a <__aeabi_fsub+0xd6>
 80011c4:	002a      	movs	r2, r5
 80011c6:	3aff      	subs	r2, #255	@ 0xff
 80011c8:	4691      	mov	r9, r2
 80011ca:	2e00      	cmp	r6, #0
 80011cc:	d042      	beq.n	8001254 <__aeabi_fsub+0x100>
 80011ce:	428c      	cmp	r4, r1
 80011d0:	d055      	beq.n	800127e <__aeabi_fsub+0x12a>
 80011d2:	464a      	mov	r2, r9
 80011d4:	2a00      	cmp	r2, #0
 80011d6:	d100      	bne.n	80011da <__aeabi_fsub+0x86>
 80011d8:	e09c      	b.n	8001314 <__aeabi_fsub+0x1c0>
 80011da:	2d00      	cmp	r5, #0
 80011dc:	d100      	bne.n	80011e0 <__aeabi_fsub+0x8c>
 80011de:	e077      	b.n	80012d0 <__aeabi_fsub+0x17c>
 80011e0:	000c      	movs	r4, r1
 80011e2:	0033      	movs	r3, r6
 80011e4:	08db      	lsrs	r3, r3, #3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x98>
 80011ea:	e06e      	b.n	80012ca <__aeabi_fsub+0x176>
 80011ec:	2280      	movs	r2, #128	@ 0x80
 80011ee:	03d2      	lsls	r2, r2, #15
 80011f0:	4313      	orrs	r3, r2
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	20ff      	movs	r0, #255	@ 0xff
 80011f6:	0a5b      	lsrs	r3, r3, #9
 80011f8:	e024      	b.n	8001244 <__aeabi_fsub+0xf0>
 80011fa:	2dff      	cmp	r5, #255	@ 0xff
 80011fc:	d0f2      	beq.n	80011e4 <__aeabi_fsub+0x90>
 80011fe:	2180      	movs	r1, #128	@ 0x80
 8001200:	04c9      	lsls	r1, r1, #19
 8001202:	430e      	orrs	r6, r1
 8001204:	2101      	movs	r1, #1
 8001206:	2a1b      	cmp	r2, #27
 8001208:	dc08      	bgt.n	800121c <__aeabi_fsub+0xc8>
 800120a:	0031      	movs	r1, r6
 800120c:	2020      	movs	r0, #32
 800120e:	40d1      	lsrs	r1, r2
 8001210:	1a82      	subs	r2, r0, r2
 8001212:	4096      	lsls	r6, r2
 8001214:	0032      	movs	r2, r6
 8001216:	1e50      	subs	r0, r2, #1
 8001218:	4182      	sbcs	r2, r0
 800121a:	4311      	orrs	r1, r2
 800121c:	1a5b      	subs	r3, r3, r1
 800121e:	015a      	lsls	r2, r3, #5
 8001220:	d460      	bmi.n	80012e4 <__aeabi_fsub+0x190>
 8001222:	2107      	movs	r1, #7
 8001224:	002a      	movs	r2, r5
 8001226:	4019      	ands	r1, r3
 8001228:	d057      	beq.n	80012da <__aeabi_fsub+0x186>
 800122a:	210f      	movs	r1, #15
 800122c:	4019      	ands	r1, r3
 800122e:	2904      	cmp	r1, #4
 8001230:	d000      	beq.n	8001234 <__aeabi_fsub+0xe0>
 8001232:	3304      	adds	r3, #4
 8001234:	0159      	lsls	r1, r3, #5
 8001236:	d550      	bpl.n	80012da <__aeabi_fsub+0x186>
 8001238:	1c50      	adds	r0, r2, #1
 800123a:	2afe      	cmp	r2, #254	@ 0xfe
 800123c:	d045      	beq.n	80012ca <__aeabi_fsub+0x176>
 800123e:	019b      	lsls	r3, r3, #6
 8001240:	b2c0      	uxtb	r0, r0
 8001242:	0a5b      	lsrs	r3, r3, #9
 8001244:	05c0      	lsls	r0, r0, #23
 8001246:	4318      	orrs	r0, r3
 8001248:	07e4      	lsls	r4, r4, #31
 800124a:	4320      	orrs	r0, r4
 800124c:	bcc0      	pop	{r6, r7}
 800124e:	46b9      	mov	r9, r7
 8001250:	46b0      	mov	r8, r6
 8001252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001254:	2201      	movs	r2, #1
 8001256:	4051      	eors	r1, r2
 8001258:	428c      	cmp	r4, r1
 800125a:	d1ba      	bne.n	80011d2 <__aeabi_fsub+0x7e>
 800125c:	464a      	mov	r2, r9
 800125e:	2a00      	cmp	r2, #0
 8001260:	d010      	beq.n	8001284 <__aeabi_fsub+0x130>
 8001262:	2d00      	cmp	r5, #0
 8001264:	d100      	bne.n	8001268 <__aeabi_fsub+0x114>
 8001266:	e098      	b.n	800139a <__aeabi_fsub+0x246>
 8001268:	2300      	movs	r3, #0
 800126a:	e7bb      	b.n	80011e4 <__aeabi_fsub+0x90>
 800126c:	2e00      	cmp	r6, #0
 800126e:	d034      	beq.n	80012da <__aeabi_fsub+0x186>
 8001270:	1e51      	subs	r1, r2, #1
 8001272:	2a01      	cmp	r2, #1
 8001274:	d06e      	beq.n	8001354 <__aeabi_fsub+0x200>
 8001276:	2aff      	cmp	r2, #255	@ 0xff
 8001278:	d0b4      	beq.n	80011e4 <__aeabi_fsub+0x90>
 800127a:	000a      	movs	r2, r1
 800127c:	e79c      	b.n	80011b8 <__aeabi_fsub+0x64>
 800127e:	2a00      	cmp	r2, #0
 8001280:	d000      	beq.n	8001284 <__aeabi_fsub+0x130>
 8001282:	e088      	b.n	8001396 <__aeabi_fsub+0x242>
 8001284:	20fe      	movs	r0, #254	@ 0xfe
 8001286:	1c6a      	adds	r2, r5, #1
 8001288:	4210      	tst	r0, r2
 800128a:	d000      	beq.n	800128e <__aeabi_fsub+0x13a>
 800128c:	e092      	b.n	80013b4 <__aeabi_fsub+0x260>
 800128e:	2d00      	cmp	r5, #0
 8001290:	d000      	beq.n	8001294 <__aeabi_fsub+0x140>
 8001292:	e0a4      	b.n	80013de <__aeabi_fsub+0x28a>
 8001294:	2b00      	cmp	r3, #0
 8001296:	d100      	bne.n	800129a <__aeabi_fsub+0x146>
 8001298:	e0cb      	b.n	8001432 <__aeabi_fsub+0x2de>
 800129a:	2e00      	cmp	r6, #0
 800129c:	d000      	beq.n	80012a0 <__aeabi_fsub+0x14c>
 800129e:	e0ca      	b.n	8001436 <__aeabi_fsub+0x2e2>
 80012a0:	2200      	movs	r2, #0
 80012a2:	08db      	lsrs	r3, r3, #3
 80012a4:	025b      	lsls	r3, r3, #9
 80012a6:	0a5b      	lsrs	r3, r3, #9
 80012a8:	b2d0      	uxtb	r0, r2
 80012aa:	e7cb      	b.n	8001244 <__aeabi_fsub+0xf0>
 80012ac:	0031      	movs	r1, r6
 80012ae:	2020      	movs	r0, #32
 80012b0:	40d1      	lsrs	r1, r2
 80012b2:	1a82      	subs	r2, r0, r2
 80012b4:	4096      	lsls	r6, r2
 80012b6:	0032      	movs	r2, r6
 80012b8:	1e50      	subs	r0, r2, #1
 80012ba:	4182      	sbcs	r2, r0
 80012bc:	430a      	orrs	r2, r1
 80012be:	189b      	adds	r3, r3, r2
 80012c0:	015a      	lsls	r2, r3, #5
 80012c2:	d5ae      	bpl.n	8001222 <__aeabi_fsub+0xce>
 80012c4:	1c6a      	adds	r2, r5, #1
 80012c6:	2dfe      	cmp	r5, #254	@ 0xfe
 80012c8:	d14a      	bne.n	8001360 <__aeabi_fsub+0x20c>
 80012ca:	20ff      	movs	r0, #255	@ 0xff
 80012cc:	2300      	movs	r3, #0
 80012ce:	e7b9      	b.n	8001244 <__aeabi_fsub+0xf0>
 80012d0:	22ff      	movs	r2, #255	@ 0xff
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d14b      	bne.n	800136e <__aeabi_fsub+0x21a>
 80012d6:	000c      	movs	r4, r1
 80012d8:	0033      	movs	r3, r6
 80012da:	08db      	lsrs	r3, r3, #3
 80012dc:	2aff      	cmp	r2, #255	@ 0xff
 80012de:	d100      	bne.n	80012e2 <__aeabi_fsub+0x18e>
 80012e0:	e781      	b.n	80011e6 <__aeabi_fsub+0x92>
 80012e2:	e7df      	b.n	80012a4 <__aeabi_fsub+0x150>
 80012e4:	019f      	lsls	r7, r3, #6
 80012e6:	09bf      	lsrs	r7, r7, #6
 80012e8:	0038      	movs	r0, r7
 80012ea:	f002 f90d 	bl	8003508 <__clzsi2>
 80012ee:	3805      	subs	r0, #5
 80012f0:	4087      	lsls	r7, r0
 80012f2:	4285      	cmp	r5, r0
 80012f4:	dc21      	bgt.n	800133a <__aeabi_fsub+0x1e6>
 80012f6:	003b      	movs	r3, r7
 80012f8:	2120      	movs	r1, #32
 80012fa:	1b42      	subs	r2, r0, r5
 80012fc:	3201      	adds	r2, #1
 80012fe:	40d3      	lsrs	r3, r2
 8001300:	1a8a      	subs	r2, r1, r2
 8001302:	4097      	lsls	r7, r2
 8001304:	1e7a      	subs	r2, r7, #1
 8001306:	4197      	sbcs	r7, r2
 8001308:	2200      	movs	r2, #0
 800130a:	433b      	orrs	r3, r7
 800130c:	0759      	lsls	r1, r3, #29
 800130e:	d000      	beq.n	8001312 <__aeabi_fsub+0x1be>
 8001310:	e78b      	b.n	800122a <__aeabi_fsub+0xd6>
 8001312:	e78f      	b.n	8001234 <__aeabi_fsub+0xe0>
 8001314:	20fe      	movs	r0, #254	@ 0xfe
 8001316:	1c6a      	adds	r2, r5, #1
 8001318:	4210      	tst	r0, r2
 800131a:	d112      	bne.n	8001342 <__aeabi_fsub+0x1ee>
 800131c:	2d00      	cmp	r5, #0
 800131e:	d152      	bne.n	80013c6 <__aeabi_fsub+0x272>
 8001320:	2b00      	cmp	r3, #0
 8001322:	d07c      	beq.n	800141e <__aeabi_fsub+0x2ca>
 8001324:	2e00      	cmp	r6, #0
 8001326:	d0bb      	beq.n	80012a0 <__aeabi_fsub+0x14c>
 8001328:	1b9a      	subs	r2, r3, r6
 800132a:	0150      	lsls	r0, r2, #5
 800132c:	d400      	bmi.n	8001330 <__aeabi_fsub+0x1dc>
 800132e:	e08b      	b.n	8001448 <__aeabi_fsub+0x2f4>
 8001330:	2401      	movs	r4, #1
 8001332:	2200      	movs	r2, #0
 8001334:	1af3      	subs	r3, r6, r3
 8001336:	400c      	ands	r4, r1
 8001338:	e7e8      	b.n	800130c <__aeabi_fsub+0x1b8>
 800133a:	4b56      	ldr	r3, [pc, #344]	@ (8001494 <__aeabi_fsub+0x340>)
 800133c:	1a2a      	subs	r2, r5, r0
 800133e:	403b      	ands	r3, r7
 8001340:	e7e4      	b.n	800130c <__aeabi_fsub+0x1b8>
 8001342:	1b9f      	subs	r7, r3, r6
 8001344:	017a      	lsls	r2, r7, #5
 8001346:	d446      	bmi.n	80013d6 <__aeabi_fsub+0x282>
 8001348:	2f00      	cmp	r7, #0
 800134a:	d1cd      	bne.n	80012e8 <__aeabi_fsub+0x194>
 800134c:	2400      	movs	r4, #0
 800134e:	2000      	movs	r0, #0
 8001350:	2300      	movs	r3, #0
 8001352:	e777      	b.n	8001244 <__aeabi_fsub+0xf0>
 8001354:	199b      	adds	r3, r3, r6
 8001356:	2501      	movs	r5, #1
 8001358:	3201      	adds	r2, #1
 800135a:	0159      	lsls	r1, r3, #5
 800135c:	d400      	bmi.n	8001360 <__aeabi_fsub+0x20c>
 800135e:	e760      	b.n	8001222 <__aeabi_fsub+0xce>
 8001360:	2101      	movs	r1, #1
 8001362:	484d      	ldr	r0, [pc, #308]	@ (8001498 <__aeabi_fsub+0x344>)
 8001364:	4019      	ands	r1, r3
 8001366:	085b      	lsrs	r3, r3, #1
 8001368:	4003      	ands	r3, r0
 800136a:	430b      	orrs	r3, r1
 800136c:	e7ce      	b.n	800130c <__aeabi_fsub+0x1b8>
 800136e:	1e57      	subs	r7, r2, #1
 8001370:	2a01      	cmp	r2, #1
 8001372:	d05a      	beq.n	800142a <__aeabi_fsub+0x2d6>
 8001374:	000c      	movs	r4, r1
 8001376:	2aff      	cmp	r2, #255	@ 0xff
 8001378:	d033      	beq.n	80013e2 <__aeabi_fsub+0x28e>
 800137a:	2201      	movs	r2, #1
 800137c:	2f1b      	cmp	r7, #27
 800137e:	dc07      	bgt.n	8001390 <__aeabi_fsub+0x23c>
 8001380:	2120      	movs	r1, #32
 8001382:	1bc9      	subs	r1, r1, r7
 8001384:	001a      	movs	r2, r3
 8001386:	408b      	lsls	r3, r1
 8001388:	40fa      	lsrs	r2, r7
 800138a:	1e59      	subs	r1, r3, #1
 800138c:	418b      	sbcs	r3, r1
 800138e:	431a      	orrs	r2, r3
 8001390:	0005      	movs	r5, r0
 8001392:	1ab3      	subs	r3, r6, r2
 8001394:	e743      	b.n	800121e <__aeabi_fsub+0xca>
 8001396:	2d00      	cmp	r5, #0
 8001398:	d123      	bne.n	80013e2 <__aeabi_fsub+0x28e>
 800139a:	22ff      	movs	r2, #255	@ 0xff
 800139c:	2b00      	cmp	r3, #0
 800139e:	d09b      	beq.n	80012d8 <__aeabi_fsub+0x184>
 80013a0:	1e51      	subs	r1, r2, #1
 80013a2:	2a01      	cmp	r2, #1
 80013a4:	d0d6      	beq.n	8001354 <__aeabi_fsub+0x200>
 80013a6:	2aff      	cmp	r2, #255	@ 0xff
 80013a8:	d01b      	beq.n	80013e2 <__aeabi_fsub+0x28e>
 80013aa:	291b      	cmp	r1, #27
 80013ac:	dd2c      	ble.n	8001408 <__aeabi_fsub+0x2b4>
 80013ae:	0002      	movs	r2, r0
 80013b0:	1c73      	adds	r3, r6, #1
 80013b2:	e73a      	b.n	800122a <__aeabi_fsub+0xd6>
 80013b4:	2aff      	cmp	r2, #255	@ 0xff
 80013b6:	d088      	beq.n	80012ca <__aeabi_fsub+0x176>
 80013b8:	199b      	adds	r3, r3, r6
 80013ba:	085b      	lsrs	r3, r3, #1
 80013bc:	0759      	lsls	r1, r3, #29
 80013be:	d000      	beq.n	80013c2 <__aeabi_fsub+0x26e>
 80013c0:	e733      	b.n	800122a <__aeabi_fsub+0xd6>
 80013c2:	08db      	lsrs	r3, r3, #3
 80013c4:	e76e      	b.n	80012a4 <__aeabi_fsub+0x150>
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d110      	bne.n	80013ec <__aeabi_fsub+0x298>
 80013ca:	2e00      	cmp	r6, #0
 80013cc:	d043      	beq.n	8001456 <__aeabi_fsub+0x302>
 80013ce:	2401      	movs	r4, #1
 80013d0:	0033      	movs	r3, r6
 80013d2:	400c      	ands	r4, r1
 80013d4:	e706      	b.n	80011e4 <__aeabi_fsub+0x90>
 80013d6:	2401      	movs	r4, #1
 80013d8:	1af7      	subs	r7, r6, r3
 80013da:	400c      	ands	r4, r1
 80013dc:	e784      	b.n	80012e8 <__aeabi_fsub+0x194>
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d104      	bne.n	80013ec <__aeabi_fsub+0x298>
 80013e2:	0033      	movs	r3, r6
 80013e4:	e6fe      	b.n	80011e4 <__aeabi_fsub+0x90>
 80013e6:	2501      	movs	r5, #1
 80013e8:	1b9b      	subs	r3, r3, r6
 80013ea:	e718      	b.n	800121e <__aeabi_fsub+0xca>
 80013ec:	2e00      	cmp	r6, #0
 80013ee:	d100      	bne.n	80013f2 <__aeabi_fsub+0x29e>
 80013f0:	e6f8      	b.n	80011e4 <__aeabi_fsub+0x90>
 80013f2:	2280      	movs	r2, #128	@ 0x80
 80013f4:	03d2      	lsls	r2, r2, #15
 80013f6:	4297      	cmp	r7, r2
 80013f8:	d304      	bcc.n	8001404 <__aeabi_fsub+0x2b0>
 80013fa:	4594      	cmp	ip, r2
 80013fc:	d202      	bcs.n	8001404 <__aeabi_fsub+0x2b0>
 80013fe:	2401      	movs	r4, #1
 8001400:	0033      	movs	r3, r6
 8001402:	400c      	ands	r4, r1
 8001404:	08db      	lsrs	r3, r3, #3
 8001406:	e6f1      	b.n	80011ec <__aeabi_fsub+0x98>
 8001408:	001a      	movs	r2, r3
 800140a:	2520      	movs	r5, #32
 800140c:	40ca      	lsrs	r2, r1
 800140e:	1a69      	subs	r1, r5, r1
 8001410:	408b      	lsls	r3, r1
 8001412:	1e59      	subs	r1, r3, #1
 8001414:	418b      	sbcs	r3, r1
 8001416:	4313      	orrs	r3, r2
 8001418:	0005      	movs	r5, r0
 800141a:	199b      	adds	r3, r3, r6
 800141c:	e750      	b.n	80012c0 <__aeabi_fsub+0x16c>
 800141e:	2e00      	cmp	r6, #0
 8001420:	d094      	beq.n	800134c <__aeabi_fsub+0x1f8>
 8001422:	2401      	movs	r4, #1
 8001424:	0033      	movs	r3, r6
 8001426:	400c      	ands	r4, r1
 8001428:	e73a      	b.n	80012a0 <__aeabi_fsub+0x14c>
 800142a:	000c      	movs	r4, r1
 800142c:	2501      	movs	r5, #1
 800142e:	1af3      	subs	r3, r6, r3
 8001430:	e6f5      	b.n	800121e <__aeabi_fsub+0xca>
 8001432:	0033      	movs	r3, r6
 8001434:	e734      	b.n	80012a0 <__aeabi_fsub+0x14c>
 8001436:	199b      	adds	r3, r3, r6
 8001438:	2200      	movs	r2, #0
 800143a:	0159      	lsls	r1, r3, #5
 800143c:	d5c1      	bpl.n	80013c2 <__aeabi_fsub+0x26e>
 800143e:	4a15      	ldr	r2, [pc, #84]	@ (8001494 <__aeabi_fsub+0x340>)
 8001440:	4013      	ands	r3, r2
 8001442:	08db      	lsrs	r3, r3, #3
 8001444:	2201      	movs	r2, #1
 8001446:	e72d      	b.n	80012a4 <__aeabi_fsub+0x150>
 8001448:	2a00      	cmp	r2, #0
 800144a:	d100      	bne.n	800144e <__aeabi_fsub+0x2fa>
 800144c:	e77e      	b.n	800134c <__aeabi_fsub+0x1f8>
 800144e:	0013      	movs	r3, r2
 8001450:	2200      	movs	r2, #0
 8001452:	08db      	lsrs	r3, r3, #3
 8001454:	e726      	b.n	80012a4 <__aeabi_fsub+0x150>
 8001456:	2380      	movs	r3, #128	@ 0x80
 8001458:	2400      	movs	r4, #0
 800145a:	20ff      	movs	r0, #255	@ 0xff
 800145c:	03db      	lsls	r3, r3, #15
 800145e:	e6f1      	b.n	8001244 <__aeabi_fsub+0xf0>
 8001460:	2a00      	cmp	r2, #0
 8001462:	d100      	bne.n	8001466 <__aeabi_fsub+0x312>
 8001464:	e756      	b.n	8001314 <__aeabi_fsub+0x1c0>
 8001466:	1b47      	subs	r7, r0, r5
 8001468:	003a      	movs	r2, r7
 800146a:	2d00      	cmp	r5, #0
 800146c:	d100      	bne.n	8001470 <__aeabi_fsub+0x31c>
 800146e:	e730      	b.n	80012d2 <__aeabi_fsub+0x17e>
 8001470:	2280      	movs	r2, #128	@ 0x80
 8001472:	04d2      	lsls	r2, r2, #19
 8001474:	000c      	movs	r4, r1
 8001476:	4313      	orrs	r3, r2
 8001478:	e77f      	b.n	800137a <__aeabi_fsub+0x226>
 800147a:	2a00      	cmp	r2, #0
 800147c:	d100      	bne.n	8001480 <__aeabi_fsub+0x32c>
 800147e:	e701      	b.n	8001284 <__aeabi_fsub+0x130>
 8001480:	1b41      	subs	r1, r0, r5
 8001482:	2d00      	cmp	r5, #0
 8001484:	d101      	bne.n	800148a <__aeabi_fsub+0x336>
 8001486:	000a      	movs	r2, r1
 8001488:	e788      	b.n	800139c <__aeabi_fsub+0x248>
 800148a:	2280      	movs	r2, #128	@ 0x80
 800148c:	04d2      	lsls	r2, r2, #19
 800148e:	4313      	orrs	r3, r2
 8001490:	e78b      	b.n	80013aa <__aeabi_fsub+0x256>
 8001492:	46c0      	nop			@ (mov r8, r8)
 8001494:	fbffffff 	.word	0xfbffffff
 8001498:	7dffffff 	.word	0x7dffffff

0800149c <__aeabi_f2iz>:
 800149c:	0241      	lsls	r1, r0, #9
 800149e:	0042      	lsls	r2, r0, #1
 80014a0:	0fc3      	lsrs	r3, r0, #31
 80014a2:	0a49      	lsrs	r1, r1, #9
 80014a4:	2000      	movs	r0, #0
 80014a6:	0e12      	lsrs	r2, r2, #24
 80014a8:	2a7e      	cmp	r2, #126	@ 0x7e
 80014aa:	dd03      	ble.n	80014b4 <__aeabi_f2iz+0x18>
 80014ac:	2a9d      	cmp	r2, #157	@ 0x9d
 80014ae:	dd02      	ble.n	80014b6 <__aeabi_f2iz+0x1a>
 80014b0:	4a09      	ldr	r2, [pc, #36]	@ (80014d8 <__aeabi_f2iz+0x3c>)
 80014b2:	1898      	adds	r0, r3, r2
 80014b4:	4770      	bx	lr
 80014b6:	2080      	movs	r0, #128	@ 0x80
 80014b8:	0400      	lsls	r0, r0, #16
 80014ba:	4301      	orrs	r1, r0
 80014bc:	2a95      	cmp	r2, #149	@ 0x95
 80014be:	dc07      	bgt.n	80014d0 <__aeabi_f2iz+0x34>
 80014c0:	2096      	movs	r0, #150	@ 0x96
 80014c2:	1a82      	subs	r2, r0, r2
 80014c4:	40d1      	lsrs	r1, r2
 80014c6:	4248      	negs	r0, r1
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1f3      	bne.n	80014b4 <__aeabi_f2iz+0x18>
 80014cc:	0008      	movs	r0, r1
 80014ce:	e7f1      	b.n	80014b4 <__aeabi_f2iz+0x18>
 80014d0:	3a96      	subs	r2, #150	@ 0x96
 80014d2:	4091      	lsls	r1, r2
 80014d4:	e7f7      	b.n	80014c6 <__aeabi_f2iz+0x2a>
 80014d6:	46c0      	nop			@ (mov r8, r8)
 80014d8:	7fffffff 	.word	0x7fffffff

080014dc <__aeabi_i2f>:
 80014dc:	b570      	push	{r4, r5, r6, lr}
 80014de:	2800      	cmp	r0, #0
 80014e0:	d013      	beq.n	800150a <__aeabi_i2f+0x2e>
 80014e2:	17c3      	asrs	r3, r0, #31
 80014e4:	18c5      	adds	r5, r0, r3
 80014e6:	405d      	eors	r5, r3
 80014e8:	0fc4      	lsrs	r4, r0, #31
 80014ea:	0028      	movs	r0, r5
 80014ec:	f002 f80c 	bl	8003508 <__clzsi2>
 80014f0:	239e      	movs	r3, #158	@ 0x9e
 80014f2:	0001      	movs	r1, r0
 80014f4:	1a1b      	subs	r3, r3, r0
 80014f6:	2b96      	cmp	r3, #150	@ 0x96
 80014f8:	dc0f      	bgt.n	800151a <__aeabi_i2f+0x3e>
 80014fa:	2808      	cmp	r0, #8
 80014fc:	d034      	beq.n	8001568 <__aeabi_i2f+0x8c>
 80014fe:	3908      	subs	r1, #8
 8001500:	408d      	lsls	r5, r1
 8001502:	026d      	lsls	r5, r5, #9
 8001504:	0a6d      	lsrs	r5, r5, #9
 8001506:	b2d8      	uxtb	r0, r3
 8001508:	e002      	b.n	8001510 <__aeabi_i2f+0x34>
 800150a:	2400      	movs	r4, #0
 800150c:	2000      	movs	r0, #0
 800150e:	2500      	movs	r5, #0
 8001510:	05c0      	lsls	r0, r0, #23
 8001512:	4328      	orrs	r0, r5
 8001514:	07e4      	lsls	r4, r4, #31
 8001516:	4320      	orrs	r0, r4
 8001518:	bd70      	pop	{r4, r5, r6, pc}
 800151a:	2b99      	cmp	r3, #153	@ 0x99
 800151c:	dc16      	bgt.n	800154c <__aeabi_i2f+0x70>
 800151e:	1f42      	subs	r2, r0, #5
 8001520:	2805      	cmp	r0, #5
 8001522:	d000      	beq.n	8001526 <__aeabi_i2f+0x4a>
 8001524:	4095      	lsls	r5, r2
 8001526:	002a      	movs	r2, r5
 8001528:	4811      	ldr	r0, [pc, #68]	@ (8001570 <__aeabi_i2f+0x94>)
 800152a:	4002      	ands	r2, r0
 800152c:	076e      	lsls	r6, r5, #29
 800152e:	d009      	beq.n	8001544 <__aeabi_i2f+0x68>
 8001530:	260f      	movs	r6, #15
 8001532:	4035      	ands	r5, r6
 8001534:	2d04      	cmp	r5, #4
 8001536:	d005      	beq.n	8001544 <__aeabi_i2f+0x68>
 8001538:	3204      	adds	r2, #4
 800153a:	0155      	lsls	r5, r2, #5
 800153c:	d502      	bpl.n	8001544 <__aeabi_i2f+0x68>
 800153e:	239f      	movs	r3, #159	@ 0x9f
 8001540:	4002      	ands	r2, r0
 8001542:	1a5b      	subs	r3, r3, r1
 8001544:	0192      	lsls	r2, r2, #6
 8001546:	0a55      	lsrs	r5, r2, #9
 8001548:	b2d8      	uxtb	r0, r3
 800154a:	e7e1      	b.n	8001510 <__aeabi_i2f+0x34>
 800154c:	2205      	movs	r2, #5
 800154e:	1a12      	subs	r2, r2, r0
 8001550:	0028      	movs	r0, r5
 8001552:	40d0      	lsrs	r0, r2
 8001554:	0002      	movs	r2, r0
 8001556:	0008      	movs	r0, r1
 8001558:	301b      	adds	r0, #27
 800155a:	4085      	lsls	r5, r0
 800155c:	0028      	movs	r0, r5
 800155e:	1e45      	subs	r5, r0, #1
 8001560:	41a8      	sbcs	r0, r5
 8001562:	4302      	orrs	r2, r0
 8001564:	0015      	movs	r5, r2
 8001566:	e7de      	b.n	8001526 <__aeabi_i2f+0x4a>
 8001568:	026d      	lsls	r5, r5, #9
 800156a:	2096      	movs	r0, #150	@ 0x96
 800156c:	0a6d      	lsrs	r5, r5, #9
 800156e:	e7cf      	b.n	8001510 <__aeabi_i2f+0x34>
 8001570:	fbffffff 	.word	0xfbffffff

08001574 <__aeabi_ui2f>:
 8001574:	b570      	push	{r4, r5, r6, lr}
 8001576:	1e04      	subs	r4, r0, #0
 8001578:	d00e      	beq.n	8001598 <__aeabi_ui2f+0x24>
 800157a:	f001 ffc5 	bl	8003508 <__clzsi2>
 800157e:	239e      	movs	r3, #158	@ 0x9e
 8001580:	0001      	movs	r1, r0
 8001582:	1a1b      	subs	r3, r3, r0
 8001584:	2b96      	cmp	r3, #150	@ 0x96
 8001586:	dc0c      	bgt.n	80015a2 <__aeabi_ui2f+0x2e>
 8001588:	2808      	cmp	r0, #8
 800158a:	d02f      	beq.n	80015ec <__aeabi_ui2f+0x78>
 800158c:	3908      	subs	r1, #8
 800158e:	408c      	lsls	r4, r1
 8001590:	0264      	lsls	r4, r4, #9
 8001592:	0a64      	lsrs	r4, r4, #9
 8001594:	b2d8      	uxtb	r0, r3
 8001596:	e001      	b.n	800159c <__aeabi_ui2f+0x28>
 8001598:	2000      	movs	r0, #0
 800159a:	2400      	movs	r4, #0
 800159c:	05c0      	lsls	r0, r0, #23
 800159e:	4320      	orrs	r0, r4
 80015a0:	bd70      	pop	{r4, r5, r6, pc}
 80015a2:	2b99      	cmp	r3, #153	@ 0x99
 80015a4:	dc16      	bgt.n	80015d4 <__aeabi_ui2f+0x60>
 80015a6:	1f42      	subs	r2, r0, #5
 80015a8:	2805      	cmp	r0, #5
 80015aa:	d000      	beq.n	80015ae <__aeabi_ui2f+0x3a>
 80015ac:	4094      	lsls	r4, r2
 80015ae:	0022      	movs	r2, r4
 80015b0:	4810      	ldr	r0, [pc, #64]	@ (80015f4 <__aeabi_ui2f+0x80>)
 80015b2:	4002      	ands	r2, r0
 80015b4:	0765      	lsls	r5, r4, #29
 80015b6:	d009      	beq.n	80015cc <__aeabi_ui2f+0x58>
 80015b8:	250f      	movs	r5, #15
 80015ba:	402c      	ands	r4, r5
 80015bc:	2c04      	cmp	r4, #4
 80015be:	d005      	beq.n	80015cc <__aeabi_ui2f+0x58>
 80015c0:	3204      	adds	r2, #4
 80015c2:	0154      	lsls	r4, r2, #5
 80015c4:	d502      	bpl.n	80015cc <__aeabi_ui2f+0x58>
 80015c6:	239f      	movs	r3, #159	@ 0x9f
 80015c8:	4002      	ands	r2, r0
 80015ca:	1a5b      	subs	r3, r3, r1
 80015cc:	0192      	lsls	r2, r2, #6
 80015ce:	0a54      	lsrs	r4, r2, #9
 80015d0:	b2d8      	uxtb	r0, r3
 80015d2:	e7e3      	b.n	800159c <__aeabi_ui2f+0x28>
 80015d4:	0002      	movs	r2, r0
 80015d6:	0020      	movs	r0, r4
 80015d8:	321b      	adds	r2, #27
 80015da:	4090      	lsls	r0, r2
 80015dc:	0002      	movs	r2, r0
 80015de:	1e50      	subs	r0, r2, #1
 80015e0:	4182      	sbcs	r2, r0
 80015e2:	2005      	movs	r0, #5
 80015e4:	1a40      	subs	r0, r0, r1
 80015e6:	40c4      	lsrs	r4, r0
 80015e8:	4314      	orrs	r4, r2
 80015ea:	e7e0      	b.n	80015ae <__aeabi_ui2f+0x3a>
 80015ec:	0264      	lsls	r4, r4, #9
 80015ee:	2096      	movs	r0, #150	@ 0x96
 80015f0:	0a64      	lsrs	r4, r4, #9
 80015f2:	e7d3      	b.n	800159c <__aeabi_ui2f+0x28>
 80015f4:	fbffffff 	.word	0xfbffffff

080015f8 <__aeabi_dadd>:
 80015f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fa:	4657      	mov	r7, sl
 80015fc:	464e      	mov	r6, r9
 80015fe:	4645      	mov	r5, r8
 8001600:	46de      	mov	lr, fp
 8001602:	b5e0      	push	{r5, r6, r7, lr}
 8001604:	b083      	sub	sp, #12
 8001606:	9000      	str	r0, [sp, #0]
 8001608:	9101      	str	r1, [sp, #4]
 800160a:	030c      	lsls	r4, r1, #12
 800160c:	004f      	lsls	r7, r1, #1
 800160e:	0fce      	lsrs	r6, r1, #31
 8001610:	0a61      	lsrs	r1, r4, #9
 8001612:	9c00      	ldr	r4, [sp, #0]
 8001614:	031d      	lsls	r5, r3, #12
 8001616:	0f64      	lsrs	r4, r4, #29
 8001618:	430c      	orrs	r4, r1
 800161a:	9900      	ldr	r1, [sp, #0]
 800161c:	9200      	str	r2, [sp, #0]
 800161e:	9301      	str	r3, [sp, #4]
 8001620:	00c8      	lsls	r0, r1, #3
 8001622:	0059      	lsls	r1, r3, #1
 8001624:	0d4b      	lsrs	r3, r1, #21
 8001626:	4699      	mov	r9, r3
 8001628:	9a00      	ldr	r2, [sp, #0]
 800162a:	9b01      	ldr	r3, [sp, #4]
 800162c:	0a6d      	lsrs	r5, r5, #9
 800162e:	0fd9      	lsrs	r1, r3, #31
 8001630:	0f53      	lsrs	r3, r2, #29
 8001632:	432b      	orrs	r3, r5
 8001634:	469a      	mov	sl, r3
 8001636:	9b00      	ldr	r3, [sp, #0]
 8001638:	0d7f      	lsrs	r7, r7, #21
 800163a:	00da      	lsls	r2, r3, #3
 800163c:	4694      	mov	ip, r2
 800163e:	464a      	mov	r2, r9
 8001640:	46b0      	mov	r8, r6
 8001642:	1aba      	subs	r2, r7, r2
 8001644:	428e      	cmp	r6, r1
 8001646:	d100      	bne.n	800164a <__aeabi_dadd+0x52>
 8001648:	e0b0      	b.n	80017ac <__aeabi_dadd+0x1b4>
 800164a:	2a00      	cmp	r2, #0
 800164c:	dc00      	bgt.n	8001650 <__aeabi_dadd+0x58>
 800164e:	e078      	b.n	8001742 <__aeabi_dadd+0x14a>
 8001650:	4649      	mov	r1, r9
 8001652:	2900      	cmp	r1, #0
 8001654:	d100      	bne.n	8001658 <__aeabi_dadd+0x60>
 8001656:	e0e9      	b.n	800182c <__aeabi_dadd+0x234>
 8001658:	49c9      	ldr	r1, [pc, #804]	@ (8001980 <__aeabi_dadd+0x388>)
 800165a:	428f      	cmp	r7, r1
 800165c:	d100      	bne.n	8001660 <__aeabi_dadd+0x68>
 800165e:	e195      	b.n	800198c <__aeabi_dadd+0x394>
 8001660:	2501      	movs	r5, #1
 8001662:	2a38      	cmp	r2, #56	@ 0x38
 8001664:	dc16      	bgt.n	8001694 <__aeabi_dadd+0x9c>
 8001666:	2180      	movs	r1, #128	@ 0x80
 8001668:	4653      	mov	r3, sl
 800166a:	0409      	lsls	r1, r1, #16
 800166c:	430b      	orrs	r3, r1
 800166e:	469a      	mov	sl, r3
 8001670:	2a1f      	cmp	r2, #31
 8001672:	dd00      	ble.n	8001676 <__aeabi_dadd+0x7e>
 8001674:	e1e7      	b.n	8001a46 <__aeabi_dadd+0x44e>
 8001676:	2120      	movs	r1, #32
 8001678:	4655      	mov	r5, sl
 800167a:	1a8b      	subs	r3, r1, r2
 800167c:	4661      	mov	r1, ip
 800167e:	409d      	lsls	r5, r3
 8001680:	40d1      	lsrs	r1, r2
 8001682:	430d      	orrs	r5, r1
 8001684:	4661      	mov	r1, ip
 8001686:	4099      	lsls	r1, r3
 8001688:	1e4b      	subs	r3, r1, #1
 800168a:	4199      	sbcs	r1, r3
 800168c:	4653      	mov	r3, sl
 800168e:	40d3      	lsrs	r3, r2
 8001690:	430d      	orrs	r5, r1
 8001692:	1ae4      	subs	r4, r4, r3
 8001694:	1b45      	subs	r5, r0, r5
 8001696:	42a8      	cmp	r0, r5
 8001698:	4180      	sbcs	r0, r0
 800169a:	4240      	negs	r0, r0
 800169c:	1a24      	subs	r4, r4, r0
 800169e:	0223      	lsls	r3, r4, #8
 80016a0:	d400      	bmi.n	80016a4 <__aeabi_dadd+0xac>
 80016a2:	e10f      	b.n	80018c4 <__aeabi_dadd+0x2cc>
 80016a4:	0264      	lsls	r4, r4, #9
 80016a6:	0a64      	lsrs	r4, r4, #9
 80016a8:	2c00      	cmp	r4, #0
 80016aa:	d100      	bne.n	80016ae <__aeabi_dadd+0xb6>
 80016ac:	e139      	b.n	8001922 <__aeabi_dadd+0x32a>
 80016ae:	0020      	movs	r0, r4
 80016b0:	f001 ff2a 	bl	8003508 <__clzsi2>
 80016b4:	0003      	movs	r3, r0
 80016b6:	3b08      	subs	r3, #8
 80016b8:	2120      	movs	r1, #32
 80016ba:	0028      	movs	r0, r5
 80016bc:	1aca      	subs	r2, r1, r3
 80016be:	40d0      	lsrs	r0, r2
 80016c0:	409c      	lsls	r4, r3
 80016c2:	0002      	movs	r2, r0
 80016c4:	409d      	lsls	r5, r3
 80016c6:	4322      	orrs	r2, r4
 80016c8:	429f      	cmp	r7, r3
 80016ca:	dd00      	ble.n	80016ce <__aeabi_dadd+0xd6>
 80016cc:	e173      	b.n	80019b6 <__aeabi_dadd+0x3be>
 80016ce:	1bd8      	subs	r0, r3, r7
 80016d0:	3001      	adds	r0, #1
 80016d2:	1a09      	subs	r1, r1, r0
 80016d4:	002c      	movs	r4, r5
 80016d6:	408d      	lsls	r5, r1
 80016d8:	40c4      	lsrs	r4, r0
 80016da:	1e6b      	subs	r3, r5, #1
 80016dc:	419d      	sbcs	r5, r3
 80016de:	0013      	movs	r3, r2
 80016e0:	40c2      	lsrs	r2, r0
 80016e2:	408b      	lsls	r3, r1
 80016e4:	4325      	orrs	r5, r4
 80016e6:	2700      	movs	r7, #0
 80016e8:	0014      	movs	r4, r2
 80016ea:	431d      	orrs	r5, r3
 80016ec:	076b      	lsls	r3, r5, #29
 80016ee:	d009      	beq.n	8001704 <__aeabi_dadd+0x10c>
 80016f0:	230f      	movs	r3, #15
 80016f2:	402b      	ands	r3, r5
 80016f4:	2b04      	cmp	r3, #4
 80016f6:	d005      	beq.n	8001704 <__aeabi_dadd+0x10c>
 80016f8:	1d2b      	adds	r3, r5, #4
 80016fa:	42ab      	cmp	r3, r5
 80016fc:	41ad      	sbcs	r5, r5
 80016fe:	426d      	negs	r5, r5
 8001700:	1964      	adds	r4, r4, r5
 8001702:	001d      	movs	r5, r3
 8001704:	0223      	lsls	r3, r4, #8
 8001706:	d400      	bmi.n	800170a <__aeabi_dadd+0x112>
 8001708:	e12d      	b.n	8001966 <__aeabi_dadd+0x36e>
 800170a:	4a9d      	ldr	r2, [pc, #628]	@ (8001980 <__aeabi_dadd+0x388>)
 800170c:	3701      	adds	r7, #1
 800170e:	4297      	cmp	r7, r2
 8001710:	d100      	bne.n	8001714 <__aeabi_dadd+0x11c>
 8001712:	e0d3      	b.n	80018bc <__aeabi_dadd+0x2c4>
 8001714:	4646      	mov	r6, r8
 8001716:	499b      	ldr	r1, [pc, #620]	@ (8001984 <__aeabi_dadd+0x38c>)
 8001718:	08ed      	lsrs	r5, r5, #3
 800171a:	4021      	ands	r1, r4
 800171c:	074a      	lsls	r2, r1, #29
 800171e:	432a      	orrs	r2, r5
 8001720:	057c      	lsls	r4, r7, #21
 8001722:	024d      	lsls	r5, r1, #9
 8001724:	0b2d      	lsrs	r5, r5, #12
 8001726:	0d64      	lsrs	r4, r4, #21
 8001728:	0524      	lsls	r4, r4, #20
 800172a:	432c      	orrs	r4, r5
 800172c:	07f6      	lsls	r6, r6, #31
 800172e:	4334      	orrs	r4, r6
 8001730:	0010      	movs	r0, r2
 8001732:	0021      	movs	r1, r4
 8001734:	b003      	add	sp, #12
 8001736:	bcf0      	pop	{r4, r5, r6, r7}
 8001738:	46bb      	mov	fp, r7
 800173a:	46b2      	mov	sl, r6
 800173c:	46a9      	mov	r9, r5
 800173e:	46a0      	mov	r8, r4
 8001740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001742:	2a00      	cmp	r2, #0
 8001744:	d100      	bne.n	8001748 <__aeabi_dadd+0x150>
 8001746:	e084      	b.n	8001852 <__aeabi_dadd+0x25a>
 8001748:	464a      	mov	r2, r9
 800174a:	1bd2      	subs	r2, r2, r7
 800174c:	2f00      	cmp	r7, #0
 800174e:	d000      	beq.n	8001752 <__aeabi_dadd+0x15a>
 8001750:	e16d      	b.n	8001a2e <__aeabi_dadd+0x436>
 8001752:	0025      	movs	r5, r4
 8001754:	4305      	orrs	r5, r0
 8001756:	d100      	bne.n	800175a <__aeabi_dadd+0x162>
 8001758:	e127      	b.n	80019aa <__aeabi_dadd+0x3b2>
 800175a:	1e56      	subs	r6, r2, #1
 800175c:	2a01      	cmp	r2, #1
 800175e:	d100      	bne.n	8001762 <__aeabi_dadd+0x16a>
 8001760:	e23b      	b.n	8001bda <__aeabi_dadd+0x5e2>
 8001762:	4d87      	ldr	r5, [pc, #540]	@ (8001980 <__aeabi_dadd+0x388>)
 8001764:	42aa      	cmp	r2, r5
 8001766:	d100      	bne.n	800176a <__aeabi_dadd+0x172>
 8001768:	e26a      	b.n	8001c40 <__aeabi_dadd+0x648>
 800176a:	2501      	movs	r5, #1
 800176c:	2e38      	cmp	r6, #56	@ 0x38
 800176e:	dc12      	bgt.n	8001796 <__aeabi_dadd+0x19e>
 8001770:	0032      	movs	r2, r6
 8001772:	2a1f      	cmp	r2, #31
 8001774:	dd00      	ble.n	8001778 <__aeabi_dadd+0x180>
 8001776:	e1f8      	b.n	8001b6a <__aeabi_dadd+0x572>
 8001778:	2620      	movs	r6, #32
 800177a:	0025      	movs	r5, r4
 800177c:	1ab6      	subs	r6, r6, r2
 800177e:	0007      	movs	r7, r0
 8001780:	4653      	mov	r3, sl
 8001782:	40b0      	lsls	r0, r6
 8001784:	40d4      	lsrs	r4, r2
 8001786:	40b5      	lsls	r5, r6
 8001788:	40d7      	lsrs	r7, r2
 800178a:	1e46      	subs	r6, r0, #1
 800178c:	41b0      	sbcs	r0, r6
 800178e:	1b1b      	subs	r3, r3, r4
 8001790:	469a      	mov	sl, r3
 8001792:	433d      	orrs	r5, r7
 8001794:	4305      	orrs	r5, r0
 8001796:	4662      	mov	r2, ip
 8001798:	1b55      	subs	r5, r2, r5
 800179a:	45ac      	cmp	ip, r5
 800179c:	4192      	sbcs	r2, r2
 800179e:	4653      	mov	r3, sl
 80017a0:	4252      	negs	r2, r2
 80017a2:	000e      	movs	r6, r1
 80017a4:	464f      	mov	r7, r9
 80017a6:	4688      	mov	r8, r1
 80017a8:	1a9c      	subs	r4, r3, r2
 80017aa:	e778      	b.n	800169e <__aeabi_dadd+0xa6>
 80017ac:	2a00      	cmp	r2, #0
 80017ae:	dc00      	bgt.n	80017b2 <__aeabi_dadd+0x1ba>
 80017b0:	e08e      	b.n	80018d0 <__aeabi_dadd+0x2d8>
 80017b2:	4649      	mov	r1, r9
 80017b4:	2900      	cmp	r1, #0
 80017b6:	d175      	bne.n	80018a4 <__aeabi_dadd+0x2ac>
 80017b8:	4661      	mov	r1, ip
 80017ba:	4653      	mov	r3, sl
 80017bc:	4319      	orrs	r1, r3
 80017be:	d100      	bne.n	80017c2 <__aeabi_dadd+0x1ca>
 80017c0:	e0f6      	b.n	80019b0 <__aeabi_dadd+0x3b8>
 80017c2:	1e51      	subs	r1, r2, #1
 80017c4:	2a01      	cmp	r2, #1
 80017c6:	d100      	bne.n	80017ca <__aeabi_dadd+0x1d2>
 80017c8:	e191      	b.n	8001aee <__aeabi_dadd+0x4f6>
 80017ca:	4d6d      	ldr	r5, [pc, #436]	@ (8001980 <__aeabi_dadd+0x388>)
 80017cc:	42aa      	cmp	r2, r5
 80017ce:	d100      	bne.n	80017d2 <__aeabi_dadd+0x1da>
 80017d0:	e0dc      	b.n	800198c <__aeabi_dadd+0x394>
 80017d2:	2501      	movs	r5, #1
 80017d4:	2938      	cmp	r1, #56	@ 0x38
 80017d6:	dc14      	bgt.n	8001802 <__aeabi_dadd+0x20a>
 80017d8:	000a      	movs	r2, r1
 80017da:	2a1f      	cmp	r2, #31
 80017dc:	dd00      	ble.n	80017e0 <__aeabi_dadd+0x1e8>
 80017de:	e1a2      	b.n	8001b26 <__aeabi_dadd+0x52e>
 80017e0:	2120      	movs	r1, #32
 80017e2:	4653      	mov	r3, sl
 80017e4:	1a89      	subs	r1, r1, r2
 80017e6:	408b      	lsls	r3, r1
 80017e8:	001d      	movs	r5, r3
 80017ea:	4663      	mov	r3, ip
 80017ec:	40d3      	lsrs	r3, r2
 80017ee:	431d      	orrs	r5, r3
 80017f0:	4663      	mov	r3, ip
 80017f2:	408b      	lsls	r3, r1
 80017f4:	0019      	movs	r1, r3
 80017f6:	1e4b      	subs	r3, r1, #1
 80017f8:	4199      	sbcs	r1, r3
 80017fa:	4653      	mov	r3, sl
 80017fc:	40d3      	lsrs	r3, r2
 80017fe:	430d      	orrs	r5, r1
 8001800:	18e4      	adds	r4, r4, r3
 8001802:	182d      	adds	r5, r5, r0
 8001804:	4285      	cmp	r5, r0
 8001806:	4180      	sbcs	r0, r0
 8001808:	4240      	negs	r0, r0
 800180a:	1824      	adds	r4, r4, r0
 800180c:	0223      	lsls	r3, r4, #8
 800180e:	d559      	bpl.n	80018c4 <__aeabi_dadd+0x2cc>
 8001810:	4b5b      	ldr	r3, [pc, #364]	@ (8001980 <__aeabi_dadd+0x388>)
 8001812:	3701      	adds	r7, #1
 8001814:	429f      	cmp	r7, r3
 8001816:	d051      	beq.n	80018bc <__aeabi_dadd+0x2c4>
 8001818:	2101      	movs	r1, #1
 800181a:	4b5a      	ldr	r3, [pc, #360]	@ (8001984 <__aeabi_dadd+0x38c>)
 800181c:	086a      	lsrs	r2, r5, #1
 800181e:	401c      	ands	r4, r3
 8001820:	4029      	ands	r1, r5
 8001822:	430a      	orrs	r2, r1
 8001824:	07e5      	lsls	r5, r4, #31
 8001826:	4315      	orrs	r5, r2
 8001828:	0864      	lsrs	r4, r4, #1
 800182a:	e75f      	b.n	80016ec <__aeabi_dadd+0xf4>
 800182c:	4661      	mov	r1, ip
 800182e:	4653      	mov	r3, sl
 8001830:	4319      	orrs	r1, r3
 8001832:	d100      	bne.n	8001836 <__aeabi_dadd+0x23e>
 8001834:	e0bc      	b.n	80019b0 <__aeabi_dadd+0x3b8>
 8001836:	1e51      	subs	r1, r2, #1
 8001838:	2a01      	cmp	r2, #1
 800183a:	d100      	bne.n	800183e <__aeabi_dadd+0x246>
 800183c:	e164      	b.n	8001b08 <__aeabi_dadd+0x510>
 800183e:	4d50      	ldr	r5, [pc, #320]	@ (8001980 <__aeabi_dadd+0x388>)
 8001840:	42aa      	cmp	r2, r5
 8001842:	d100      	bne.n	8001846 <__aeabi_dadd+0x24e>
 8001844:	e16a      	b.n	8001b1c <__aeabi_dadd+0x524>
 8001846:	2501      	movs	r5, #1
 8001848:	2938      	cmp	r1, #56	@ 0x38
 800184a:	dd00      	ble.n	800184e <__aeabi_dadd+0x256>
 800184c:	e722      	b.n	8001694 <__aeabi_dadd+0x9c>
 800184e:	000a      	movs	r2, r1
 8001850:	e70e      	b.n	8001670 <__aeabi_dadd+0x78>
 8001852:	4a4d      	ldr	r2, [pc, #308]	@ (8001988 <__aeabi_dadd+0x390>)
 8001854:	1c7d      	adds	r5, r7, #1
 8001856:	4215      	tst	r5, r2
 8001858:	d000      	beq.n	800185c <__aeabi_dadd+0x264>
 800185a:	e0d0      	b.n	80019fe <__aeabi_dadd+0x406>
 800185c:	0025      	movs	r5, r4
 800185e:	4662      	mov	r2, ip
 8001860:	4653      	mov	r3, sl
 8001862:	4305      	orrs	r5, r0
 8001864:	431a      	orrs	r2, r3
 8001866:	2f00      	cmp	r7, #0
 8001868:	d000      	beq.n	800186c <__aeabi_dadd+0x274>
 800186a:	e137      	b.n	8001adc <__aeabi_dadd+0x4e4>
 800186c:	2d00      	cmp	r5, #0
 800186e:	d100      	bne.n	8001872 <__aeabi_dadd+0x27a>
 8001870:	e1a8      	b.n	8001bc4 <__aeabi_dadd+0x5cc>
 8001872:	2a00      	cmp	r2, #0
 8001874:	d100      	bne.n	8001878 <__aeabi_dadd+0x280>
 8001876:	e16a      	b.n	8001b4e <__aeabi_dadd+0x556>
 8001878:	4663      	mov	r3, ip
 800187a:	1ac5      	subs	r5, r0, r3
 800187c:	4653      	mov	r3, sl
 800187e:	1ae2      	subs	r2, r4, r3
 8001880:	42a8      	cmp	r0, r5
 8001882:	419b      	sbcs	r3, r3
 8001884:	425b      	negs	r3, r3
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	021a      	lsls	r2, r3, #8
 800188a:	d400      	bmi.n	800188e <__aeabi_dadd+0x296>
 800188c:	e203      	b.n	8001c96 <__aeabi_dadd+0x69e>
 800188e:	4663      	mov	r3, ip
 8001890:	1a1d      	subs	r5, r3, r0
 8001892:	45ac      	cmp	ip, r5
 8001894:	4192      	sbcs	r2, r2
 8001896:	4653      	mov	r3, sl
 8001898:	4252      	negs	r2, r2
 800189a:	1b1c      	subs	r4, r3, r4
 800189c:	000e      	movs	r6, r1
 800189e:	4688      	mov	r8, r1
 80018a0:	1aa4      	subs	r4, r4, r2
 80018a2:	e723      	b.n	80016ec <__aeabi_dadd+0xf4>
 80018a4:	4936      	ldr	r1, [pc, #216]	@ (8001980 <__aeabi_dadd+0x388>)
 80018a6:	428f      	cmp	r7, r1
 80018a8:	d070      	beq.n	800198c <__aeabi_dadd+0x394>
 80018aa:	2501      	movs	r5, #1
 80018ac:	2a38      	cmp	r2, #56	@ 0x38
 80018ae:	dca8      	bgt.n	8001802 <__aeabi_dadd+0x20a>
 80018b0:	2180      	movs	r1, #128	@ 0x80
 80018b2:	4653      	mov	r3, sl
 80018b4:	0409      	lsls	r1, r1, #16
 80018b6:	430b      	orrs	r3, r1
 80018b8:	469a      	mov	sl, r3
 80018ba:	e78e      	b.n	80017da <__aeabi_dadd+0x1e2>
 80018bc:	003c      	movs	r4, r7
 80018be:	2500      	movs	r5, #0
 80018c0:	2200      	movs	r2, #0
 80018c2:	e731      	b.n	8001728 <__aeabi_dadd+0x130>
 80018c4:	2307      	movs	r3, #7
 80018c6:	402b      	ands	r3, r5
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d000      	beq.n	80018ce <__aeabi_dadd+0x2d6>
 80018cc:	e710      	b.n	80016f0 <__aeabi_dadd+0xf8>
 80018ce:	e093      	b.n	80019f8 <__aeabi_dadd+0x400>
 80018d0:	2a00      	cmp	r2, #0
 80018d2:	d074      	beq.n	80019be <__aeabi_dadd+0x3c6>
 80018d4:	464a      	mov	r2, r9
 80018d6:	1bd2      	subs	r2, r2, r7
 80018d8:	2f00      	cmp	r7, #0
 80018da:	d100      	bne.n	80018de <__aeabi_dadd+0x2e6>
 80018dc:	e0c7      	b.n	8001a6e <__aeabi_dadd+0x476>
 80018de:	4928      	ldr	r1, [pc, #160]	@ (8001980 <__aeabi_dadd+0x388>)
 80018e0:	4589      	cmp	r9, r1
 80018e2:	d100      	bne.n	80018e6 <__aeabi_dadd+0x2ee>
 80018e4:	e185      	b.n	8001bf2 <__aeabi_dadd+0x5fa>
 80018e6:	2501      	movs	r5, #1
 80018e8:	2a38      	cmp	r2, #56	@ 0x38
 80018ea:	dc12      	bgt.n	8001912 <__aeabi_dadd+0x31a>
 80018ec:	2180      	movs	r1, #128	@ 0x80
 80018ee:	0409      	lsls	r1, r1, #16
 80018f0:	430c      	orrs	r4, r1
 80018f2:	2a1f      	cmp	r2, #31
 80018f4:	dd00      	ble.n	80018f8 <__aeabi_dadd+0x300>
 80018f6:	e1ab      	b.n	8001c50 <__aeabi_dadd+0x658>
 80018f8:	2120      	movs	r1, #32
 80018fa:	0025      	movs	r5, r4
 80018fc:	1a89      	subs	r1, r1, r2
 80018fe:	0007      	movs	r7, r0
 8001900:	4088      	lsls	r0, r1
 8001902:	408d      	lsls	r5, r1
 8001904:	40d7      	lsrs	r7, r2
 8001906:	1e41      	subs	r1, r0, #1
 8001908:	4188      	sbcs	r0, r1
 800190a:	40d4      	lsrs	r4, r2
 800190c:	433d      	orrs	r5, r7
 800190e:	4305      	orrs	r5, r0
 8001910:	44a2      	add	sl, r4
 8001912:	4465      	add	r5, ip
 8001914:	4565      	cmp	r5, ip
 8001916:	4192      	sbcs	r2, r2
 8001918:	4252      	negs	r2, r2
 800191a:	4452      	add	r2, sl
 800191c:	0014      	movs	r4, r2
 800191e:	464f      	mov	r7, r9
 8001920:	e774      	b.n	800180c <__aeabi_dadd+0x214>
 8001922:	0028      	movs	r0, r5
 8001924:	f001 fdf0 	bl	8003508 <__clzsi2>
 8001928:	0003      	movs	r3, r0
 800192a:	3318      	adds	r3, #24
 800192c:	2b1f      	cmp	r3, #31
 800192e:	dc00      	bgt.n	8001932 <__aeabi_dadd+0x33a>
 8001930:	e6c2      	b.n	80016b8 <__aeabi_dadd+0xc0>
 8001932:	002a      	movs	r2, r5
 8001934:	3808      	subs	r0, #8
 8001936:	4082      	lsls	r2, r0
 8001938:	429f      	cmp	r7, r3
 800193a:	dd00      	ble.n	800193e <__aeabi_dadd+0x346>
 800193c:	e0a9      	b.n	8001a92 <__aeabi_dadd+0x49a>
 800193e:	1bdb      	subs	r3, r3, r7
 8001940:	1c58      	adds	r0, r3, #1
 8001942:	281f      	cmp	r0, #31
 8001944:	dc00      	bgt.n	8001948 <__aeabi_dadd+0x350>
 8001946:	e1ac      	b.n	8001ca2 <__aeabi_dadd+0x6aa>
 8001948:	0015      	movs	r5, r2
 800194a:	3b1f      	subs	r3, #31
 800194c:	40dd      	lsrs	r5, r3
 800194e:	2820      	cmp	r0, #32
 8001950:	d005      	beq.n	800195e <__aeabi_dadd+0x366>
 8001952:	2340      	movs	r3, #64	@ 0x40
 8001954:	1a1b      	subs	r3, r3, r0
 8001956:	409a      	lsls	r2, r3
 8001958:	1e53      	subs	r3, r2, #1
 800195a:	419a      	sbcs	r2, r3
 800195c:	4315      	orrs	r5, r2
 800195e:	2307      	movs	r3, #7
 8001960:	2700      	movs	r7, #0
 8001962:	402b      	ands	r3, r5
 8001964:	e7b0      	b.n	80018c8 <__aeabi_dadd+0x2d0>
 8001966:	08ed      	lsrs	r5, r5, #3
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <__aeabi_dadd+0x388>)
 800196a:	0762      	lsls	r2, r4, #29
 800196c:	432a      	orrs	r2, r5
 800196e:	08e4      	lsrs	r4, r4, #3
 8001970:	429f      	cmp	r7, r3
 8001972:	d00f      	beq.n	8001994 <__aeabi_dadd+0x39c>
 8001974:	0324      	lsls	r4, r4, #12
 8001976:	0b25      	lsrs	r5, r4, #12
 8001978:	057c      	lsls	r4, r7, #21
 800197a:	0d64      	lsrs	r4, r4, #21
 800197c:	e6d4      	b.n	8001728 <__aeabi_dadd+0x130>
 800197e:	46c0      	nop			@ (mov r8, r8)
 8001980:	000007ff 	.word	0x000007ff
 8001984:	ff7fffff 	.word	0xff7fffff
 8001988:	000007fe 	.word	0x000007fe
 800198c:	08c0      	lsrs	r0, r0, #3
 800198e:	0762      	lsls	r2, r4, #29
 8001990:	4302      	orrs	r2, r0
 8001992:	08e4      	lsrs	r4, r4, #3
 8001994:	0013      	movs	r3, r2
 8001996:	4323      	orrs	r3, r4
 8001998:	d100      	bne.n	800199c <__aeabi_dadd+0x3a4>
 800199a:	e186      	b.n	8001caa <__aeabi_dadd+0x6b2>
 800199c:	2580      	movs	r5, #128	@ 0x80
 800199e:	032d      	lsls	r5, r5, #12
 80019a0:	4325      	orrs	r5, r4
 80019a2:	032d      	lsls	r5, r5, #12
 80019a4:	4cc3      	ldr	r4, [pc, #780]	@ (8001cb4 <__aeabi_dadd+0x6bc>)
 80019a6:	0b2d      	lsrs	r5, r5, #12
 80019a8:	e6be      	b.n	8001728 <__aeabi_dadd+0x130>
 80019aa:	4660      	mov	r0, ip
 80019ac:	4654      	mov	r4, sl
 80019ae:	000e      	movs	r6, r1
 80019b0:	0017      	movs	r7, r2
 80019b2:	08c5      	lsrs	r5, r0, #3
 80019b4:	e7d8      	b.n	8001968 <__aeabi_dadd+0x370>
 80019b6:	4cc0      	ldr	r4, [pc, #768]	@ (8001cb8 <__aeabi_dadd+0x6c0>)
 80019b8:	1aff      	subs	r7, r7, r3
 80019ba:	4014      	ands	r4, r2
 80019bc:	e696      	b.n	80016ec <__aeabi_dadd+0xf4>
 80019be:	4abf      	ldr	r2, [pc, #764]	@ (8001cbc <__aeabi_dadd+0x6c4>)
 80019c0:	1c79      	adds	r1, r7, #1
 80019c2:	4211      	tst	r1, r2
 80019c4:	d16b      	bne.n	8001a9e <__aeabi_dadd+0x4a6>
 80019c6:	0022      	movs	r2, r4
 80019c8:	4302      	orrs	r2, r0
 80019ca:	2f00      	cmp	r7, #0
 80019cc:	d000      	beq.n	80019d0 <__aeabi_dadd+0x3d8>
 80019ce:	e0db      	b.n	8001b88 <__aeabi_dadd+0x590>
 80019d0:	2a00      	cmp	r2, #0
 80019d2:	d100      	bne.n	80019d6 <__aeabi_dadd+0x3de>
 80019d4:	e12d      	b.n	8001c32 <__aeabi_dadd+0x63a>
 80019d6:	4662      	mov	r2, ip
 80019d8:	4653      	mov	r3, sl
 80019da:	431a      	orrs	r2, r3
 80019dc:	d100      	bne.n	80019e0 <__aeabi_dadd+0x3e8>
 80019de:	e0b6      	b.n	8001b4e <__aeabi_dadd+0x556>
 80019e0:	4663      	mov	r3, ip
 80019e2:	18c5      	adds	r5, r0, r3
 80019e4:	4285      	cmp	r5, r0
 80019e6:	4180      	sbcs	r0, r0
 80019e8:	4454      	add	r4, sl
 80019ea:	4240      	negs	r0, r0
 80019ec:	1824      	adds	r4, r4, r0
 80019ee:	0223      	lsls	r3, r4, #8
 80019f0:	d502      	bpl.n	80019f8 <__aeabi_dadd+0x400>
 80019f2:	000f      	movs	r7, r1
 80019f4:	4bb0      	ldr	r3, [pc, #704]	@ (8001cb8 <__aeabi_dadd+0x6c0>)
 80019f6:	401c      	ands	r4, r3
 80019f8:	003a      	movs	r2, r7
 80019fa:	0028      	movs	r0, r5
 80019fc:	e7d8      	b.n	80019b0 <__aeabi_dadd+0x3b8>
 80019fe:	4662      	mov	r2, ip
 8001a00:	1a85      	subs	r5, r0, r2
 8001a02:	42a8      	cmp	r0, r5
 8001a04:	4192      	sbcs	r2, r2
 8001a06:	4653      	mov	r3, sl
 8001a08:	4252      	negs	r2, r2
 8001a0a:	4691      	mov	r9, r2
 8001a0c:	1ae3      	subs	r3, r4, r3
 8001a0e:	001a      	movs	r2, r3
 8001a10:	464b      	mov	r3, r9
 8001a12:	1ad2      	subs	r2, r2, r3
 8001a14:	0013      	movs	r3, r2
 8001a16:	4691      	mov	r9, r2
 8001a18:	021a      	lsls	r2, r3, #8
 8001a1a:	d454      	bmi.n	8001ac6 <__aeabi_dadd+0x4ce>
 8001a1c:	464a      	mov	r2, r9
 8001a1e:	464c      	mov	r4, r9
 8001a20:	432a      	orrs	r2, r5
 8001a22:	d000      	beq.n	8001a26 <__aeabi_dadd+0x42e>
 8001a24:	e640      	b.n	80016a8 <__aeabi_dadd+0xb0>
 8001a26:	2600      	movs	r6, #0
 8001a28:	2400      	movs	r4, #0
 8001a2a:	2500      	movs	r5, #0
 8001a2c:	e67c      	b.n	8001728 <__aeabi_dadd+0x130>
 8001a2e:	4da1      	ldr	r5, [pc, #644]	@ (8001cb4 <__aeabi_dadd+0x6bc>)
 8001a30:	45a9      	cmp	r9, r5
 8001a32:	d100      	bne.n	8001a36 <__aeabi_dadd+0x43e>
 8001a34:	e090      	b.n	8001b58 <__aeabi_dadd+0x560>
 8001a36:	2501      	movs	r5, #1
 8001a38:	2a38      	cmp	r2, #56	@ 0x38
 8001a3a:	dd00      	ble.n	8001a3e <__aeabi_dadd+0x446>
 8001a3c:	e6ab      	b.n	8001796 <__aeabi_dadd+0x19e>
 8001a3e:	2580      	movs	r5, #128	@ 0x80
 8001a40:	042d      	lsls	r5, r5, #16
 8001a42:	432c      	orrs	r4, r5
 8001a44:	e695      	b.n	8001772 <__aeabi_dadd+0x17a>
 8001a46:	0011      	movs	r1, r2
 8001a48:	4655      	mov	r5, sl
 8001a4a:	3920      	subs	r1, #32
 8001a4c:	40cd      	lsrs	r5, r1
 8001a4e:	46a9      	mov	r9, r5
 8001a50:	2a20      	cmp	r2, #32
 8001a52:	d006      	beq.n	8001a62 <__aeabi_dadd+0x46a>
 8001a54:	2140      	movs	r1, #64	@ 0x40
 8001a56:	4653      	mov	r3, sl
 8001a58:	1a8a      	subs	r2, r1, r2
 8001a5a:	4093      	lsls	r3, r2
 8001a5c:	4662      	mov	r2, ip
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	4694      	mov	ip, r2
 8001a62:	4665      	mov	r5, ip
 8001a64:	1e6b      	subs	r3, r5, #1
 8001a66:	419d      	sbcs	r5, r3
 8001a68:	464b      	mov	r3, r9
 8001a6a:	431d      	orrs	r5, r3
 8001a6c:	e612      	b.n	8001694 <__aeabi_dadd+0x9c>
 8001a6e:	0021      	movs	r1, r4
 8001a70:	4301      	orrs	r1, r0
 8001a72:	d100      	bne.n	8001a76 <__aeabi_dadd+0x47e>
 8001a74:	e0c4      	b.n	8001c00 <__aeabi_dadd+0x608>
 8001a76:	1e51      	subs	r1, r2, #1
 8001a78:	2a01      	cmp	r2, #1
 8001a7a:	d100      	bne.n	8001a7e <__aeabi_dadd+0x486>
 8001a7c:	e0fb      	b.n	8001c76 <__aeabi_dadd+0x67e>
 8001a7e:	4d8d      	ldr	r5, [pc, #564]	@ (8001cb4 <__aeabi_dadd+0x6bc>)
 8001a80:	42aa      	cmp	r2, r5
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x48e>
 8001a84:	e0b5      	b.n	8001bf2 <__aeabi_dadd+0x5fa>
 8001a86:	2501      	movs	r5, #1
 8001a88:	2938      	cmp	r1, #56	@ 0x38
 8001a8a:	dd00      	ble.n	8001a8e <__aeabi_dadd+0x496>
 8001a8c:	e741      	b.n	8001912 <__aeabi_dadd+0x31a>
 8001a8e:	000a      	movs	r2, r1
 8001a90:	e72f      	b.n	80018f2 <__aeabi_dadd+0x2fa>
 8001a92:	4c89      	ldr	r4, [pc, #548]	@ (8001cb8 <__aeabi_dadd+0x6c0>)
 8001a94:	1aff      	subs	r7, r7, r3
 8001a96:	4014      	ands	r4, r2
 8001a98:	0762      	lsls	r2, r4, #29
 8001a9a:	08e4      	lsrs	r4, r4, #3
 8001a9c:	e76a      	b.n	8001974 <__aeabi_dadd+0x37c>
 8001a9e:	4a85      	ldr	r2, [pc, #532]	@ (8001cb4 <__aeabi_dadd+0x6bc>)
 8001aa0:	4291      	cmp	r1, r2
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dadd+0x4ae>
 8001aa4:	e0e3      	b.n	8001c6e <__aeabi_dadd+0x676>
 8001aa6:	4663      	mov	r3, ip
 8001aa8:	18c2      	adds	r2, r0, r3
 8001aaa:	4282      	cmp	r2, r0
 8001aac:	4180      	sbcs	r0, r0
 8001aae:	0023      	movs	r3, r4
 8001ab0:	4240      	negs	r0, r0
 8001ab2:	4453      	add	r3, sl
 8001ab4:	181b      	adds	r3, r3, r0
 8001ab6:	07dd      	lsls	r5, r3, #31
 8001ab8:	085c      	lsrs	r4, r3, #1
 8001aba:	2307      	movs	r3, #7
 8001abc:	0852      	lsrs	r2, r2, #1
 8001abe:	4315      	orrs	r5, r2
 8001ac0:	000f      	movs	r7, r1
 8001ac2:	402b      	ands	r3, r5
 8001ac4:	e700      	b.n	80018c8 <__aeabi_dadd+0x2d0>
 8001ac6:	4663      	mov	r3, ip
 8001ac8:	1a1d      	subs	r5, r3, r0
 8001aca:	45ac      	cmp	ip, r5
 8001acc:	4192      	sbcs	r2, r2
 8001ace:	4653      	mov	r3, sl
 8001ad0:	4252      	negs	r2, r2
 8001ad2:	1b1c      	subs	r4, r3, r4
 8001ad4:	000e      	movs	r6, r1
 8001ad6:	4688      	mov	r8, r1
 8001ad8:	1aa4      	subs	r4, r4, r2
 8001ada:	e5e5      	b.n	80016a8 <__aeabi_dadd+0xb0>
 8001adc:	2d00      	cmp	r5, #0
 8001ade:	d000      	beq.n	8001ae2 <__aeabi_dadd+0x4ea>
 8001ae0:	e091      	b.n	8001c06 <__aeabi_dadd+0x60e>
 8001ae2:	2a00      	cmp	r2, #0
 8001ae4:	d138      	bne.n	8001b58 <__aeabi_dadd+0x560>
 8001ae6:	2480      	movs	r4, #128	@ 0x80
 8001ae8:	2600      	movs	r6, #0
 8001aea:	0324      	lsls	r4, r4, #12
 8001aec:	e756      	b.n	800199c <__aeabi_dadd+0x3a4>
 8001aee:	4663      	mov	r3, ip
 8001af0:	18c5      	adds	r5, r0, r3
 8001af2:	4285      	cmp	r5, r0
 8001af4:	4180      	sbcs	r0, r0
 8001af6:	4454      	add	r4, sl
 8001af8:	4240      	negs	r0, r0
 8001afa:	1824      	adds	r4, r4, r0
 8001afc:	2701      	movs	r7, #1
 8001afe:	0223      	lsls	r3, r4, #8
 8001b00:	d400      	bmi.n	8001b04 <__aeabi_dadd+0x50c>
 8001b02:	e6df      	b.n	80018c4 <__aeabi_dadd+0x2cc>
 8001b04:	2702      	movs	r7, #2
 8001b06:	e687      	b.n	8001818 <__aeabi_dadd+0x220>
 8001b08:	4663      	mov	r3, ip
 8001b0a:	1ac5      	subs	r5, r0, r3
 8001b0c:	42a8      	cmp	r0, r5
 8001b0e:	4180      	sbcs	r0, r0
 8001b10:	4653      	mov	r3, sl
 8001b12:	4240      	negs	r0, r0
 8001b14:	1ae4      	subs	r4, r4, r3
 8001b16:	2701      	movs	r7, #1
 8001b18:	1a24      	subs	r4, r4, r0
 8001b1a:	e5c0      	b.n	800169e <__aeabi_dadd+0xa6>
 8001b1c:	0762      	lsls	r2, r4, #29
 8001b1e:	08c0      	lsrs	r0, r0, #3
 8001b20:	4302      	orrs	r2, r0
 8001b22:	08e4      	lsrs	r4, r4, #3
 8001b24:	e736      	b.n	8001994 <__aeabi_dadd+0x39c>
 8001b26:	0011      	movs	r1, r2
 8001b28:	4653      	mov	r3, sl
 8001b2a:	3920      	subs	r1, #32
 8001b2c:	40cb      	lsrs	r3, r1
 8001b2e:	4699      	mov	r9, r3
 8001b30:	2a20      	cmp	r2, #32
 8001b32:	d006      	beq.n	8001b42 <__aeabi_dadd+0x54a>
 8001b34:	2140      	movs	r1, #64	@ 0x40
 8001b36:	4653      	mov	r3, sl
 8001b38:	1a8a      	subs	r2, r1, r2
 8001b3a:	4093      	lsls	r3, r2
 8001b3c:	4662      	mov	r2, ip
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	4694      	mov	ip, r2
 8001b42:	4665      	mov	r5, ip
 8001b44:	1e6b      	subs	r3, r5, #1
 8001b46:	419d      	sbcs	r5, r3
 8001b48:	464b      	mov	r3, r9
 8001b4a:	431d      	orrs	r5, r3
 8001b4c:	e659      	b.n	8001802 <__aeabi_dadd+0x20a>
 8001b4e:	0762      	lsls	r2, r4, #29
 8001b50:	08c0      	lsrs	r0, r0, #3
 8001b52:	4302      	orrs	r2, r0
 8001b54:	08e4      	lsrs	r4, r4, #3
 8001b56:	e70d      	b.n	8001974 <__aeabi_dadd+0x37c>
 8001b58:	4653      	mov	r3, sl
 8001b5a:	075a      	lsls	r2, r3, #29
 8001b5c:	4663      	mov	r3, ip
 8001b5e:	08d8      	lsrs	r0, r3, #3
 8001b60:	4653      	mov	r3, sl
 8001b62:	000e      	movs	r6, r1
 8001b64:	4302      	orrs	r2, r0
 8001b66:	08dc      	lsrs	r4, r3, #3
 8001b68:	e714      	b.n	8001994 <__aeabi_dadd+0x39c>
 8001b6a:	0015      	movs	r5, r2
 8001b6c:	0026      	movs	r6, r4
 8001b6e:	3d20      	subs	r5, #32
 8001b70:	40ee      	lsrs	r6, r5
 8001b72:	2a20      	cmp	r2, #32
 8001b74:	d003      	beq.n	8001b7e <__aeabi_dadd+0x586>
 8001b76:	2540      	movs	r5, #64	@ 0x40
 8001b78:	1aaa      	subs	r2, r5, r2
 8001b7a:	4094      	lsls	r4, r2
 8001b7c:	4320      	orrs	r0, r4
 8001b7e:	1e42      	subs	r2, r0, #1
 8001b80:	4190      	sbcs	r0, r2
 8001b82:	0005      	movs	r5, r0
 8001b84:	4335      	orrs	r5, r6
 8001b86:	e606      	b.n	8001796 <__aeabi_dadd+0x19e>
 8001b88:	2a00      	cmp	r2, #0
 8001b8a:	d07c      	beq.n	8001c86 <__aeabi_dadd+0x68e>
 8001b8c:	4662      	mov	r2, ip
 8001b8e:	4653      	mov	r3, sl
 8001b90:	08c0      	lsrs	r0, r0, #3
 8001b92:	431a      	orrs	r2, r3
 8001b94:	d100      	bne.n	8001b98 <__aeabi_dadd+0x5a0>
 8001b96:	e6fa      	b.n	800198e <__aeabi_dadd+0x396>
 8001b98:	0762      	lsls	r2, r4, #29
 8001b9a:	4310      	orrs	r0, r2
 8001b9c:	2280      	movs	r2, #128	@ 0x80
 8001b9e:	08e4      	lsrs	r4, r4, #3
 8001ba0:	0312      	lsls	r2, r2, #12
 8001ba2:	4214      	tst	r4, r2
 8001ba4:	d008      	beq.n	8001bb8 <__aeabi_dadd+0x5c0>
 8001ba6:	08d9      	lsrs	r1, r3, #3
 8001ba8:	4211      	tst	r1, r2
 8001baa:	d105      	bne.n	8001bb8 <__aeabi_dadd+0x5c0>
 8001bac:	4663      	mov	r3, ip
 8001bae:	08d8      	lsrs	r0, r3, #3
 8001bb0:	4653      	mov	r3, sl
 8001bb2:	000c      	movs	r4, r1
 8001bb4:	075b      	lsls	r3, r3, #29
 8001bb6:	4318      	orrs	r0, r3
 8001bb8:	0f42      	lsrs	r2, r0, #29
 8001bba:	00c0      	lsls	r0, r0, #3
 8001bbc:	08c0      	lsrs	r0, r0, #3
 8001bbe:	0752      	lsls	r2, r2, #29
 8001bc0:	4302      	orrs	r2, r0
 8001bc2:	e6e7      	b.n	8001994 <__aeabi_dadd+0x39c>
 8001bc4:	2a00      	cmp	r2, #0
 8001bc6:	d100      	bne.n	8001bca <__aeabi_dadd+0x5d2>
 8001bc8:	e72d      	b.n	8001a26 <__aeabi_dadd+0x42e>
 8001bca:	4663      	mov	r3, ip
 8001bcc:	08d8      	lsrs	r0, r3, #3
 8001bce:	4653      	mov	r3, sl
 8001bd0:	075a      	lsls	r2, r3, #29
 8001bd2:	000e      	movs	r6, r1
 8001bd4:	4302      	orrs	r2, r0
 8001bd6:	08dc      	lsrs	r4, r3, #3
 8001bd8:	e6cc      	b.n	8001974 <__aeabi_dadd+0x37c>
 8001bda:	4663      	mov	r3, ip
 8001bdc:	1a1d      	subs	r5, r3, r0
 8001bde:	45ac      	cmp	ip, r5
 8001be0:	4192      	sbcs	r2, r2
 8001be2:	4653      	mov	r3, sl
 8001be4:	4252      	negs	r2, r2
 8001be6:	1b1c      	subs	r4, r3, r4
 8001be8:	000e      	movs	r6, r1
 8001bea:	4688      	mov	r8, r1
 8001bec:	1aa4      	subs	r4, r4, r2
 8001bee:	3701      	adds	r7, #1
 8001bf0:	e555      	b.n	800169e <__aeabi_dadd+0xa6>
 8001bf2:	4663      	mov	r3, ip
 8001bf4:	08d9      	lsrs	r1, r3, #3
 8001bf6:	4653      	mov	r3, sl
 8001bf8:	075a      	lsls	r2, r3, #29
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	08dc      	lsrs	r4, r3, #3
 8001bfe:	e6c9      	b.n	8001994 <__aeabi_dadd+0x39c>
 8001c00:	4660      	mov	r0, ip
 8001c02:	4654      	mov	r4, sl
 8001c04:	e6d4      	b.n	80019b0 <__aeabi_dadd+0x3b8>
 8001c06:	08c0      	lsrs	r0, r0, #3
 8001c08:	2a00      	cmp	r2, #0
 8001c0a:	d100      	bne.n	8001c0e <__aeabi_dadd+0x616>
 8001c0c:	e6bf      	b.n	800198e <__aeabi_dadd+0x396>
 8001c0e:	0762      	lsls	r2, r4, #29
 8001c10:	4310      	orrs	r0, r2
 8001c12:	2280      	movs	r2, #128	@ 0x80
 8001c14:	08e4      	lsrs	r4, r4, #3
 8001c16:	0312      	lsls	r2, r2, #12
 8001c18:	4214      	tst	r4, r2
 8001c1a:	d0cd      	beq.n	8001bb8 <__aeabi_dadd+0x5c0>
 8001c1c:	08dd      	lsrs	r5, r3, #3
 8001c1e:	4215      	tst	r5, r2
 8001c20:	d1ca      	bne.n	8001bb8 <__aeabi_dadd+0x5c0>
 8001c22:	4663      	mov	r3, ip
 8001c24:	08d8      	lsrs	r0, r3, #3
 8001c26:	4653      	mov	r3, sl
 8001c28:	075b      	lsls	r3, r3, #29
 8001c2a:	000e      	movs	r6, r1
 8001c2c:	002c      	movs	r4, r5
 8001c2e:	4318      	orrs	r0, r3
 8001c30:	e7c2      	b.n	8001bb8 <__aeabi_dadd+0x5c0>
 8001c32:	4663      	mov	r3, ip
 8001c34:	08d9      	lsrs	r1, r3, #3
 8001c36:	4653      	mov	r3, sl
 8001c38:	075a      	lsls	r2, r3, #29
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	08dc      	lsrs	r4, r3, #3
 8001c3e:	e699      	b.n	8001974 <__aeabi_dadd+0x37c>
 8001c40:	4663      	mov	r3, ip
 8001c42:	08d8      	lsrs	r0, r3, #3
 8001c44:	4653      	mov	r3, sl
 8001c46:	075a      	lsls	r2, r3, #29
 8001c48:	000e      	movs	r6, r1
 8001c4a:	4302      	orrs	r2, r0
 8001c4c:	08dc      	lsrs	r4, r3, #3
 8001c4e:	e6a1      	b.n	8001994 <__aeabi_dadd+0x39c>
 8001c50:	0011      	movs	r1, r2
 8001c52:	0027      	movs	r7, r4
 8001c54:	3920      	subs	r1, #32
 8001c56:	40cf      	lsrs	r7, r1
 8001c58:	2a20      	cmp	r2, #32
 8001c5a:	d003      	beq.n	8001c64 <__aeabi_dadd+0x66c>
 8001c5c:	2140      	movs	r1, #64	@ 0x40
 8001c5e:	1a8a      	subs	r2, r1, r2
 8001c60:	4094      	lsls	r4, r2
 8001c62:	4320      	orrs	r0, r4
 8001c64:	1e42      	subs	r2, r0, #1
 8001c66:	4190      	sbcs	r0, r2
 8001c68:	0005      	movs	r5, r0
 8001c6a:	433d      	orrs	r5, r7
 8001c6c:	e651      	b.n	8001912 <__aeabi_dadd+0x31a>
 8001c6e:	000c      	movs	r4, r1
 8001c70:	2500      	movs	r5, #0
 8001c72:	2200      	movs	r2, #0
 8001c74:	e558      	b.n	8001728 <__aeabi_dadd+0x130>
 8001c76:	4460      	add	r0, ip
 8001c78:	4560      	cmp	r0, ip
 8001c7a:	4192      	sbcs	r2, r2
 8001c7c:	4454      	add	r4, sl
 8001c7e:	4252      	negs	r2, r2
 8001c80:	0005      	movs	r5, r0
 8001c82:	18a4      	adds	r4, r4, r2
 8001c84:	e73a      	b.n	8001afc <__aeabi_dadd+0x504>
 8001c86:	4653      	mov	r3, sl
 8001c88:	075a      	lsls	r2, r3, #29
 8001c8a:	4663      	mov	r3, ip
 8001c8c:	08d9      	lsrs	r1, r3, #3
 8001c8e:	4653      	mov	r3, sl
 8001c90:	430a      	orrs	r2, r1
 8001c92:	08dc      	lsrs	r4, r3, #3
 8001c94:	e67e      	b.n	8001994 <__aeabi_dadd+0x39c>
 8001c96:	001a      	movs	r2, r3
 8001c98:	001c      	movs	r4, r3
 8001c9a:	432a      	orrs	r2, r5
 8001c9c:	d000      	beq.n	8001ca0 <__aeabi_dadd+0x6a8>
 8001c9e:	e6ab      	b.n	80019f8 <__aeabi_dadd+0x400>
 8001ca0:	e6c1      	b.n	8001a26 <__aeabi_dadd+0x42e>
 8001ca2:	2120      	movs	r1, #32
 8001ca4:	2500      	movs	r5, #0
 8001ca6:	1a09      	subs	r1, r1, r0
 8001ca8:	e519      	b.n	80016de <__aeabi_dadd+0xe6>
 8001caa:	2200      	movs	r2, #0
 8001cac:	2500      	movs	r5, #0
 8001cae:	4c01      	ldr	r4, [pc, #4]	@ (8001cb4 <__aeabi_dadd+0x6bc>)
 8001cb0:	e53a      	b.n	8001728 <__aeabi_dadd+0x130>
 8001cb2:	46c0      	nop			@ (mov r8, r8)
 8001cb4:	000007ff 	.word	0x000007ff
 8001cb8:	ff7fffff 	.word	0xff7fffff
 8001cbc:	000007fe 	.word	0x000007fe

08001cc0 <__aeabi_ddiv>:
 8001cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cc2:	46de      	mov	lr, fp
 8001cc4:	4645      	mov	r5, r8
 8001cc6:	4657      	mov	r7, sl
 8001cc8:	464e      	mov	r6, r9
 8001cca:	b5e0      	push	{r5, r6, r7, lr}
 8001ccc:	b087      	sub	sp, #28
 8001cce:	9200      	str	r2, [sp, #0]
 8001cd0:	9301      	str	r3, [sp, #4]
 8001cd2:	030b      	lsls	r3, r1, #12
 8001cd4:	0b1b      	lsrs	r3, r3, #12
 8001cd6:	469b      	mov	fp, r3
 8001cd8:	0fca      	lsrs	r2, r1, #31
 8001cda:	004b      	lsls	r3, r1, #1
 8001cdc:	0004      	movs	r4, r0
 8001cde:	4680      	mov	r8, r0
 8001ce0:	0d5b      	lsrs	r3, r3, #21
 8001ce2:	9202      	str	r2, [sp, #8]
 8001ce4:	d100      	bne.n	8001ce8 <__aeabi_ddiv+0x28>
 8001ce6:	e16a      	b.n	8001fbe <__aeabi_ddiv+0x2fe>
 8001ce8:	4ad4      	ldr	r2, [pc, #848]	@ (800203c <__aeabi_ddiv+0x37c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d100      	bne.n	8001cf0 <__aeabi_ddiv+0x30>
 8001cee:	e18c      	b.n	800200a <__aeabi_ddiv+0x34a>
 8001cf0:	4659      	mov	r1, fp
 8001cf2:	0f42      	lsrs	r2, r0, #29
 8001cf4:	00c9      	lsls	r1, r1, #3
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	2180      	movs	r1, #128	@ 0x80
 8001cfa:	0409      	lsls	r1, r1, #16
 8001cfc:	4311      	orrs	r1, r2
 8001cfe:	00c2      	lsls	r2, r0, #3
 8001d00:	4690      	mov	r8, r2
 8001d02:	4acf      	ldr	r2, [pc, #828]	@ (8002040 <__aeabi_ddiv+0x380>)
 8001d04:	4689      	mov	r9, r1
 8001d06:	4692      	mov	sl, r2
 8001d08:	449a      	add	sl, r3
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	2400      	movs	r4, #0
 8001d0e:	9303      	str	r3, [sp, #12]
 8001d10:	9e00      	ldr	r6, [sp, #0]
 8001d12:	9f01      	ldr	r7, [sp, #4]
 8001d14:	033b      	lsls	r3, r7, #12
 8001d16:	0b1b      	lsrs	r3, r3, #12
 8001d18:	469b      	mov	fp, r3
 8001d1a:	007b      	lsls	r3, r7, #1
 8001d1c:	0030      	movs	r0, r6
 8001d1e:	0d5b      	lsrs	r3, r3, #21
 8001d20:	0ffd      	lsrs	r5, r7, #31
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d100      	bne.n	8001d28 <__aeabi_ddiv+0x68>
 8001d26:	e128      	b.n	8001f7a <__aeabi_ddiv+0x2ba>
 8001d28:	4ac4      	ldr	r2, [pc, #784]	@ (800203c <__aeabi_ddiv+0x37c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d100      	bne.n	8001d30 <__aeabi_ddiv+0x70>
 8001d2e:	e177      	b.n	8002020 <__aeabi_ddiv+0x360>
 8001d30:	4659      	mov	r1, fp
 8001d32:	0f72      	lsrs	r2, r6, #29
 8001d34:	00c9      	lsls	r1, r1, #3
 8001d36:	430a      	orrs	r2, r1
 8001d38:	2180      	movs	r1, #128	@ 0x80
 8001d3a:	0409      	lsls	r1, r1, #16
 8001d3c:	4311      	orrs	r1, r2
 8001d3e:	468b      	mov	fp, r1
 8001d40:	49bf      	ldr	r1, [pc, #764]	@ (8002040 <__aeabi_ddiv+0x380>)
 8001d42:	00f2      	lsls	r2, r6, #3
 8001d44:	468c      	mov	ip, r1
 8001d46:	4651      	mov	r1, sl
 8001d48:	4463      	add	r3, ip
 8001d4a:	1acb      	subs	r3, r1, r3
 8001d4c:	469a      	mov	sl, r3
 8001d4e:	2300      	movs	r3, #0
 8001d50:	9e02      	ldr	r6, [sp, #8]
 8001d52:	406e      	eors	r6, r5
 8001d54:	2c0f      	cmp	r4, #15
 8001d56:	d827      	bhi.n	8001da8 <__aeabi_ddiv+0xe8>
 8001d58:	49ba      	ldr	r1, [pc, #744]	@ (8002044 <__aeabi_ddiv+0x384>)
 8001d5a:	00a4      	lsls	r4, r4, #2
 8001d5c:	5909      	ldr	r1, [r1, r4]
 8001d5e:	468f      	mov	pc, r1
 8001d60:	46cb      	mov	fp, r9
 8001d62:	4642      	mov	r2, r8
 8001d64:	9e02      	ldr	r6, [sp, #8]
 8001d66:	9b03      	ldr	r3, [sp, #12]
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d016      	beq.n	8001d9a <__aeabi_ddiv+0xda>
 8001d6c:	2b03      	cmp	r3, #3
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_ddiv+0xb2>
 8001d70:	e2a6      	b.n	80022c0 <__aeabi_ddiv+0x600>
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d000      	beq.n	8001d78 <__aeabi_ddiv+0xb8>
 8001d76:	e0df      	b.n	8001f38 <__aeabi_ddiv+0x278>
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	2400      	movs	r4, #0
 8001d7e:	4690      	mov	r8, r2
 8001d80:	051b      	lsls	r3, r3, #20
 8001d82:	4323      	orrs	r3, r4
 8001d84:	07f6      	lsls	r6, r6, #31
 8001d86:	4333      	orrs	r3, r6
 8001d88:	4640      	mov	r0, r8
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	b007      	add	sp, #28
 8001d8e:	bcf0      	pop	{r4, r5, r6, r7}
 8001d90:	46bb      	mov	fp, r7
 8001d92:	46b2      	mov	sl, r6
 8001d94:	46a9      	mov	r9, r5
 8001d96:	46a0      	mov	r8, r4
 8001d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2400      	movs	r4, #0
 8001d9e:	4690      	mov	r8, r2
 8001da0:	4ba6      	ldr	r3, [pc, #664]	@ (800203c <__aeabi_ddiv+0x37c>)
 8001da2:	e7ed      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 8001da4:	002e      	movs	r6, r5
 8001da6:	e7df      	b.n	8001d68 <__aeabi_ddiv+0xa8>
 8001da8:	45cb      	cmp	fp, r9
 8001daa:	d200      	bcs.n	8001dae <__aeabi_ddiv+0xee>
 8001dac:	e1d4      	b.n	8002158 <__aeabi_ddiv+0x498>
 8001dae:	d100      	bne.n	8001db2 <__aeabi_ddiv+0xf2>
 8001db0:	e1cf      	b.n	8002152 <__aeabi_ddiv+0x492>
 8001db2:	2301      	movs	r3, #1
 8001db4:	425b      	negs	r3, r3
 8001db6:	469c      	mov	ip, r3
 8001db8:	4644      	mov	r4, r8
 8001dba:	4648      	mov	r0, r9
 8001dbc:	2700      	movs	r7, #0
 8001dbe:	44e2      	add	sl, ip
 8001dc0:	465b      	mov	r3, fp
 8001dc2:	0e15      	lsrs	r5, r2, #24
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	431d      	orrs	r5, r3
 8001dc8:	0c19      	lsrs	r1, r3, #16
 8001dca:	042b      	lsls	r3, r5, #16
 8001dcc:	0212      	lsls	r2, r2, #8
 8001dce:	9500      	str	r5, [sp, #0]
 8001dd0:	0c1d      	lsrs	r5, r3, #16
 8001dd2:	4691      	mov	r9, r2
 8001dd4:	9102      	str	r1, [sp, #8]
 8001dd6:	9503      	str	r5, [sp, #12]
 8001dd8:	f7fe fa34 	bl	8000244 <__aeabi_uidivmod>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	436a      	muls	r2, r5
 8001de0:	040b      	lsls	r3, r1, #16
 8001de2:	0c21      	lsrs	r1, r4, #16
 8001de4:	4680      	mov	r8, r0
 8001de6:	4319      	orrs	r1, r3
 8001de8:	428a      	cmp	r2, r1
 8001dea:	d909      	bls.n	8001e00 <__aeabi_ddiv+0x140>
 8001dec:	9d00      	ldr	r5, [sp, #0]
 8001dee:	2301      	movs	r3, #1
 8001df0:	46ac      	mov	ip, r5
 8001df2:	425b      	negs	r3, r3
 8001df4:	4461      	add	r1, ip
 8001df6:	469c      	mov	ip, r3
 8001df8:	44e0      	add	r8, ip
 8001dfa:	428d      	cmp	r5, r1
 8001dfc:	d800      	bhi.n	8001e00 <__aeabi_ddiv+0x140>
 8001dfe:	e1fb      	b.n	80021f8 <__aeabi_ddiv+0x538>
 8001e00:	1a88      	subs	r0, r1, r2
 8001e02:	9902      	ldr	r1, [sp, #8]
 8001e04:	f7fe fa1e 	bl	8000244 <__aeabi_uidivmod>
 8001e08:	9a03      	ldr	r2, [sp, #12]
 8001e0a:	0424      	lsls	r4, r4, #16
 8001e0c:	4342      	muls	r2, r0
 8001e0e:	0409      	lsls	r1, r1, #16
 8001e10:	0c24      	lsrs	r4, r4, #16
 8001e12:	0003      	movs	r3, r0
 8001e14:	430c      	orrs	r4, r1
 8001e16:	42a2      	cmp	r2, r4
 8001e18:	d906      	bls.n	8001e28 <__aeabi_ddiv+0x168>
 8001e1a:	9900      	ldr	r1, [sp, #0]
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	468c      	mov	ip, r1
 8001e20:	4464      	add	r4, ip
 8001e22:	42a1      	cmp	r1, r4
 8001e24:	d800      	bhi.n	8001e28 <__aeabi_ddiv+0x168>
 8001e26:	e1e1      	b.n	80021ec <__aeabi_ddiv+0x52c>
 8001e28:	1aa0      	subs	r0, r4, r2
 8001e2a:	4642      	mov	r2, r8
 8001e2c:	0412      	lsls	r2, r2, #16
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	4693      	mov	fp, r2
 8001e32:	464b      	mov	r3, r9
 8001e34:	4659      	mov	r1, fp
 8001e36:	0c1b      	lsrs	r3, r3, #16
 8001e38:	001d      	movs	r5, r3
 8001e3a:	9304      	str	r3, [sp, #16]
 8001e3c:	040b      	lsls	r3, r1, #16
 8001e3e:	4649      	mov	r1, r9
 8001e40:	0409      	lsls	r1, r1, #16
 8001e42:	0c09      	lsrs	r1, r1, #16
 8001e44:	000c      	movs	r4, r1
 8001e46:	0c1b      	lsrs	r3, r3, #16
 8001e48:	435c      	muls	r4, r3
 8001e4a:	0c12      	lsrs	r2, r2, #16
 8001e4c:	436b      	muls	r3, r5
 8001e4e:	4688      	mov	r8, r1
 8001e50:	4351      	muls	r1, r2
 8001e52:	436a      	muls	r2, r5
 8001e54:	0c25      	lsrs	r5, r4, #16
 8001e56:	46ac      	mov	ip, r5
 8001e58:	185b      	adds	r3, r3, r1
 8001e5a:	4463      	add	r3, ip
 8001e5c:	4299      	cmp	r1, r3
 8001e5e:	d903      	bls.n	8001e68 <__aeabi_ddiv+0x1a8>
 8001e60:	2180      	movs	r1, #128	@ 0x80
 8001e62:	0249      	lsls	r1, r1, #9
 8001e64:	468c      	mov	ip, r1
 8001e66:	4462      	add	r2, ip
 8001e68:	0c19      	lsrs	r1, r3, #16
 8001e6a:	0424      	lsls	r4, r4, #16
 8001e6c:	041b      	lsls	r3, r3, #16
 8001e6e:	0c24      	lsrs	r4, r4, #16
 8001e70:	188a      	adds	r2, r1, r2
 8001e72:	191c      	adds	r4, r3, r4
 8001e74:	4290      	cmp	r0, r2
 8001e76:	d302      	bcc.n	8001e7e <__aeabi_ddiv+0x1be>
 8001e78:	d116      	bne.n	8001ea8 <__aeabi_ddiv+0x1e8>
 8001e7a:	42a7      	cmp	r7, r4
 8001e7c:	d214      	bcs.n	8001ea8 <__aeabi_ddiv+0x1e8>
 8001e7e:	465b      	mov	r3, fp
 8001e80:	9d00      	ldr	r5, [sp, #0]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	444f      	add	r7, r9
 8001e86:	9305      	str	r3, [sp, #20]
 8001e88:	454f      	cmp	r7, r9
 8001e8a:	419b      	sbcs	r3, r3
 8001e8c:	46ac      	mov	ip, r5
 8001e8e:	425b      	negs	r3, r3
 8001e90:	4463      	add	r3, ip
 8001e92:	18c0      	adds	r0, r0, r3
 8001e94:	4285      	cmp	r5, r0
 8001e96:	d300      	bcc.n	8001e9a <__aeabi_ddiv+0x1da>
 8001e98:	e1a1      	b.n	80021de <__aeabi_ddiv+0x51e>
 8001e9a:	4282      	cmp	r2, r0
 8001e9c:	d900      	bls.n	8001ea0 <__aeabi_ddiv+0x1e0>
 8001e9e:	e1f6      	b.n	800228e <__aeabi_ddiv+0x5ce>
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_ddiv+0x1e4>
 8001ea2:	e1f1      	b.n	8002288 <__aeabi_ddiv+0x5c8>
 8001ea4:	9b05      	ldr	r3, [sp, #20]
 8001ea6:	469b      	mov	fp, r3
 8001ea8:	1b3c      	subs	r4, r7, r4
 8001eaa:	42a7      	cmp	r7, r4
 8001eac:	41bf      	sbcs	r7, r7
 8001eae:	9d00      	ldr	r5, [sp, #0]
 8001eb0:	1a80      	subs	r0, r0, r2
 8001eb2:	427f      	negs	r7, r7
 8001eb4:	1bc0      	subs	r0, r0, r7
 8001eb6:	4285      	cmp	r5, r0
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_ddiv+0x1fc>
 8001eba:	e1d0      	b.n	800225e <__aeabi_ddiv+0x59e>
 8001ebc:	9902      	ldr	r1, [sp, #8]
 8001ebe:	f7fe f9c1 	bl	8000244 <__aeabi_uidivmod>
 8001ec2:	9a03      	ldr	r2, [sp, #12]
 8001ec4:	040b      	lsls	r3, r1, #16
 8001ec6:	4342      	muls	r2, r0
 8001ec8:	0c21      	lsrs	r1, r4, #16
 8001eca:	0007      	movs	r7, r0
 8001ecc:	4319      	orrs	r1, r3
 8001ece:	428a      	cmp	r2, r1
 8001ed0:	d900      	bls.n	8001ed4 <__aeabi_ddiv+0x214>
 8001ed2:	e178      	b.n	80021c6 <__aeabi_ddiv+0x506>
 8001ed4:	1a88      	subs	r0, r1, r2
 8001ed6:	9902      	ldr	r1, [sp, #8]
 8001ed8:	f7fe f9b4 	bl	8000244 <__aeabi_uidivmod>
 8001edc:	9a03      	ldr	r2, [sp, #12]
 8001ede:	0424      	lsls	r4, r4, #16
 8001ee0:	4342      	muls	r2, r0
 8001ee2:	0409      	lsls	r1, r1, #16
 8001ee4:	0c24      	lsrs	r4, r4, #16
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	430c      	orrs	r4, r1
 8001eea:	42a2      	cmp	r2, r4
 8001eec:	d900      	bls.n	8001ef0 <__aeabi_ddiv+0x230>
 8001eee:	e15d      	b.n	80021ac <__aeabi_ddiv+0x4ec>
 8001ef0:	4641      	mov	r1, r8
 8001ef2:	1aa4      	subs	r4, r4, r2
 8001ef4:	043a      	lsls	r2, r7, #16
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	9d04      	ldr	r5, [sp, #16]
 8001efa:	0413      	lsls	r3, r2, #16
 8001efc:	0c1b      	lsrs	r3, r3, #16
 8001efe:	4359      	muls	r1, r3
 8001f00:	4647      	mov	r7, r8
 8001f02:	436b      	muls	r3, r5
 8001f04:	469c      	mov	ip, r3
 8001f06:	0c10      	lsrs	r0, r2, #16
 8001f08:	4347      	muls	r7, r0
 8001f0a:	0c0b      	lsrs	r3, r1, #16
 8001f0c:	44bc      	add	ip, r7
 8001f0e:	4463      	add	r3, ip
 8001f10:	4368      	muls	r0, r5
 8001f12:	429f      	cmp	r7, r3
 8001f14:	d903      	bls.n	8001f1e <__aeabi_ddiv+0x25e>
 8001f16:	2580      	movs	r5, #128	@ 0x80
 8001f18:	026d      	lsls	r5, r5, #9
 8001f1a:	46ac      	mov	ip, r5
 8001f1c:	4460      	add	r0, ip
 8001f1e:	0c1f      	lsrs	r7, r3, #16
 8001f20:	0409      	lsls	r1, r1, #16
 8001f22:	041b      	lsls	r3, r3, #16
 8001f24:	0c09      	lsrs	r1, r1, #16
 8001f26:	183f      	adds	r7, r7, r0
 8001f28:	185b      	adds	r3, r3, r1
 8001f2a:	42bc      	cmp	r4, r7
 8001f2c:	d200      	bcs.n	8001f30 <__aeabi_ddiv+0x270>
 8001f2e:	e102      	b.n	8002136 <__aeabi_ddiv+0x476>
 8001f30:	d100      	bne.n	8001f34 <__aeabi_ddiv+0x274>
 8001f32:	e0fd      	b.n	8002130 <__aeabi_ddiv+0x470>
 8001f34:	2301      	movs	r3, #1
 8001f36:	431a      	orrs	r2, r3
 8001f38:	4b43      	ldr	r3, [pc, #268]	@ (8002048 <__aeabi_ddiv+0x388>)
 8001f3a:	4453      	add	r3, sl
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	dc00      	bgt.n	8001f42 <__aeabi_ddiv+0x282>
 8001f40:	e0ae      	b.n	80020a0 <__aeabi_ddiv+0x3e0>
 8001f42:	0751      	lsls	r1, r2, #29
 8001f44:	d000      	beq.n	8001f48 <__aeabi_ddiv+0x288>
 8001f46:	e198      	b.n	800227a <__aeabi_ddiv+0x5ba>
 8001f48:	4659      	mov	r1, fp
 8001f4a:	01c9      	lsls	r1, r1, #7
 8001f4c:	d506      	bpl.n	8001f5c <__aeabi_ddiv+0x29c>
 8001f4e:	4659      	mov	r1, fp
 8001f50:	4b3e      	ldr	r3, [pc, #248]	@ (800204c <__aeabi_ddiv+0x38c>)
 8001f52:	4019      	ands	r1, r3
 8001f54:	2380      	movs	r3, #128	@ 0x80
 8001f56:	468b      	mov	fp, r1
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	4453      	add	r3, sl
 8001f5c:	493c      	ldr	r1, [pc, #240]	@ (8002050 <__aeabi_ddiv+0x390>)
 8001f5e:	428b      	cmp	r3, r1
 8001f60:	dd00      	ble.n	8001f64 <__aeabi_ddiv+0x2a4>
 8001f62:	e71a      	b.n	8001d9a <__aeabi_ddiv+0xda>
 8001f64:	4659      	mov	r1, fp
 8001f66:	08d2      	lsrs	r2, r2, #3
 8001f68:	0749      	lsls	r1, r1, #29
 8001f6a:	4311      	orrs	r1, r2
 8001f6c:	465a      	mov	r2, fp
 8001f6e:	055b      	lsls	r3, r3, #21
 8001f70:	0254      	lsls	r4, r2, #9
 8001f72:	4688      	mov	r8, r1
 8001f74:	0b24      	lsrs	r4, r4, #12
 8001f76:	0d5b      	lsrs	r3, r3, #21
 8001f78:	e702      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 8001f7a:	465a      	mov	r2, fp
 8001f7c:	9b00      	ldr	r3, [sp, #0]
 8001f7e:	431a      	orrs	r2, r3
 8001f80:	d100      	bne.n	8001f84 <__aeabi_ddiv+0x2c4>
 8001f82:	e07e      	b.n	8002082 <__aeabi_ddiv+0x3c2>
 8001f84:	465b      	mov	r3, fp
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d100      	bne.n	8001f8c <__aeabi_ddiv+0x2cc>
 8001f8a:	e100      	b.n	800218e <__aeabi_ddiv+0x4ce>
 8001f8c:	4658      	mov	r0, fp
 8001f8e:	f001 fabb 	bl	8003508 <__clzsi2>
 8001f92:	0002      	movs	r2, r0
 8001f94:	0003      	movs	r3, r0
 8001f96:	3a0b      	subs	r2, #11
 8001f98:	271d      	movs	r7, #29
 8001f9a:	9e00      	ldr	r6, [sp, #0]
 8001f9c:	1aba      	subs	r2, r7, r2
 8001f9e:	0019      	movs	r1, r3
 8001fa0:	4658      	mov	r0, fp
 8001fa2:	40d6      	lsrs	r6, r2
 8001fa4:	3908      	subs	r1, #8
 8001fa6:	4088      	lsls	r0, r1
 8001fa8:	0032      	movs	r2, r6
 8001faa:	4302      	orrs	r2, r0
 8001fac:	4693      	mov	fp, r2
 8001fae:	9a00      	ldr	r2, [sp, #0]
 8001fb0:	408a      	lsls	r2, r1
 8001fb2:	4928      	ldr	r1, [pc, #160]	@ (8002054 <__aeabi_ddiv+0x394>)
 8001fb4:	4453      	add	r3, sl
 8001fb6:	468a      	mov	sl, r1
 8001fb8:	449a      	add	sl, r3
 8001fba:	2300      	movs	r3, #0
 8001fbc:	e6c8      	b.n	8001d50 <__aeabi_ddiv+0x90>
 8001fbe:	465b      	mov	r3, fp
 8001fc0:	4303      	orrs	r3, r0
 8001fc2:	4699      	mov	r9, r3
 8001fc4:	d056      	beq.n	8002074 <__aeabi_ddiv+0x3b4>
 8001fc6:	465b      	mov	r3, fp
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d100      	bne.n	8001fce <__aeabi_ddiv+0x30e>
 8001fcc:	e0cd      	b.n	800216a <__aeabi_ddiv+0x4aa>
 8001fce:	4658      	mov	r0, fp
 8001fd0:	f001 fa9a 	bl	8003508 <__clzsi2>
 8001fd4:	230b      	movs	r3, #11
 8001fd6:	425b      	negs	r3, r3
 8001fd8:	469c      	mov	ip, r3
 8001fda:	0002      	movs	r2, r0
 8001fdc:	4484      	add	ip, r0
 8001fde:	4666      	mov	r6, ip
 8001fe0:	231d      	movs	r3, #29
 8001fe2:	1b9b      	subs	r3, r3, r6
 8001fe4:	0026      	movs	r6, r4
 8001fe6:	0011      	movs	r1, r2
 8001fe8:	4658      	mov	r0, fp
 8001fea:	40de      	lsrs	r6, r3
 8001fec:	3908      	subs	r1, #8
 8001fee:	4088      	lsls	r0, r1
 8001ff0:	0033      	movs	r3, r6
 8001ff2:	4303      	orrs	r3, r0
 8001ff4:	4699      	mov	r9, r3
 8001ff6:	0023      	movs	r3, r4
 8001ff8:	408b      	lsls	r3, r1
 8001ffa:	4698      	mov	r8, r3
 8001ffc:	4b16      	ldr	r3, [pc, #88]	@ (8002058 <__aeabi_ddiv+0x398>)
 8001ffe:	2400      	movs	r4, #0
 8002000:	1a9b      	subs	r3, r3, r2
 8002002:	469a      	mov	sl, r3
 8002004:	2300      	movs	r3, #0
 8002006:	9303      	str	r3, [sp, #12]
 8002008:	e682      	b.n	8001d10 <__aeabi_ddiv+0x50>
 800200a:	465a      	mov	r2, fp
 800200c:	4302      	orrs	r2, r0
 800200e:	4691      	mov	r9, r2
 8002010:	d12a      	bne.n	8002068 <__aeabi_ddiv+0x3a8>
 8002012:	2200      	movs	r2, #0
 8002014:	469a      	mov	sl, r3
 8002016:	2302      	movs	r3, #2
 8002018:	4690      	mov	r8, r2
 800201a:	2408      	movs	r4, #8
 800201c:	9303      	str	r3, [sp, #12]
 800201e:	e677      	b.n	8001d10 <__aeabi_ddiv+0x50>
 8002020:	465a      	mov	r2, fp
 8002022:	9b00      	ldr	r3, [sp, #0]
 8002024:	431a      	orrs	r2, r3
 8002026:	4b0d      	ldr	r3, [pc, #52]	@ (800205c <__aeabi_ddiv+0x39c>)
 8002028:	469c      	mov	ip, r3
 800202a:	44e2      	add	sl, ip
 800202c:	2a00      	cmp	r2, #0
 800202e:	d117      	bne.n	8002060 <__aeabi_ddiv+0x3a0>
 8002030:	2302      	movs	r3, #2
 8002032:	431c      	orrs	r4, r3
 8002034:	2300      	movs	r3, #0
 8002036:	469b      	mov	fp, r3
 8002038:	3302      	adds	r3, #2
 800203a:	e689      	b.n	8001d50 <__aeabi_ddiv+0x90>
 800203c:	000007ff 	.word	0x000007ff
 8002040:	fffffc01 	.word	0xfffffc01
 8002044:	0800c864 	.word	0x0800c864
 8002048:	000003ff 	.word	0x000003ff
 800204c:	feffffff 	.word	0xfeffffff
 8002050:	000007fe 	.word	0x000007fe
 8002054:	000003f3 	.word	0x000003f3
 8002058:	fffffc0d 	.word	0xfffffc0d
 800205c:	fffff801 	.word	0xfffff801
 8002060:	2303      	movs	r3, #3
 8002062:	0032      	movs	r2, r6
 8002064:	431c      	orrs	r4, r3
 8002066:	e673      	b.n	8001d50 <__aeabi_ddiv+0x90>
 8002068:	469a      	mov	sl, r3
 800206a:	2303      	movs	r3, #3
 800206c:	46d9      	mov	r9, fp
 800206e:	240c      	movs	r4, #12
 8002070:	9303      	str	r3, [sp, #12]
 8002072:	e64d      	b.n	8001d10 <__aeabi_ddiv+0x50>
 8002074:	2300      	movs	r3, #0
 8002076:	4698      	mov	r8, r3
 8002078:	469a      	mov	sl, r3
 800207a:	3301      	adds	r3, #1
 800207c:	2404      	movs	r4, #4
 800207e:	9303      	str	r3, [sp, #12]
 8002080:	e646      	b.n	8001d10 <__aeabi_ddiv+0x50>
 8002082:	2301      	movs	r3, #1
 8002084:	431c      	orrs	r4, r3
 8002086:	2300      	movs	r3, #0
 8002088:	469b      	mov	fp, r3
 800208a:	3301      	adds	r3, #1
 800208c:	e660      	b.n	8001d50 <__aeabi_ddiv+0x90>
 800208e:	2300      	movs	r3, #0
 8002090:	2480      	movs	r4, #128	@ 0x80
 8002092:	4698      	mov	r8, r3
 8002094:	2600      	movs	r6, #0
 8002096:	4b92      	ldr	r3, [pc, #584]	@ (80022e0 <__aeabi_ddiv+0x620>)
 8002098:	0324      	lsls	r4, r4, #12
 800209a:	e671      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 800209c:	2201      	movs	r2, #1
 800209e:	4252      	negs	r2, r2
 80020a0:	2101      	movs	r1, #1
 80020a2:	1ac9      	subs	r1, r1, r3
 80020a4:	2938      	cmp	r1, #56	@ 0x38
 80020a6:	dd00      	ble.n	80020aa <__aeabi_ddiv+0x3ea>
 80020a8:	e666      	b.n	8001d78 <__aeabi_ddiv+0xb8>
 80020aa:	291f      	cmp	r1, #31
 80020ac:	dc00      	bgt.n	80020b0 <__aeabi_ddiv+0x3f0>
 80020ae:	e0ab      	b.n	8002208 <__aeabi_ddiv+0x548>
 80020b0:	201f      	movs	r0, #31
 80020b2:	4240      	negs	r0, r0
 80020b4:	1ac3      	subs	r3, r0, r3
 80020b6:	4658      	mov	r0, fp
 80020b8:	40d8      	lsrs	r0, r3
 80020ba:	0003      	movs	r3, r0
 80020bc:	2920      	cmp	r1, #32
 80020be:	d004      	beq.n	80020ca <__aeabi_ddiv+0x40a>
 80020c0:	4658      	mov	r0, fp
 80020c2:	4988      	ldr	r1, [pc, #544]	@ (80022e4 <__aeabi_ddiv+0x624>)
 80020c4:	4451      	add	r1, sl
 80020c6:	4088      	lsls	r0, r1
 80020c8:	4302      	orrs	r2, r0
 80020ca:	1e51      	subs	r1, r2, #1
 80020cc:	418a      	sbcs	r2, r1
 80020ce:	431a      	orrs	r2, r3
 80020d0:	2307      	movs	r3, #7
 80020d2:	0019      	movs	r1, r3
 80020d4:	2400      	movs	r4, #0
 80020d6:	4011      	ands	r1, r2
 80020d8:	4213      	tst	r3, r2
 80020da:	d00c      	beq.n	80020f6 <__aeabi_ddiv+0x436>
 80020dc:	230f      	movs	r3, #15
 80020de:	4013      	ands	r3, r2
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	d100      	bne.n	80020e6 <__aeabi_ddiv+0x426>
 80020e4:	e0f9      	b.n	80022da <__aeabi_ddiv+0x61a>
 80020e6:	1d11      	adds	r1, r2, #4
 80020e8:	4291      	cmp	r1, r2
 80020ea:	419b      	sbcs	r3, r3
 80020ec:	000a      	movs	r2, r1
 80020ee:	425b      	negs	r3, r3
 80020f0:	0759      	lsls	r1, r3, #29
 80020f2:	025b      	lsls	r3, r3, #9
 80020f4:	0b1c      	lsrs	r4, r3, #12
 80020f6:	08d2      	lsrs	r2, r2, #3
 80020f8:	430a      	orrs	r2, r1
 80020fa:	4690      	mov	r8, r2
 80020fc:	2300      	movs	r3, #0
 80020fe:	e63f      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 8002100:	2480      	movs	r4, #128	@ 0x80
 8002102:	464b      	mov	r3, r9
 8002104:	0324      	lsls	r4, r4, #12
 8002106:	4223      	tst	r3, r4
 8002108:	d009      	beq.n	800211e <__aeabi_ddiv+0x45e>
 800210a:	465b      	mov	r3, fp
 800210c:	4223      	tst	r3, r4
 800210e:	d106      	bne.n	800211e <__aeabi_ddiv+0x45e>
 8002110:	431c      	orrs	r4, r3
 8002112:	0324      	lsls	r4, r4, #12
 8002114:	002e      	movs	r6, r5
 8002116:	4690      	mov	r8, r2
 8002118:	4b71      	ldr	r3, [pc, #452]	@ (80022e0 <__aeabi_ddiv+0x620>)
 800211a:	0b24      	lsrs	r4, r4, #12
 800211c:	e630      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 800211e:	2480      	movs	r4, #128	@ 0x80
 8002120:	464b      	mov	r3, r9
 8002122:	0324      	lsls	r4, r4, #12
 8002124:	431c      	orrs	r4, r3
 8002126:	0324      	lsls	r4, r4, #12
 8002128:	9e02      	ldr	r6, [sp, #8]
 800212a:	4b6d      	ldr	r3, [pc, #436]	@ (80022e0 <__aeabi_ddiv+0x620>)
 800212c:	0b24      	lsrs	r4, r4, #12
 800212e:	e627      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 8002130:	2b00      	cmp	r3, #0
 8002132:	d100      	bne.n	8002136 <__aeabi_ddiv+0x476>
 8002134:	e700      	b.n	8001f38 <__aeabi_ddiv+0x278>
 8002136:	9800      	ldr	r0, [sp, #0]
 8002138:	1e51      	subs	r1, r2, #1
 800213a:	4684      	mov	ip, r0
 800213c:	4464      	add	r4, ip
 800213e:	4284      	cmp	r4, r0
 8002140:	d200      	bcs.n	8002144 <__aeabi_ddiv+0x484>
 8002142:	e084      	b.n	800224e <__aeabi_ddiv+0x58e>
 8002144:	42bc      	cmp	r4, r7
 8002146:	d200      	bcs.n	800214a <__aeabi_ddiv+0x48a>
 8002148:	e0ae      	b.n	80022a8 <__aeabi_ddiv+0x5e8>
 800214a:	d100      	bne.n	800214e <__aeabi_ddiv+0x48e>
 800214c:	e0c1      	b.n	80022d2 <__aeabi_ddiv+0x612>
 800214e:	000a      	movs	r2, r1
 8002150:	e6f0      	b.n	8001f34 <__aeabi_ddiv+0x274>
 8002152:	4542      	cmp	r2, r8
 8002154:	d900      	bls.n	8002158 <__aeabi_ddiv+0x498>
 8002156:	e62c      	b.n	8001db2 <__aeabi_ddiv+0xf2>
 8002158:	464b      	mov	r3, r9
 800215a:	07dc      	lsls	r4, r3, #31
 800215c:	0858      	lsrs	r0, r3, #1
 800215e:	4643      	mov	r3, r8
 8002160:	085b      	lsrs	r3, r3, #1
 8002162:	431c      	orrs	r4, r3
 8002164:	4643      	mov	r3, r8
 8002166:	07df      	lsls	r7, r3, #31
 8002168:	e62a      	b.n	8001dc0 <__aeabi_ddiv+0x100>
 800216a:	f001 f9cd 	bl	8003508 <__clzsi2>
 800216e:	2315      	movs	r3, #21
 8002170:	469c      	mov	ip, r3
 8002172:	4484      	add	ip, r0
 8002174:	0002      	movs	r2, r0
 8002176:	4663      	mov	r3, ip
 8002178:	3220      	adds	r2, #32
 800217a:	2b1c      	cmp	r3, #28
 800217c:	dc00      	bgt.n	8002180 <__aeabi_ddiv+0x4c0>
 800217e:	e72e      	b.n	8001fde <__aeabi_ddiv+0x31e>
 8002180:	0023      	movs	r3, r4
 8002182:	3808      	subs	r0, #8
 8002184:	4083      	lsls	r3, r0
 8002186:	4699      	mov	r9, r3
 8002188:	2300      	movs	r3, #0
 800218a:	4698      	mov	r8, r3
 800218c:	e736      	b.n	8001ffc <__aeabi_ddiv+0x33c>
 800218e:	f001 f9bb 	bl	8003508 <__clzsi2>
 8002192:	0002      	movs	r2, r0
 8002194:	0003      	movs	r3, r0
 8002196:	3215      	adds	r2, #21
 8002198:	3320      	adds	r3, #32
 800219a:	2a1c      	cmp	r2, #28
 800219c:	dc00      	bgt.n	80021a0 <__aeabi_ddiv+0x4e0>
 800219e:	e6fb      	b.n	8001f98 <__aeabi_ddiv+0x2d8>
 80021a0:	9900      	ldr	r1, [sp, #0]
 80021a2:	3808      	subs	r0, #8
 80021a4:	4081      	lsls	r1, r0
 80021a6:	2200      	movs	r2, #0
 80021a8:	468b      	mov	fp, r1
 80021aa:	e702      	b.n	8001fb2 <__aeabi_ddiv+0x2f2>
 80021ac:	9900      	ldr	r1, [sp, #0]
 80021ae:	3b01      	subs	r3, #1
 80021b0:	468c      	mov	ip, r1
 80021b2:	4464      	add	r4, ip
 80021b4:	42a1      	cmp	r1, r4
 80021b6:	d900      	bls.n	80021ba <__aeabi_ddiv+0x4fa>
 80021b8:	e69a      	b.n	8001ef0 <__aeabi_ddiv+0x230>
 80021ba:	42a2      	cmp	r2, r4
 80021bc:	d800      	bhi.n	80021c0 <__aeabi_ddiv+0x500>
 80021be:	e697      	b.n	8001ef0 <__aeabi_ddiv+0x230>
 80021c0:	1e83      	subs	r3, r0, #2
 80021c2:	4464      	add	r4, ip
 80021c4:	e694      	b.n	8001ef0 <__aeabi_ddiv+0x230>
 80021c6:	46ac      	mov	ip, r5
 80021c8:	4461      	add	r1, ip
 80021ca:	3f01      	subs	r7, #1
 80021cc:	428d      	cmp	r5, r1
 80021ce:	d900      	bls.n	80021d2 <__aeabi_ddiv+0x512>
 80021d0:	e680      	b.n	8001ed4 <__aeabi_ddiv+0x214>
 80021d2:	428a      	cmp	r2, r1
 80021d4:	d800      	bhi.n	80021d8 <__aeabi_ddiv+0x518>
 80021d6:	e67d      	b.n	8001ed4 <__aeabi_ddiv+0x214>
 80021d8:	1e87      	subs	r7, r0, #2
 80021da:	4461      	add	r1, ip
 80021dc:	e67a      	b.n	8001ed4 <__aeabi_ddiv+0x214>
 80021de:	4285      	cmp	r5, r0
 80021e0:	d000      	beq.n	80021e4 <__aeabi_ddiv+0x524>
 80021e2:	e65f      	b.n	8001ea4 <__aeabi_ddiv+0x1e4>
 80021e4:	45b9      	cmp	r9, r7
 80021e6:	d900      	bls.n	80021ea <__aeabi_ddiv+0x52a>
 80021e8:	e65c      	b.n	8001ea4 <__aeabi_ddiv+0x1e4>
 80021ea:	e656      	b.n	8001e9a <__aeabi_ddiv+0x1da>
 80021ec:	42a2      	cmp	r2, r4
 80021ee:	d800      	bhi.n	80021f2 <__aeabi_ddiv+0x532>
 80021f0:	e61a      	b.n	8001e28 <__aeabi_ddiv+0x168>
 80021f2:	1e83      	subs	r3, r0, #2
 80021f4:	4464      	add	r4, ip
 80021f6:	e617      	b.n	8001e28 <__aeabi_ddiv+0x168>
 80021f8:	428a      	cmp	r2, r1
 80021fa:	d800      	bhi.n	80021fe <__aeabi_ddiv+0x53e>
 80021fc:	e600      	b.n	8001e00 <__aeabi_ddiv+0x140>
 80021fe:	46ac      	mov	ip, r5
 8002200:	1e83      	subs	r3, r0, #2
 8002202:	4698      	mov	r8, r3
 8002204:	4461      	add	r1, ip
 8002206:	e5fb      	b.n	8001e00 <__aeabi_ddiv+0x140>
 8002208:	4837      	ldr	r0, [pc, #220]	@ (80022e8 <__aeabi_ddiv+0x628>)
 800220a:	0014      	movs	r4, r2
 800220c:	4450      	add	r0, sl
 800220e:	4082      	lsls	r2, r0
 8002210:	465b      	mov	r3, fp
 8002212:	0017      	movs	r7, r2
 8002214:	4083      	lsls	r3, r0
 8002216:	40cc      	lsrs	r4, r1
 8002218:	1e7a      	subs	r2, r7, #1
 800221a:	4197      	sbcs	r7, r2
 800221c:	4323      	orrs	r3, r4
 800221e:	433b      	orrs	r3, r7
 8002220:	001a      	movs	r2, r3
 8002222:	465b      	mov	r3, fp
 8002224:	40cb      	lsrs	r3, r1
 8002226:	0751      	lsls	r1, r2, #29
 8002228:	d009      	beq.n	800223e <__aeabi_ddiv+0x57e>
 800222a:	210f      	movs	r1, #15
 800222c:	4011      	ands	r1, r2
 800222e:	2904      	cmp	r1, #4
 8002230:	d005      	beq.n	800223e <__aeabi_ddiv+0x57e>
 8002232:	1d11      	adds	r1, r2, #4
 8002234:	4291      	cmp	r1, r2
 8002236:	4192      	sbcs	r2, r2
 8002238:	4252      	negs	r2, r2
 800223a:	189b      	adds	r3, r3, r2
 800223c:	000a      	movs	r2, r1
 800223e:	0219      	lsls	r1, r3, #8
 8002240:	d400      	bmi.n	8002244 <__aeabi_ddiv+0x584>
 8002242:	e755      	b.n	80020f0 <__aeabi_ddiv+0x430>
 8002244:	2200      	movs	r2, #0
 8002246:	2301      	movs	r3, #1
 8002248:	2400      	movs	r4, #0
 800224a:	4690      	mov	r8, r2
 800224c:	e598      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 800224e:	000a      	movs	r2, r1
 8002250:	42bc      	cmp	r4, r7
 8002252:	d000      	beq.n	8002256 <__aeabi_ddiv+0x596>
 8002254:	e66e      	b.n	8001f34 <__aeabi_ddiv+0x274>
 8002256:	454b      	cmp	r3, r9
 8002258:	d000      	beq.n	800225c <__aeabi_ddiv+0x59c>
 800225a:	e66b      	b.n	8001f34 <__aeabi_ddiv+0x274>
 800225c:	e66c      	b.n	8001f38 <__aeabi_ddiv+0x278>
 800225e:	4b23      	ldr	r3, [pc, #140]	@ (80022ec <__aeabi_ddiv+0x62c>)
 8002260:	4a23      	ldr	r2, [pc, #140]	@ (80022f0 <__aeabi_ddiv+0x630>)
 8002262:	4453      	add	r3, sl
 8002264:	4592      	cmp	sl, r2
 8002266:	da00      	bge.n	800226a <__aeabi_ddiv+0x5aa>
 8002268:	e718      	b.n	800209c <__aeabi_ddiv+0x3dc>
 800226a:	2101      	movs	r1, #1
 800226c:	4249      	negs	r1, r1
 800226e:	1d0a      	adds	r2, r1, #4
 8002270:	428a      	cmp	r2, r1
 8002272:	4189      	sbcs	r1, r1
 8002274:	4249      	negs	r1, r1
 8002276:	448b      	add	fp, r1
 8002278:	e666      	b.n	8001f48 <__aeabi_ddiv+0x288>
 800227a:	210f      	movs	r1, #15
 800227c:	4011      	ands	r1, r2
 800227e:	2904      	cmp	r1, #4
 8002280:	d100      	bne.n	8002284 <__aeabi_ddiv+0x5c4>
 8002282:	e661      	b.n	8001f48 <__aeabi_ddiv+0x288>
 8002284:	0011      	movs	r1, r2
 8002286:	e7f2      	b.n	800226e <__aeabi_ddiv+0x5ae>
 8002288:	42bc      	cmp	r4, r7
 800228a:	d800      	bhi.n	800228e <__aeabi_ddiv+0x5ce>
 800228c:	e60a      	b.n	8001ea4 <__aeabi_ddiv+0x1e4>
 800228e:	2302      	movs	r3, #2
 8002290:	425b      	negs	r3, r3
 8002292:	469c      	mov	ip, r3
 8002294:	9900      	ldr	r1, [sp, #0]
 8002296:	444f      	add	r7, r9
 8002298:	454f      	cmp	r7, r9
 800229a:	419b      	sbcs	r3, r3
 800229c:	44e3      	add	fp, ip
 800229e:	468c      	mov	ip, r1
 80022a0:	425b      	negs	r3, r3
 80022a2:	4463      	add	r3, ip
 80022a4:	18c0      	adds	r0, r0, r3
 80022a6:	e5ff      	b.n	8001ea8 <__aeabi_ddiv+0x1e8>
 80022a8:	4649      	mov	r1, r9
 80022aa:	9d00      	ldr	r5, [sp, #0]
 80022ac:	0048      	lsls	r0, r1, #1
 80022ae:	4548      	cmp	r0, r9
 80022b0:	4189      	sbcs	r1, r1
 80022b2:	46ac      	mov	ip, r5
 80022b4:	4249      	negs	r1, r1
 80022b6:	4461      	add	r1, ip
 80022b8:	4681      	mov	r9, r0
 80022ba:	3a02      	subs	r2, #2
 80022bc:	1864      	adds	r4, r4, r1
 80022be:	e7c7      	b.n	8002250 <__aeabi_ddiv+0x590>
 80022c0:	2480      	movs	r4, #128	@ 0x80
 80022c2:	465b      	mov	r3, fp
 80022c4:	0324      	lsls	r4, r4, #12
 80022c6:	431c      	orrs	r4, r3
 80022c8:	0324      	lsls	r4, r4, #12
 80022ca:	4690      	mov	r8, r2
 80022cc:	4b04      	ldr	r3, [pc, #16]	@ (80022e0 <__aeabi_ddiv+0x620>)
 80022ce:	0b24      	lsrs	r4, r4, #12
 80022d0:	e556      	b.n	8001d80 <__aeabi_ddiv+0xc0>
 80022d2:	4599      	cmp	r9, r3
 80022d4:	d3e8      	bcc.n	80022a8 <__aeabi_ddiv+0x5e8>
 80022d6:	000a      	movs	r2, r1
 80022d8:	e7bd      	b.n	8002256 <__aeabi_ddiv+0x596>
 80022da:	2300      	movs	r3, #0
 80022dc:	e708      	b.n	80020f0 <__aeabi_ddiv+0x430>
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	000007ff 	.word	0x000007ff
 80022e4:	0000043e 	.word	0x0000043e
 80022e8:	0000041e 	.word	0x0000041e
 80022ec:	000003ff 	.word	0x000003ff
 80022f0:	fffffc02 	.word	0xfffffc02

080022f4 <__eqdf2>:
 80022f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022f6:	4657      	mov	r7, sl
 80022f8:	46de      	mov	lr, fp
 80022fa:	464e      	mov	r6, r9
 80022fc:	4645      	mov	r5, r8
 80022fe:	b5e0      	push	{r5, r6, r7, lr}
 8002300:	000d      	movs	r5, r1
 8002302:	0004      	movs	r4, r0
 8002304:	0fe8      	lsrs	r0, r5, #31
 8002306:	4683      	mov	fp, r0
 8002308:	0309      	lsls	r1, r1, #12
 800230a:	0fd8      	lsrs	r0, r3, #31
 800230c:	0b09      	lsrs	r1, r1, #12
 800230e:	4682      	mov	sl, r0
 8002310:	4819      	ldr	r0, [pc, #100]	@ (8002378 <__eqdf2+0x84>)
 8002312:	468c      	mov	ip, r1
 8002314:	031f      	lsls	r7, r3, #12
 8002316:	0069      	lsls	r1, r5, #1
 8002318:	005e      	lsls	r6, r3, #1
 800231a:	0d49      	lsrs	r1, r1, #21
 800231c:	0b3f      	lsrs	r7, r7, #12
 800231e:	0d76      	lsrs	r6, r6, #21
 8002320:	4281      	cmp	r1, r0
 8002322:	d018      	beq.n	8002356 <__eqdf2+0x62>
 8002324:	4286      	cmp	r6, r0
 8002326:	d00f      	beq.n	8002348 <__eqdf2+0x54>
 8002328:	2001      	movs	r0, #1
 800232a:	42b1      	cmp	r1, r6
 800232c:	d10d      	bne.n	800234a <__eqdf2+0x56>
 800232e:	45bc      	cmp	ip, r7
 8002330:	d10b      	bne.n	800234a <__eqdf2+0x56>
 8002332:	4294      	cmp	r4, r2
 8002334:	d109      	bne.n	800234a <__eqdf2+0x56>
 8002336:	45d3      	cmp	fp, sl
 8002338:	d01c      	beq.n	8002374 <__eqdf2+0x80>
 800233a:	2900      	cmp	r1, #0
 800233c:	d105      	bne.n	800234a <__eqdf2+0x56>
 800233e:	4660      	mov	r0, ip
 8002340:	4320      	orrs	r0, r4
 8002342:	1e43      	subs	r3, r0, #1
 8002344:	4198      	sbcs	r0, r3
 8002346:	e000      	b.n	800234a <__eqdf2+0x56>
 8002348:	2001      	movs	r0, #1
 800234a:	bcf0      	pop	{r4, r5, r6, r7}
 800234c:	46bb      	mov	fp, r7
 800234e:	46b2      	mov	sl, r6
 8002350:	46a9      	mov	r9, r5
 8002352:	46a0      	mov	r8, r4
 8002354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002356:	2001      	movs	r0, #1
 8002358:	428e      	cmp	r6, r1
 800235a:	d1f6      	bne.n	800234a <__eqdf2+0x56>
 800235c:	4661      	mov	r1, ip
 800235e:	4339      	orrs	r1, r7
 8002360:	000f      	movs	r7, r1
 8002362:	4317      	orrs	r7, r2
 8002364:	4327      	orrs	r7, r4
 8002366:	d1f0      	bne.n	800234a <__eqdf2+0x56>
 8002368:	465b      	mov	r3, fp
 800236a:	4652      	mov	r2, sl
 800236c:	1a98      	subs	r0, r3, r2
 800236e:	1e43      	subs	r3, r0, #1
 8002370:	4198      	sbcs	r0, r3
 8002372:	e7ea      	b.n	800234a <__eqdf2+0x56>
 8002374:	2000      	movs	r0, #0
 8002376:	e7e8      	b.n	800234a <__eqdf2+0x56>
 8002378:	000007ff 	.word	0x000007ff

0800237c <__gedf2>:
 800237c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800237e:	4657      	mov	r7, sl
 8002380:	464e      	mov	r6, r9
 8002382:	4645      	mov	r5, r8
 8002384:	46de      	mov	lr, fp
 8002386:	b5e0      	push	{r5, r6, r7, lr}
 8002388:	000d      	movs	r5, r1
 800238a:	030f      	lsls	r7, r1, #12
 800238c:	0b39      	lsrs	r1, r7, #12
 800238e:	b083      	sub	sp, #12
 8002390:	0004      	movs	r4, r0
 8002392:	4680      	mov	r8, r0
 8002394:	9101      	str	r1, [sp, #4]
 8002396:	0058      	lsls	r0, r3, #1
 8002398:	0fe9      	lsrs	r1, r5, #31
 800239a:	4f31      	ldr	r7, [pc, #196]	@ (8002460 <__gedf2+0xe4>)
 800239c:	0d40      	lsrs	r0, r0, #21
 800239e:	468c      	mov	ip, r1
 80023a0:	006e      	lsls	r6, r5, #1
 80023a2:	0319      	lsls	r1, r3, #12
 80023a4:	4682      	mov	sl, r0
 80023a6:	4691      	mov	r9, r2
 80023a8:	0d76      	lsrs	r6, r6, #21
 80023aa:	0b09      	lsrs	r1, r1, #12
 80023ac:	0fd8      	lsrs	r0, r3, #31
 80023ae:	42be      	cmp	r6, r7
 80023b0:	d01f      	beq.n	80023f2 <__gedf2+0x76>
 80023b2:	45ba      	cmp	sl, r7
 80023b4:	d00f      	beq.n	80023d6 <__gedf2+0x5a>
 80023b6:	2e00      	cmp	r6, #0
 80023b8:	d12f      	bne.n	800241a <__gedf2+0x9e>
 80023ba:	4655      	mov	r5, sl
 80023bc:	9e01      	ldr	r6, [sp, #4]
 80023be:	4334      	orrs	r4, r6
 80023c0:	2d00      	cmp	r5, #0
 80023c2:	d127      	bne.n	8002414 <__gedf2+0x98>
 80023c4:	430a      	orrs	r2, r1
 80023c6:	d03a      	beq.n	800243e <__gedf2+0xc2>
 80023c8:	2c00      	cmp	r4, #0
 80023ca:	d145      	bne.n	8002458 <__gedf2+0xdc>
 80023cc:	2800      	cmp	r0, #0
 80023ce:	d11a      	bne.n	8002406 <__gedf2+0x8a>
 80023d0:	2001      	movs	r0, #1
 80023d2:	4240      	negs	r0, r0
 80023d4:	e017      	b.n	8002406 <__gedf2+0x8a>
 80023d6:	4311      	orrs	r1, r2
 80023d8:	d13b      	bne.n	8002452 <__gedf2+0xd6>
 80023da:	2e00      	cmp	r6, #0
 80023dc:	d102      	bne.n	80023e4 <__gedf2+0x68>
 80023de:	9f01      	ldr	r7, [sp, #4]
 80023e0:	4327      	orrs	r7, r4
 80023e2:	d0f3      	beq.n	80023cc <__gedf2+0x50>
 80023e4:	4584      	cmp	ip, r0
 80023e6:	d109      	bne.n	80023fc <__gedf2+0x80>
 80023e8:	4663      	mov	r3, ip
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <__gedf2+0x54>
 80023ee:	4660      	mov	r0, ip
 80023f0:	e009      	b.n	8002406 <__gedf2+0x8a>
 80023f2:	9f01      	ldr	r7, [sp, #4]
 80023f4:	4327      	orrs	r7, r4
 80023f6:	d12c      	bne.n	8002452 <__gedf2+0xd6>
 80023f8:	45b2      	cmp	sl, r6
 80023fa:	d024      	beq.n	8002446 <__gedf2+0xca>
 80023fc:	4663      	mov	r3, ip
 80023fe:	2002      	movs	r0, #2
 8002400:	3b01      	subs	r3, #1
 8002402:	4018      	ands	r0, r3
 8002404:	3801      	subs	r0, #1
 8002406:	b003      	add	sp, #12
 8002408:	bcf0      	pop	{r4, r5, r6, r7}
 800240a:	46bb      	mov	fp, r7
 800240c:	46b2      	mov	sl, r6
 800240e:	46a9      	mov	r9, r5
 8002410:	46a0      	mov	r8, r4
 8002412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002414:	2c00      	cmp	r4, #0
 8002416:	d0d9      	beq.n	80023cc <__gedf2+0x50>
 8002418:	e7e4      	b.n	80023e4 <__gedf2+0x68>
 800241a:	4654      	mov	r4, sl
 800241c:	2c00      	cmp	r4, #0
 800241e:	d0ed      	beq.n	80023fc <__gedf2+0x80>
 8002420:	4584      	cmp	ip, r0
 8002422:	d1eb      	bne.n	80023fc <__gedf2+0x80>
 8002424:	4556      	cmp	r6, sl
 8002426:	dce9      	bgt.n	80023fc <__gedf2+0x80>
 8002428:	dbde      	blt.n	80023e8 <__gedf2+0x6c>
 800242a:	9b01      	ldr	r3, [sp, #4]
 800242c:	428b      	cmp	r3, r1
 800242e:	d8e5      	bhi.n	80023fc <__gedf2+0x80>
 8002430:	d1da      	bne.n	80023e8 <__gedf2+0x6c>
 8002432:	45c8      	cmp	r8, r9
 8002434:	d8e2      	bhi.n	80023fc <__gedf2+0x80>
 8002436:	2000      	movs	r0, #0
 8002438:	45c8      	cmp	r8, r9
 800243a:	d2e4      	bcs.n	8002406 <__gedf2+0x8a>
 800243c:	e7d4      	b.n	80023e8 <__gedf2+0x6c>
 800243e:	2000      	movs	r0, #0
 8002440:	2c00      	cmp	r4, #0
 8002442:	d0e0      	beq.n	8002406 <__gedf2+0x8a>
 8002444:	e7da      	b.n	80023fc <__gedf2+0x80>
 8002446:	4311      	orrs	r1, r2
 8002448:	d103      	bne.n	8002452 <__gedf2+0xd6>
 800244a:	4584      	cmp	ip, r0
 800244c:	d1d6      	bne.n	80023fc <__gedf2+0x80>
 800244e:	2000      	movs	r0, #0
 8002450:	e7d9      	b.n	8002406 <__gedf2+0x8a>
 8002452:	2002      	movs	r0, #2
 8002454:	4240      	negs	r0, r0
 8002456:	e7d6      	b.n	8002406 <__gedf2+0x8a>
 8002458:	4584      	cmp	ip, r0
 800245a:	d0e6      	beq.n	800242a <__gedf2+0xae>
 800245c:	e7ce      	b.n	80023fc <__gedf2+0x80>
 800245e:	46c0      	nop			@ (mov r8, r8)
 8002460:	000007ff 	.word	0x000007ff

08002464 <__ledf2>:
 8002464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002466:	4657      	mov	r7, sl
 8002468:	464e      	mov	r6, r9
 800246a:	4645      	mov	r5, r8
 800246c:	46de      	mov	lr, fp
 800246e:	b5e0      	push	{r5, r6, r7, lr}
 8002470:	000d      	movs	r5, r1
 8002472:	030f      	lsls	r7, r1, #12
 8002474:	0004      	movs	r4, r0
 8002476:	4680      	mov	r8, r0
 8002478:	0fe8      	lsrs	r0, r5, #31
 800247a:	0b39      	lsrs	r1, r7, #12
 800247c:	4684      	mov	ip, r0
 800247e:	b083      	sub	sp, #12
 8002480:	0058      	lsls	r0, r3, #1
 8002482:	4f30      	ldr	r7, [pc, #192]	@ (8002544 <__ledf2+0xe0>)
 8002484:	0d40      	lsrs	r0, r0, #21
 8002486:	9101      	str	r1, [sp, #4]
 8002488:	031e      	lsls	r6, r3, #12
 800248a:	0069      	lsls	r1, r5, #1
 800248c:	4682      	mov	sl, r0
 800248e:	4691      	mov	r9, r2
 8002490:	0d49      	lsrs	r1, r1, #21
 8002492:	0b36      	lsrs	r6, r6, #12
 8002494:	0fd8      	lsrs	r0, r3, #31
 8002496:	42b9      	cmp	r1, r7
 8002498:	d020      	beq.n	80024dc <__ledf2+0x78>
 800249a:	45ba      	cmp	sl, r7
 800249c:	d00f      	beq.n	80024be <__ledf2+0x5a>
 800249e:	2900      	cmp	r1, #0
 80024a0:	d12b      	bne.n	80024fa <__ledf2+0x96>
 80024a2:	9901      	ldr	r1, [sp, #4]
 80024a4:	430c      	orrs	r4, r1
 80024a6:	4651      	mov	r1, sl
 80024a8:	2900      	cmp	r1, #0
 80024aa:	d137      	bne.n	800251c <__ledf2+0xb8>
 80024ac:	4332      	orrs	r2, r6
 80024ae:	d038      	beq.n	8002522 <__ledf2+0xbe>
 80024b0:	2c00      	cmp	r4, #0
 80024b2:	d144      	bne.n	800253e <__ledf2+0xda>
 80024b4:	2800      	cmp	r0, #0
 80024b6:	d119      	bne.n	80024ec <__ledf2+0x88>
 80024b8:	2001      	movs	r0, #1
 80024ba:	4240      	negs	r0, r0
 80024bc:	e016      	b.n	80024ec <__ledf2+0x88>
 80024be:	4316      	orrs	r6, r2
 80024c0:	d113      	bne.n	80024ea <__ledf2+0x86>
 80024c2:	2900      	cmp	r1, #0
 80024c4:	d102      	bne.n	80024cc <__ledf2+0x68>
 80024c6:	9f01      	ldr	r7, [sp, #4]
 80024c8:	4327      	orrs	r7, r4
 80024ca:	d0f3      	beq.n	80024b4 <__ledf2+0x50>
 80024cc:	4584      	cmp	ip, r0
 80024ce:	d020      	beq.n	8002512 <__ledf2+0xae>
 80024d0:	4663      	mov	r3, ip
 80024d2:	2002      	movs	r0, #2
 80024d4:	3b01      	subs	r3, #1
 80024d6:	4018      	ands	r0, r3
 80024d8:	3801      	subs	r0, #1
 80024da:	e007      	b.n	80024ec <__ledf2+0x88>
 80024dc:	9f01      	ldr	r7, [sp, #4]
 80024de:	4327      	orrs	r7, r4
 80024e0:	d103      	bne.n	80024ea <__ledf2+0x86>
 80024e2:	458a      	cmp	sl, r1
 80024e4:	d1f4      	bne.n	80024d0 <__ledf2+0x6c>
 80024e6:	4316      	orrs	r6, r2
 80024e8:	d01f      	beq.n	800252a <__ledf2+0xc6>
 80024ea:	2002      	movs	r0, #2
 80024ec:	b003      	add	sp, #12
 80024ee:	bcf0      	pop	{r4, r5, r6, r7}
 80024f0:	46bb      	mov	fp, r7
 80024f2:	46b2      	mov	sl, r6
 80024f4:	46a9      	mov	r9, r5
 80024f6:	46a0      	mov	r8, r4
 80024f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024fa:	4654      	mov	r4, sl
 80024fc:	2c00      	cmp	r4, #0
 80024fe:	d0e7      	beq.n	80024d0 <__ledf2+0x6c>
 8002500:	4584      	cmp	ip, r0
 8002502:	d1e5      	bne.n	80024d0 <__ledf2+0x6c>
 8002504:	4551      	cmp	r1, sl
 8002506:	dce3      	bgt.n	80024d0 <__ledf2+0x6c>
 8002508:	db03      	blt.n	8002512 <__ledf2+0xae>
 800250a:	9b01      	ldr	r3, [sp, #4]
 800250c:	42b3      	cmp	r3, r6
 800250e:	d8df      	bhi.n	80024d0 <__ledf2+0x6c>
 8002510:	d00f      	beq.n	8002532 <__ledf2+0xce>
 8002512:	4663      	mov	r3, ip
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0cf      	beq.n	80024b8 <__ledf2+0x54>
 8002518:	4660      	mov	r0, ip
 800251a:	e7e7      	b.n	80024ec <__ledf2+0x88>
 800251c:	2c00      	cmp	r4, #0
 800251e:	d0c9      	beq.n	80024b4 <__ledf2+0x50>
 8002520:	e7d4      	b.n	80024cc <__ledf2+0x68>
 8002522:	2000      	movs	r0, #0
 8002524:	2c00      	cmp	r4, #0
 8002526:	d0e1      	beq.n	80024ec <__ledf2+0x88>
 8002528:	e7d2      	b.n	80024d0 <__ledf2+0x6c>
 800252a:	4584      	cmp	ip, r0
 800252c:	d1d0      	bne.n	80024d0 <__ledf2+0x6c>
 800252e:	2000      	movs	r0, #0
 8002530:	e7dc      	b.n	80024ec <__ledf2+0x88>
 8002532:	45c8      	cmp	r8, r9
 8002534:	d8cc      	bhi.n	80024d0 <__ledf2+0x6c>
 8002536:	2000      	movs	r0, #0
 8002538:	45c8      	cmp	r8, r9
 800253a:	d2d7      	bcs.n	80024ec <__ledf2+0x88>
 800253c:	e7e9      	b.n	8002512 <__ledf2+0xae>
 800253e:	4584      	cmp	ip, r0
 8002540:	d0e3      	beq.n	800250a <__ledf2+0xa6>
 8002542:	e7c5      	b.n	80024d0 <__ledf2+0x6c>
 8002544:	000007ff 	.word	0x000007ff

08002548 <__aeabi_dmul>:
 8002548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800254a:	4657      	mov	r7, sl
 800254c:	46de      	mov	lr, fp
 800254e:	464e      	mov	r6, r9
 8002550:	4645      	mov	r5, r8
 8002552:	b5e0      	push	{r5, r6, r7, lr}
 8002554:	001f      	movs	r7, r3
 8002556:	030b      	lsls	r3, r1, #12
 8002558:	0b1b      	lsrs	r3, r3, #12
 800255a:	0016      	movs	r6, r2
 800255c:	469a      	mov	sl, r3
 800255e:	0fca      	lsrs	r2, r1, #31
 8002560:	004b      	lsls	r3, r1, #1
 8002562:	0004      	movs	r4, r0
 8002564:	4693      	mov	fp, r2
 8002566:	b087      	sub	sp, #28
 8002568:	0d5b      	lsrs	r3, r3, #21
 800256a:	d100      	bne.n	800256e <__aeabi_dmul+0x26>
 800256c:	e0d5      	b.n	800271a <__aeabi_dmul+0x1d2>
 800256e:	4abb      	ldr	r2, [pc, #748]	@ (800285c <__aeabi_dmul+0x314>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d100      	bne.n	8002576 <__aeabi_dmul+0x2e>
 8002574:	e0f8      	b.n	8002768 <__aeabi_dmul+0x220>
 8002576:	4651      	mov	r1, sl
 8002578:	0f42      	lsrs	r2, r0, #29
 800257a:	00c9      	lsls	r1, r1, #3
 800257c:	430a      	orrs	r2, r1
 800257e:	2180      	movs	r1, #128	@ 0x80
 8002580:	0409      	lsls	r1, r1, #16
 8002582:	4311      	orrs	r1, r2
 8002584:	00c2      	lsls	r2, r0, #3
 8002586:	4691      	mov	r9, r2
 8002588:	4ab5      	ldr	r2, [pc, #724]	@ (8002860 <__aeabi_dmul+0x318>)
 800258a:	468a      	mov	sl, r1
 800258c:	189d      	adds	r5, r3, r2
 800258e:	2300      	movs	r3, #0
 8002590:	4698      	mov	r8, r3
 8002592:	9302      	str	r3, [sp, #8]
 8002594:	033c      	lsls	r4, r7, #12
 8002596:	007b      	lsls	r3, r7, #1
 8002598:	0ffa      	lsrs	r2, r7, #31
 800259a:	0030      	movs	r0, r6
 800259c:	0b24      	lsrs	r4, r4, #12
 800259e:	0d5b      	lsrs	r3, r3, #21
 80025a0:	9200      	str	r2, [sp, #0]
 80025a2:	d100      	bne.n	80025a6 <__aeabi_dmul+0x5e>
 80025a4:	e096      	b.n	80026d4 <__aeabi_dmul+0x18c>
 80025a6:	4aad      	ldr	r2, [pc, #692]	@ (800285c <__aeabi_dmul+0x314>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d031      	beq.n	8002610 <__aeabi_dmul+0xc8>
 80025ac:	0f72      	lsrs	r2, r6, #29
 80025ae:	00e4      	lsls	r4, r4, #3
 80025b0:	4322      	orrs	r2, r4
 80025b2:	2480      	movs	r4, #128	@ 0x80
 80025b4:	0424      	lsls	r4, r4, #16
 80025b6:	4314      	orrs	r4, r2
 80025b8:	4aa9      	ldr	r2, [pc, #676]	@ (8002860 <__aeabi_dmul+0x318>)
 80025ba:	00f0      	lsls	r0, r6, #3
 80025bc:	4694      	mov	ip, r2
 80025be:	4463      	add	r3, ip
 80025c0:	195b      	adds	r3, r3, r5
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	9201      	str	r2, [sp, #4]
 80025c6:	4642      	mov	r2, r8
 80025c8:	2600      	movs	r6, #0
 80025ca:	2a0a      	cmp	r2, #10
 80025cc:	dc42      	bgt.n	8002654 <__aeabi_dmul+0x10c>
 80025ce:	465a      	mov	r2, fp
 80025d0:	9900      	ldr	r1, [sp, #0]
 80025d2:	404a      	eors	r2, r1
 80025d4:	4693      	mov	fp, r2
 80025d6:	4642      	mov	r2, r8
 80025d8:	2a02      	cmp	r2, #2
 80025da:	dc32      	bgt.n	8002642 <__aeabi_dmul+0xfa>
 80025dc:	3a01      	subs	r2, #1
 80025de:	2a01      	cmp	r2, #1
 80025e0:	d900      	bls.n	80025e4 <__aeabi_dmul+0x9c>
 80025e2:	e149      	b.n	8002878 <__aeabi_dmul+0x330>
 80025e4:	2e02      	cmp	r6, #2
 80025e6:	d100      	bne.n	80025ea <__aeabi_dmul+0xa2>
 80025e8:	e0ca      	b.n	8002780 <__aeabi_dmul+0x238>
 80025ea:	2e01      	cmp	r6, #1
 80025ec:	d13d      	bne.n	800266a <__aeabi_dmul+0x122>
 80025ee:	2300      	movs	r3, #0
 80025f0:	2400      	movs	r4, #0
 80025f2:	2200      	movs	r2, #0
 80025f4:	0010      	movs	r0, r2
 80025f6:	465a      	mov	r2, fp
 80025f8:	051b      	lsls	r3, r3, #20
 80025fa:	4323      	orrs	r3, r4
 80025fc:	07d2      	lsls	r2, r2, #31
 80025fe:	4313      	orrs	r3, r2
 8002600:	0019      	movs	r1, r3
 8002602:	b007      	add	sp, #28
 8002604:	bcf0      	pop	{r4, r5, r6, r7}
 8002606:	46bb      	mov	fp, r7
 8002608:	46b2      	mov	sl, r6
 800260a:	46a9      	mov	r9, r5
 800260c:	46a0      	mov	r8, r4
 800260e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002610:	4b92      	ldr	r3, [pc, #584]	@ (800285c <__aeabi_dmul+0x314>)
 8002612:	4326      	orrs	r6, r4
 8002614:	18eb      	adds	r3, r5, r3
 8002616:	2e00      	cmp	r6, #0
 8002618:	d100      	bne.n	800261c <__aeabi_dmul+0xd4>
 800261a:	e0bb      	b.n	8002794 <__aeabi_dmul+0x24c>
 800261c:	2203      	movs	r2, #3
 800261e:	4641      	mov	r1, r8
 8002620:	4311      	orrs	r1, r2
 8002622:	465a      	mov	r2, fp
 8002624:	4688      	mov	r8, r1
 8002626:	9900      	ldr	r1, [sp, #0]
 8002628:	404a      	eors	r2, r1
 800262a:	2180      	movs	r1, #128	@ 0x80
 800262c:	0109      	lsls	r1, r1, #4
 800262e:	468c      	mov	ip, r1
 8002630:	0029      	movs	r1, r5
 8002632:	4461      	add	r1, ip
 8002634:	9101      	str	r1, [sp, #4]
 8002636:	4641      	mov	r1, r8
 8002638:	290a      	cmp	r1, #10
 800263a:	dd00      	ble.n	800263e <__aeabi_dmul+0xf6>
 800263c:	e233      	b.n	8002aa6 <__aeabi_dmul+0x55e>
 800263e:	4693      	mov	fp, r2
 8002640:	2603      	movs	r6, #3
 8002642:	4642      	mov	r2, r8
 8002644:	2701      	movs	r7, #1
 8002646:	4097      	lsls	r7, r2
 8002648:	21a6      	movs	r1, #166	@ 0xa6
 800264a:	003a      	movs	r2, r7
 800264c:	00c9      	lsls	r1, r1, #3
 800264e:	400a      	ands	r2, r1
 8002650:	420f      	tst	r7, r1
 8002652:	d031      	beq.n	80026b8 <__aeabi_dmul+0x170>
 8002654:	9e02      	ldr	r6, [sp, #8]
 8002656:	2e02      	cmp	r6, #2
 8002658:	d100      	bne.n	800265c <__aeabi_dmul+0x114>
 800265a:	e235      	b.n	8002ac8 <__aeabi_dmul+0x580>
 800265c:	2e03      	cmp	r6, #3
 800265e:	d100      	bne.n	8002662 <__aeabi_dmul+0x11a>
 8002660:	e1d2      	b.n	8002a08 <__aeabi_dmul+0x4c0>
 8002662:	4654      	mov	r4, sl
 8002664:	4648      	mov	r0, r9
 8002666:	2e01      	cmp	r6, #1
 8002668:	d0c1      	beq.n	80025ee <__aeabi_dmul+0xa6>
 800266a:	9a01      	ldr	r2, [sp, #4]
 800266c:	4b7d      	ldr	r3, [pc, #500]	@ (8002864 <__aeabi_dmul+0x31c>)
 800266e:	4694      	mov	ip, r2
 8002670:	4463      	add	r3, ip
 8002672:	2b00      	cmp	r3, #0
 8002674:	dc00      	bgt.n	8002678 <__aeabi_dmul+0x130>
 8002676:	e0c0      	b.n	80027fa <__aeabi_dmul+0x2b2>
 8002678:	0742      	lsls	r2, r0, #29
 800267a:	d009      	beq.n	8002690 <__aeabi_dmul+0x148>
 800267c:	220f      	movs	r2, #15
 800267e:	4002      	ands	r2, r0
 8002680:	2a04      	cmp	r2, #4
 8002682:	d005      	beq.n	8002690 <__aeabi_dmul+0x148>
 8002684:	1d02      	adds	r2, r0, #4
 8002686:	4282      	cmp	r2, r0
 8002688:	4180      	sbcs	r0, r0
 800268a:	4240      	negs	r0, r0
 800268c:	1824      	adds	r4, r4, r0
 800268e:	0010      	movs	r0, r2
 8002690:	01e2      	lsls	r2, r4, #7
 8002692:	d506      	bpl.n	80026a2 <__aeabi_dmul+0x15a>
 8002694:	4b74      	ldr	r3, [pc, #464]	@ (8002868 <__aeabi_dmul+0x320>)
 8002696:	9a01      	ldr	r2, [sp, #4]
 8002698:	401c      	ands	r4, r3
 800269a:	2380      	movs	r3, #128	@ 0x80
 800269c:	4694      	mov	ip, r2
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	4463      	add	r3, ip
 80026a2:	4a72      	ldr	r2, [pc, #456]	@ (800286c <__aeabi_dmul+0x324>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	dc6b      	bgt.n	8002780 <__aeabi_dmul+0x238>
 80026a8:	0762      	lsls	r2, r4, #29
 80026aa:	08c0      	lsrs	r0, r0, #3
 80026ac:	0264      	lsls	r4, r4, #9
 80026ae:	055b      	lsls	r3, r3, #21
 80026b0:	4302      	orrs	r2, r0
 80026b2:	0b24      	lsrs	r4, r4, #12
 80026b4:	0d5b      	lsrs	r3, r3, #21
 80026b6:	e79d      	b.n	80025f4 <__aeabi_dmul+0xac>
 80026b8:	2190      	movs	r1, #144	@ 0x90
 80026ba:	0089      	lsls	r1, r1, #2
 80026bc:	420f      	tst	r7, r1
 80026be:	d163      	bne.n	8002788 <__aeabi_dmul+0x240>
 80026c0:	2288      	movs	r2, #136	@ 0x88
 80026c2:	423a      	tst	r2, r7
 80026c4:	d100      	bne.n	80026c8 <__aeabi_dmul+0x180>
 80026c6:	e0d7      	b.n	8002878 <__aeabi_dmul+0x330>
 80026c8:	9b00      	ldr	r3, [sp, #0]
 80026ca:	46a2      	mov	sl, r4
 80026cc:	469b      	mov	fp, r3
 80026ce:	4681      	mov	r9, r0
 80026d0:	9602      	str	r6, [sp, #8]
 80026d2:	e7bf      	b.n	8002654 <__aeabi_dmul+0x10c>
 80026d4:	0023      	movs	r3, r4
 80026d6:	4333      	orrs	r3, r6
 80026d8:	d100      	bne.n	80026dc <__aeabi_dmul+0x194>
 80026da:	e07f      	b.n	80027dc <__aeabi_dmul+0x294>
 80026dc:	2c00      	cmp	r4, #0
 80026de:	d100      	bne.n	80026e2 <__aeabi_dmul+0x19a>
 80026e0:	e1ad      	b.n	8002a3e <__aeabi_dmul+0x4f6>
 80026e2:	0020      	movs	r0, r4
 80026e4:	f000 ff10 	bl	8003508 <__clzsi2>
 80026e8:	0002      	movs	r2, r0
 80026ea:	0003      	movs	r3, r0
 80026ec:	3a0b      	subs	r2, #11
 80026ee:	201d      	movs	r0, #29
 80026f0:	0019      	movs	r1, r3
 80026f2:	1a82      	subs	r2, r0, r2
 80026f4:	0030      	movs	r0, r6
 80026f6:	3908      	subs	r1, #8
 80026f8:	40d0      	lsrs	r0, r2
 80026fa:	408c      	lsls	r4, r1
 80026fc:	4304      	orrs	r4, r0
 80026fe:	0030      	movs	r0, r6
 8002700:	4088      	lsls	r0, r1
 8002702:	4a5b      	ldr	r2, [pc, #364]	@ (8002870 <__aeabi_dmul+0x328>)
 8002704:	1aeb      	subs	r3, r5, r3
 8002706:	4694      	mov	ip, r2
 8002708:	4463      	add	r3, ip
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	9201      	str	r2, [sp, #4]
 800270e:	4642      	mov	r2, r8
 8002710:	2600      	movs	r6, #0
 8002712:	2a0a      	cmp	r2, #10
 8002714:	dc00      	bgt.n	8002718 <__aeabi_dmul+0x1d0>
 8002716:	e75a      	b.n	80025ce <__aeabi_dmul+0x86>
 8002718:	e79c      	b.n	8002654 <__aeabi_dmul+0x10c>
 800271a:	4653      	mov	r3, sl
 800271c:	4303      	orrs	r3, r0
 800271e:	4699      	mov	r9, r3
 8002720:	d054      	beq.n	80027cc <__aeabi_dmul+0x284>
 8002722:	4653      	mov	r3, sl
 8002724:	2b00      	cmp	r3, #0
 8002726:	d100      	bne.n	800272a <__aeabi_dmul+0x1e2>
 8002728:	e177      	b.n	8002a1a <__aeabi_dmul+0x4d2>
 800272a:	4650      	mov	r0, sl
 800272c:	f000 feec 	bl	8003508 <__clzsi2>
 8002730:	230b      	movs	r3, #11
 8002732:	425b      	negs	r3, r3
 8002734:	469c      	mov	ip, r3
 8002736:	0002      	movs	r2, r0
 8002738:	4484      	add	ip, r0
 800273a:	0011      	movs	r1, r2
 800273c:	4650      	mov	r0, sl
 800273e:	3908      	subs	r1, #8
 8002740:	4088      	lsls	r0, r1
 8002742:	231d      	movs	r3, #29
 8002744:	4680      	mov	r8, r0
 8002746:	4660      	mov	r0, ip
 8002748:	1a1b      	subs	r3, r3, r0
 800274a:	0020      	movs	r0, r4
 800274c:	40d8      	lsrs	r0, r3
 800274e:	0003      	movs	r3, r0
 8002750:	4640      	mov	r0, r8
 8002752:	4303      	orrs	r3, r0
 8002754:	469a      	mov	sl, r3
 8002756:	0023      	movs	r3, r4
 8002758:	408b      	lsls	r3, r1
 800275a:	4699      	mov	r9, r3
 800275c:	2300      	movs	r3, #0
 800275e:	4d44      	ldr	r5, [pc, #272]	@ (8002870 <__aeabi_dmul+0x328>)
 8002760:	4698      	mov	r8, r3
 8002762:	1aad      	subs	r5, r5, r2
 8002764:	9302      	str	r3, [sp, #8]
 8002766:	e715      	b.n	8002594 <__aeabi_dmul+0x4c>
 8002768:	4652      	mov	r2, sl
 800276a:	4302      	orrs	r2, r0
 800276c:	4691      	mov	r9, r2
 800276e:	d126      	bne.n	80027be <__aeabi_dmul+0x276>
 8002770:	2200      	movs	r2, #0
 8002772:	001d      	movs	r5, r3
 8002774:	2302      	movs	r3, #2
 8002776:	4692      	mov	sl, r2
 8002778:	3208      	adds	r2, #8
 800277a:	4690      	mov	r8, r2
 800277c:	9302      	str	r3, [sp, #8]
 800277e:	e709      	b.n	8002594 <__aeabi_dmul+0x4c>
 8002780:	2400      	movs	r4, #0
 8002782:	2200      	movs	r2, #0
 8002784:	4b35      	ldr	r3, [pc, #212]	@ (800285c <__aeabi_dmul+0x314>)
 8002786:	e735      	b.n	80025f4 <__aeabi_dmul+0xac>
 8002788:	2300      	movs	r3, #0
 800278a:	2480      	movs	r4, #128	@ 0x80
 800278c:	469b      	mov	fp, r3
 800278e:	0324      	lsls	r4, r4, #12
 8002790:	4b32      	ldr	r3, [pc, #200]	@ (800285c <__aeabi_dmul+0x314>)
 8002792:	e72f      	b.n	80025f4 <__aeabi_dmul+0xac>
 8002794:	2202      	movs	r2, #2
 8002796:	4641      	mov	r1, r8
 8002798:	4311      	orrs	r1, r2
 800279a:	2280      	movs	r2, #128	@ 0x80
 800279c:	0112      	lsls	r2, r2, #4
 800279e:	4694      	mov	ip, r2
 80027a0:	002a      	movs	r2, r5
 80027a2:	4462      	add	r2, ip
 80027a4:	4688      	mov	r8, r1
 80027a6:	9201      	str	r2, [sp, #4]
 80027a8:	290a      	cmp	r1, #10
 80027aa:	dd00      	ble.n	80027ae <__aeabi_dmul+0x266>
 80027ac:	e752      	b.n	8002654 <__aeabi_dmul+0x10c>
 80027ae:	465a      	mov	r2, fp
 80027b0:	2000      	movs	r0, #0
 80027b2:	9900      	ldr	r1, [sp, #0]
 80027b4:	0004      	movs	r4, r0
 80027b6:	404a      	eors	r2, r1
 80027b8:	4693      	mov	fp, r2
 80027ba:	2602      	movs	r6, #2
 80027bc:	e70b      	b.n	80025d6 <__aeabi_dmul+0x8e>
 80027be:	220c      	movs	r2, #12
 80027c0:	001d      	movs	r5, r3
 80027c2:	2303      	movs	r3, #3
 80027c4:	4681      	mov	r9, r0
 80027c6:	4690      	mov	r8, r2
 80027c8:	9302      	str	r3, [sp, #8]
 80027ca:	e6e3      	b.n	8002594 <__aeabi_dmul+0x4c>
 80027cc:	2300      	movs	r3, #0
 80027ce:	469a      	mov	sl, r3
 80027d0:	3304      	adds	r3, #4
 80027d2:	4698      	mov	r8, r3
 80027d4:	3b03      	subs	r3, #3
 80027d6:	2500      	movs	r5, #0
 80027d8:	9302      	str	r3, [sp, #8]
 80027da:	e6db      	b.n	8002594 <__aeabi_dmul+0x4c>
 80027dc:	4642      	mov	r2, r8
 80027de:	3301      	adds	r3, #1
 80027e0:	431a      	orrs	r2, r3
 80027e2:	002b      	movs	r3, r5
 80027e4:	4690      	mov	r8, r2
 80027e6:	1c5a      	adds	r2, r3, #1
 80027e8:	9201      	str	r2, [sp, #4]
 80027ea:	4642      	mov	r2, r8
 80027ec:	2400      	movs	r4, #0
 80027ee:	2000      	movs	r0, #0
 80027f0:	2601      	movs	r6, #1
 80027f2:	2a0a      	cmp	r2, #10
 80027f4:	dc00      	bgt.n	80027f8 <__aeabi_dmul+0x2b0>
 80027f6:	e6ea      	b.n	80025ce <__aeabi_dmul+0x86>
 80027f8:	e72c      	b.n	8002654 <__aeabi_dmul+0x10c>
 80027fa:	2201      	movs	r2, #1
 80027fc:	1ad2      	subs	r2, r2, r3
 80027fe:	2a38      	cmp	r2, #56	@ 0x38
 8002800:	dd00      	ble.n	8002804 <__aeabi_dmul+0x2bc>
 8002802:	e6f4      	b.n	80025ee <__aeabi_dmul+0xa6>
 8002804:	2a1f      	cmp	r2, #31
 8002806:	dc00      	bgt.n	800280a <__aeabi_dmul+0x2c2>
 8002808:	e12a      	b.n	8002a60 <__aeabi_dmul+0x518>
 800280a:	211f      	movs	r1, #31
 800280c:	4249      	negs	r1, r1
 800280e:	1acb      	subs	r3, r1, r3
 8002810:	0021      	movs	r1, r4
 8002812:	40d9      	lsrs	r1, r3
 8002814:	000b      	movs	r3, r1
 8002816:	2a20      	cmp	r2, #32
 8002818:	d005      	beq.n	8002826 <__aeabi_dmul+0x2de>
 800281a:	4a16      	ldr	r2, [pc, #88]	@ (8002874 <__aeabi_dmul+0x32c>)
 800281c:	9d01      	ldr	r5, [sp, #4]
 800281e:	4694      	mov	ip, r2
 8002820:	4465      	add	r5, ip
 8002822:	40ac      	lsls	r4, r5
 8002824:	4320      	orrs	r0, r4
 8002826:	1e42      	subs	r2, r0, #1
 8002828:	4190      	sbcs	r0, r2
 800282a:	4318      	orrs	r0, r3
 800282c:	2307      	movs	r3, #7
 800282e:	0019      	movs	r1, r3
 8002830:	2400      	movs	r4, #0
 8002832:	4001      	ands	r1, r0
 8002834:	4203      	tst	r3, r0
 8002836:	d00c      	beq.n	8002852 <__aeabi_dmul+0x30a>
 8002838:	230f      	movs	r3, #15
 800283a:	4003      	ands	r3, r0
 800283c:	2b04      	cmp	r3, #4
 800283e:	d100      	bne.n	8002842 <__aeabi_dmul+0x2fa>
 8002840:	e140      	b.n	8002ac4 <__aeabi_dmul+0x57c>
 8002842:	1d03      	adds	r3, r0, #4
 8002844:	4283      	cmp	r3, r0
 8002846:	41a4      	sbcs	r4, r4
 8002848:	0018      	movs	r0, r3
 800284a:	4264      	negs	r4, r4
 800284c:	0761      	lsls	r1, r4, #29
 800284e:	0264      	lsls	r4, r4, #9
 8002850:	0b24      	lsrs	r4, r4, #12
 8002852:	08c2      	lsrs	r2, r0, #3
 8002854:	2300      	movs	r3, #0
 8002856:	430a      	orrs	r2, r1
 8002858:	e6cc      	b.n	80025f4 <__aeabi_dmul+0xac>
 800285a:	46c0      	nop			@ (mov r8, r8)
 800285c:	000007ff 	.word	0x000007ff
 8002860:	fffffc01 	.word	0xfffffc01
 8002864:	000003ff 	.word	0x000003ff
 8002868:	feffffff 	.word	0xfeffffff
 800286c:	000007fe 	.word	0x000007fe
 8002870:	fffffc0d 	.word	0xfffffc0d
 8002874:	0000043e 	.word	0x0000043e
 8002878:	4649      	mov	r1, r9
 800287a:	464a      	mov	r2, r9
 800287c:	0409      	lsls	r1, r1, #16
 800287e:	0c09      	lsrs	r1, r1, #16
 8002880:	000d      	movs	r5, r1
 8002882:	0c16      	lsrs	r6, r2, #16
 8002884:	0c02      	lsrs	r2, r0, #16
 8002886:	0400      	lsls	r0, r0, #16
 8002888:	0c00      	lsrs	r0, r0, #16
 800288a:	4345      	muls	r5, r0
 800288c:	46ac      	mov	ip, r5
 800288e:	0005      	movs	r5, r0
 8002890:	4375      	muls	r5, r6
 8002892:	46a8      	mov	r8, r5
 8002894:	0015      	movs	r5, r2
 8002896:	000f      	movs	r7, r1
 8002898:	4375      	muls	r5, r6
 800289a:	9200      	str	r2, [sp, #0]
 800289c:	9502      	str	r5, [sp, #8]
 800289e:	002a      	movs	r2, r5
 80028a0:	9d00      	ldr	r5, [sp, #0]
 80028a2:	436f      	muls	r7, r5
 80028a4:	4665      	mov	r5, ip
 80028a6:	0c2d      	lsrs	r5, r5, #16
 80028a8:	46a9      	mov	r9, r5
 80028aa:	4447      	add	r7, r8
 80028ac:	444f      	add	r7, r9
 80028ae:	45b8      	cmp	r8, r7
 80028b0:	d905      	bls.n	80028be <__aeabi_dmul+0x376>
 80028b2:	0015      	movs	r5, r2
 80028b4:	2280      	movs	r2, #128	@ 0x80
 80028b6:	0252      	lsls	r2, r2, #9
 80028b8:	4690      	mov	r8, r2
 80028ba:	4445      	add	r5, r8
 80028bc:	9502      	str	r5, [sp, #8]
 80028be:	0c3d      	lsrs	r5, r7, #16
 80028c0:	9503      	str	r5, [sp, #12]
 80028c2:	4665      	mov	r5, ip
 80028c4:	042d      	lsls	r5, r5, #16
 80028c6:	043f      	lsls	r7, r7, #16
 80028c8:	0c2d      	lsrs	r5, r5, #16
 80028ca:	46ac      	mov	ip, r5
 80028cc:	003d      	movs	r5, r7
 80028ce:	4465      	add	r5, ip
 80028d0:	9504      	str	r5, [sp, #16]
 80028d2:	0c25      	lsrs	r5, r4, #16
 80028d4:	0424      	lsls	r4, r4, #16
 80028d6:	0c24      	lsrs	r4, r4, #16
 80028d8:	46ac      	mov	ip, r5
 80028da:	0025      	movs	r5, r4
 80028dc:	4375      	muls	r5, r6
 80028de:	46a8      	mov	r8, r5
 80028e0:	4665      	mov	r5, ip
 80028e2:	000f      	movs	r7, r1
 80028e4:	4369      	muls	r1, r5
 80028e6:	4441      	add	r1, r8
 80028e8:	4689      	mov	r9, r1
 80028ea:	4367      	muls	r7, r4
 80028ec:	0c39      	lsrs	r1, r7, #16
 80028ee:	4449      	add	r1, r9
 80028f0:	436e      	muls	r6, r5
 80028f2:	4588      	cmp	r8, r1
 80028f4:	d903      	bls.n	80028fe <__aeabi_dmul+0x3b6>
 80028f6:	2280      	movs	r2, #128	@ 0x80
 80028f8:	0252      	lsls	r2, r2, #9
 80028fa:	4690      	mov	r8, r2
 80028fc:	4446      	add	r6, r8
 80028fe:	0c0d      	lsrs	r5, r1, #16
 8002900:	46a8      	mov	r8, r5
 8002902:	0035      	movs	r5, r6
 8002904:	4445      	add	r5, r8
 8002906:	9505      	str	r5, [sp, #20]
 8002908:	9d03      	ldr	r5, [sp, #12]
 800290a:	043f      	lsls	r7, r7, #16
 800290c:	46a8      	mov	r8, r5
 800290e:	0c3f      	lsrs	r7, r7, #16
 8002910:	0409      	lsls	r1, r1, #16
 8002912:	19c9      	adds	r1, r1, r7
 8002914:	4488      	add	r8, r1
 8002916:	4645      	mov	r5, r8
 8002918:	9503      	str	r5, [sp, #12]
 800291a:	4655      	mov	r5, sl
 800291c:	042e      	lsls	r6, r5, #16
 800291e:	0c36      	lsrs	r6, r6, #16
 8002920:	0c2f      	lsrs	r7, r5, #16
 8002922:	0035      	movs	r5, r6
 8002924:	4345      	muls	r5, r0
 8002926:	4378      	muls	r0, r7
 8002928:	4681      	mov	r9, r0
 800292a:	0038      	movs	r0, r7
 800292c:	46a8      	mov	r8, r5
 800292e:	0c2d      	lsrs	r5, r5, #16
 8002930:	46aa      	mov	sl, r5
 8002932:	9a00      	ldr	r2, [sp, #0]
 8002934:	4350      	muls	r0, r2
 8002936:	4372      	muls	r2, r6
 8002938:	444a      	add	r2, r9
 800293a:	4452      	add	r2, sl
 800293c:	4591      	cmp	r9, r2
 800293e:	d903      	bls.n	8002948 <__aeabi_dmul+0x400>
 8002940:	2580      	movs	r5, #128	@ 0x80
 8002942:	026d      	lsls	r5, r5, #9
 8002944:	46a9      	mov	r9, r5
 8002946:	4448      	add	r0, r9
 8002948:	0c15      	lsrs	r5, r2, #16
 800294a:	46a9      	mov	r9, r5
 800294c:	4645      	mov	r5, r8
 800294e:	042d      	lsls	r5, r5, #16
 8002950:	0c2d      	lsrs	r5, r5, #16
 8002952:	46a8      	mov	r8, r5
 8002954:	4665      	mov	r5, ip
 8002956:	437d      	muls	r5, r7
 8002958:	0412      	lsls	r2, r2, #16
 800295a:	4448      	add	r0, r9
 800295c:	4490      	add	r8, r2
 800295e:	46a9      	mov	r9, r5
 8002960:	0032      	movs	r2, r6
 8002962:	4665      	mov	r5, ip
 8002964:	4362      	muls	r2, r4
 8002966:	436e      	muls	r6, r5
 8002968:	437c      	muls	r4, r7
 800296a:	0c17      	lsrs	r7, r2, #16
 800296c:	1936      	adds	r6, r6, r4
 800296e:	19bf      	adds	r7, r7, r6
 8002970:	42bc      	cmp	r4, r7
 8002972:	d903      	bls.n	800297c <__aeabi_dmul+0x434>
 8002974:	2480      	movs	r4, #128	@ 0x80
 8002976:	0264      	lsls	r4, r4, #9
 8002978:	46a4      	mov	ip, r4
 800297a:	44e1      	add	r9, ip
 800297c:	9c02      	ldr	r4, [sp, #8]
 800297e:	9e03      	ldr	r6, [sp, #12]
 8002980:	46a4      	mov	ip, r4
 8002982:	9d05      	ldr	r5, [sp, #20]
 8002984:	4466      	add	r6, ip
 8002986:	428e      	cmp	r6, r1
 8002988:	4189      	sbcs	r1, r1
 800298a:	46ac      	mov	ip, r5
 800298c:	0412      	lsls	r2, r2, #16
 800298e:	043c      	lsls	r4, r7, #16
 8002990:	0c12      	lsrs	r2, r2, #16
 8002992:	18a2      	adds	r2, r4, r2
 8002994:	4462      	add	r2, ip
 8002996:	4249      	negs	r1, r1
 8002998:	1854      	adds	r4, r2, r1
 800299a:	4446      	add	r6, r8
 800299c:	46a4      	mov	ip, r4
 800299e:	4546      	cmp	r6, r8
 80029a0:	41a4      	sbcs	r4, r4
 80029a2:	4682      	mov	sl, r0
 80029a4:	4264      	negs	r4, r4
 80029a6:	46a0      	mov	r8, r4
 80029a8:	42aa      	cmp	r2, r5
 80029aa:	4192      	sbcs	r2, r2
 80029ac:	458c      	cmp	ip, r1
 80029ae:	4189      	sbcs	r1, r1
 80029b0:	44e2      	add	sl, ip
 80029b2:	44d0      	add	r8, sl
 80029b4:	4249      	negs	r1, r1
 80029b6:	4252      	negs	r2, r2
 80029b8:	430a      	orrs	r2, r1
 80029ba:	45a0      	cmp	r8, r4
 80029bc:	41a4      	sbcs	r4, r4
 80029be:	4582      	cmp	sl, r0
 80029c0:	4189      	sbcs	r1, r1
 80029c2:	4264      	negs	r4, r4
 80029c4:	4249      	negs	r1, r1
 80029c6:	430c      	orrs	r4, r1
 80029c8:	4641      	mov	r1, r8
 80029ca:	0c3f      	lsrs	r7, r7, #16
 80029cc:	19d2      	adds	r2, r2, r7
 80029ce:	1912      	adds	r2, r2, r4
 80029d0:	0dcc      	lsrs	r4, r1, #23
 80029d2:	9904      	ldr	r1, [sp, #16]
 80029d4:	0270      	lsls	r0, r6, #9
 80029d6:	4308      	orrs	r0, r1
 80029d8:	1e41      	subs	r1, r0, #1
 80029da:	4188      	sbcs	r0, r1
 80029dc:	4641      	mov	r1, r8
 80029de:	444a      	add	r2, r9
 80029e0:	0df6      	lsrs	r6, r6, #23
 80029e2:	0252      	lsls	r2, r2, #9
 80029e4:	4330      	orrs	r0, r6
 80029e6:	0249      	lsls	r1, r1, #9
 80029e8:	4314      	orrs	r4, r2
 80029ea:	4308      	orrs	r0, r1
 80029ec:	01d2      	lsls	r2, r2, #7
 80029ee:	d535      	bpl.n	8002a5c <__aeabi_dmul+0x514>
 80029f0:	2201      	movs	r2, #1
 80029f2:	0843      	lsrs	r3, r0, #1
 80029f4:	4002      	ands	r2, r0
 80029f6:	4313      	orrs	r3, r2
 80029f8:	07e0      	lsls	r0, r4, #31
 80029fa:	4318      	orrs	r0, r3
 80029fc:	0864      	lsrs	r4, r4, #1
 80029fe:	e634      	b.n	800266a <__aeabi_dmul+0x122>
 8002a00:	9b00      	ldr	r3, [sp, #0]
 8002a02:	46a2      	mov	sl, r4
 8002a04:	469b      	mov	fp, r3
 8002a06:	4681      	mov	r9, r0
 8002a08:	2480      	movs	r4, #128	@ 0x80
 8002a0a:	4653      	mov	r3, sl
 8002a0c:	0324      	lsls	r4, r4, #12
 8002a0e:	431c      	orrs	r4, r3
 8002a10:	0324      	lsls	r4, r4, #12
 8002a12:	464a      	mov	r2, r9
 8002a14:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad0 <__aeabi_dmul+0x588>)
 8002a16:	0b24      	lsrs	r4, r4, #12
 8002a18:	e5ec      	b.n	80025f4 <__aeabi_dmul+0xac>
 8002a1a:	f000 fd75 	bl	8003508 <__clzsi2>
 8002a1e:	2315      	movs	r3, #21
 8002a20:	469c      	mov	ip, r3
 8002a22:	4484      	add	ip, r0
 8002a24:	0002      	movs	r2, r0
 8002a26:	4663      	mov	r3, ip
 8002a28:	3220      	adds	r2, #32
 8002a2a:	2b1c      	cmp	r3, #28
 8002a2c:	dc00      	bgt.n	8002a30 <__aeabi_dmul+0x4e8>
 8002a2e:	e684      	b.n	800273a <__aeabi_dmul+0x1f2>
 8002a30:	2300      	movs	r3, #0
 8002a32:	4699      	mov	r9, r3
 8002a34:	0023      	movs	r3, r4
 8002a36:	3808      	subs	r0, #8
 8002a38:	4083      	lsls	r3, r0
 8002a3a:	469a      	mov	sl, r3
 8002a3c:	e68e      	b.n	800275c <__aeabi_dmul+0x214>
 8002a3e:	f000 fd63 	bl	8003508 <__clzsi2>
 8002a42:	0002      	movs	r2, r0
 8002a44:	0003      	movs	r3, r0
 8002a46:	3215      	adds	r2, #21
 8002a48:	3320      	adds	r3, #32
 8002a4a:	2a1c      	cmp	r2, #28
 8002a4c:	dc00      	bgt.n	8002a50 <__aeabi_dmul+0x508>
 8002a4e:	e64e      	b.n	80026ee <__aeabi_dmul+0x1a6>
 8002a50:	0002      	movs	r2, r0
 8002a52:	0034      	movs	r4, r6
 8002a54:	3a08      	subs	r2, #8
 8002a56:	2000      	movs	r0, #0
 8002a58:	4094      	lsls	r4, r2
 8002a5a:	e652      	b.n	8002702 <__aeabi_dmul+0x1ba>
 8002a5c:	9301      	str	r3, [sp, #4]
 8002a5e:	e604      	b.n	800266a <__aeabi_dmul+0x122>
 8002a60:	4b1c      	ldr	r3, [pc, #112]	@ (8002ad4 <__aeabi_dmul+0x58c>)
 8002a62:	0021      	movs	r1, r4
 8002a64:	469c      	mov	ip, r3
 8002a66:	0003      	movs	r3, r0
 8002a68:	9d01      	ldr	r5, [sp, #4]
 8002a6a:	40d3      	lsrs	r3, r2
 8002a6c:	4465      	add	r5, ip
 8002a6e:	40a9      	lsls	r1, r5
 8002a70:	4319      	orrs	r1, r3
 8002a72:	0003      	movs	r3, r0
 8002a74:	40ab      	lsls	r3, r5
 8002a76:	1e58      	subs	r0, r3, #1
 8002a78:	4183      	sbcs	r3, r0
 8002a7a:	4319      	orrs	r1, r3
 8002a7c:	0008      	movs	r0, r1
 8002a7e:	40d4      	lsrs	r4, r2
 8002a80:	074b      	lsls	r3, r1, #29
 8002a82:	d009      	beq.n	8002a98 <__aeabi_dmul+0x550>
 8002a84:	230f      	movs	r3, #15
 8002a86:	400b      	ands	r3, r1
 8002a88:	2b04      	cmp	r3, #4
 8002a8a:	d005      	beq.n	8002a98 <__aeabi_dmul+0x550>
 8002a8c:	1d0b      	adds	r3, r1, #4
 8002a8e:	428b      	cmp	r3, r1
 8002a90:	4180      	sbcs	r0, r0
 8002a92:	4240      	negs	r0, r0
 8002a94:	1824      	adds	r4, r4, r0
 8002a96:	0018      	movs	r0, r3
 8002a98:	0223      	lsls	r3, r4, #8
 8002a9a:	d400      	bmi.n	8002a9e <__aeabi_dmul+0x556>
 8002a9c:	e6d6      	b.n	800284c <__aeabi_dmul+0x304>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	2400      	movs	r4, #0
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	e5a6      	b.n	80025f4 <__aeabi_dmul+0xac>
 8002aa6:	290f      	cmp	r1, #15
 8002aa8:	d1aa      	bne.n	8002a00 <__aeabi_dmul+0x4b8>
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	4652      	mov	r2, sl
 8002aae:	031b      	lsls	r3, r3, #12
 8002ab0:	421a      	tst	r2, r3
 8002ab2:	d0a9      	beq.n	8002a08 <__aeabi_dmul+0x4c0>
 8002ab4:	421c      	tst	r4, r3
 8002ab6:	d1a7      	bne.n	8002a08 <__aeabi_dmul+0x4c0>
 8002ab8:	431c      	orrs	r4, r3
 8002aba:	9b00      	ldr	r3, [sp, #0]
 8002abc:	0002      	movs	r2, r0
 8002abe:	469b      	mov	fp, r3
 8002ac0:	4b03      	ldr	r3, [pc, #12]	@ (8002ad0 <__aeabi_dmul+0x588>)
 8002ac2:	e597      	b.n	80025f4 <__aeabi_dmul+0xac>
 8002ac4:	2400      	movs	r4, #0
 8002ac6:	e6c1      	b.n	800284c <__aeabi_dmul+0x304>
 8002ac8:	2400      	movs	r4, #0
 8002aca:	4b01      	ldr	r3, [pc, #4]	@ (8002ad0 <__aeabi_dmul+0x588>)
 8002acc:	0022      	movs	r2, r4
 8002ace:	e591      	b.n	80025f4 <__aeabi_dmul+0xac>
 8002ad0:	000007ff 	.word	0x000007ff
 8002ad4:	0000041e 	.word	0x0000041e

08002ad8 <__aeabi_dsub>:
 8002ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ada:	464e      	mov	r6, r9
 8002adc:	4645      	mov	r5, r8
 8002ade:	46de      	mov	lr, fp
 8002ae0:	4657      	mov	r7, sl
 8002ae2:	b5e0      	push	{r5, r6, r7, lr}
 8002ae4:	b085      	sub	sp, #20
 8002ae6:	9000      	str	r0, [sp, #0]
 8002ae8:	9101      	str	r1, [sp, #4]
 8002aea:	030c      	lsls	r4, r1, #12
 8002aec:	004f      	lsls	r7, r1, #1
 8002aee:	0fce      	lsrs	r6, r1, #31
 8002af0:	0a61      	lsrs	r1, r4, #9
 8002af2:	9c00      	ldr	r4, [sp, #0]
 8002af4:	46b0      	mov	r8, r6
 8002af6:	0f64      	lsrs	r4, r4, #29
 8002af8:	430c      	orrs	r4, r1
 8002afa:	9900      	ldr	r1, [sp, #0]
 8002afc:	0d7f      	lsrs	r7, r7, #21
 8002afe:	00c8      	lsls	r0, r1, #3
 8002b00:	0011      	movs	r1, r2
 8002b02:	001a      	movs	r2, r3
 8002b04:	031b      	lsls	r3, r3, #12
 8002b06:	469c      	mov	ip, r3
 8002b08:	9100      	str	r1, [sp, #0]
 8002b0a:	9201      	str	r2, [sp, #4]
 8002b0c:	0051      	lsls	r1, r2, #1
 8002b0e:	0d4b      	lsrs	r3, r1, #21
 8002b10:	4699      	mov	r9, r3
 8002b12:	9b01      	ldr	r3, [sp, #4]
 8002b14:	9d00      	ldr	r5, [sp, #0]
 8002b16:	0fd9      	lsrs	r1, r3, #31
 8002b18:	4663      	mov	r3, ip
 8002b1a:	0f6a      	lsrs	r2, r5, #29
 8002b1c:	0a5b      	lsrs	r3, r3, #9
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	00ea      	lsls	r2, r5, #3
 8002b22:	4694      	mov	ip, r2
 8002b24:	4693      	mov	fp, r2
 8002b26:	4ac1      	ldr	r2, [pc, #772]	@ (8002e2c <__aeabi_dsub+0x354>)
 8002b28:	9003      	str	r0, [sp, #12]
 8002b2a:	9302      	str	r3, [sp, #8]
 8002b2c:	4591      	cmp	r9, r2
 8002b2e:	d100      	bne.n	8002b32 <__aeabi_dsub+0x5a>
 8002b30:	e0cd      	b.n	8002cce <__aeabi_dsub+0x1f6>
 8002b32:	2501      	movs	r5, #1
 8002b34:	4069      	eors	r1, r5
 8002b36:	464d      	mov	r5, r9
 8002b38:	1b7d      	subs	r5, r7, r5
 8002b3a:	46aa      	mov	sl, r5
 8002b3c:	428e      	cmp	r6, r1
 8002b3e:	d100      	bne.n	8002b42 <__aeabi_dsub+0x6a>
 8002b40:	e080      	b.n	8002c44 <__aeabi_dsub+0x16c>
 8002b42:	2d00      	cmp	r5, #0
 8002b44:	dc00      	bgt.n	8002b48 <__aeabi_dsub+0x70>
 8002b46:	e335      	b.n	80031b4 <__aeabi_dsub+0x6dc>
 8002b48:	4649      	mov	r1, r9
 8002b4a:	2900      	cmp	r1, #0
 8002b4c:	d100      	bne.n	8002b50 <__aeabi_dsub+0x78>
 8002b4e:	e0df      	b.n	8002d10 <__aeabi_dsub+0x238>
 8002b50:	4297      	cmp	r7, r2
 8002b52:	d100      	bne.n	8002b56 <__aeabi_dsub+0x7e>
 8002b54:	e194      	b.n	8002e80 <__aeabi_dsub+0x3a8>
 8002b56:	4652      	mov	r2, sl
 8002b58:	2501      	movs	r5, #1
 8002b5a:	2a38      	cmp	r2, #56	@ 0x38
 8002b5c:	dc19      	bgt.n	8002b92 <__aeabi_dsub+0xba>
 8002b5e:	2280      	movs	r2, #128	@ 0x80
 8002b60:	9b02      	ldr	r3, [sp, #8]
 8002b62:	0412      	lsls	r2, r2, #16
 8002b64:	4313      	orrs	r3, r2
 8002b66:	9302      	str	r3, [sp, #8]
 8002b68:	4652      	mov	r2, sl
 8002b6a:	2a1f      	cmp	r2, #31
 8002b6c:	dd00      	ble.n	8002b70 <__aeabi_dsub+0x98>
 8002b6e:	e1e3      	b.n	8002f38 <__aeabi_dsub+0x460>
 8002b70:	4653      	mov	r3, sl
 8002b72:	2220      	movs	r2, #32
 8002b74:	4661      	mov	r1, ip
 8002b76:	9d02      	ldr	r5, [sp, #8]
 8002b78:	1ad2      	subs	r2, r2, r3
 8002b7a:	4095      	lsls	r5, r2
 8002b7c:	40d9      	lsrs	r1, r3
 8002b7e:	430d      	orrs	r5, r1
 8002b80:	4661      	mov	r1, ip
 8002b82:	4091      	lsls	r1, r2
 8002b84:	000a      	movs	r2, r1
 8002b86:	1e51      	subs	r1, r2, #1
 8002b88:	418a      	sbcs	r2, r1
 8002b8a:	4315      	orrs	r5, r2
 8002b8c:	9a02      	ldr	r2, [sp, #8]
 8002b8e:	40da      	lsrs	r2, r3
 8002b90:	1aa4      	subs	r4, r4, r2
 8002b92:	1b45      	subs	r5, r0, r5
 8002b94:	42a8      	cmp	r0, r5
 8002b96:	4180      	sbcs	r0, r0
 8002b98:	4240      	negs	r0, r0
 8002b9a:	1a24      	subs	r4, r4, r0
 8002b9c:	0223      	lsls	r3, r4, #8
 8002b9e:	d400      	bmi.n	8002ba2 <__aeabi_dsub+0xca>
 8002ba0:	e13d      	b.n	8002e1e <__aeabi_dsub+0x346>
 8002ba2:	0264      	lsls	r4, r4, #9
 8002ba4:	0a64      	lsrs	r4, r4, #9
 8002ba6:	2c00      	cmp	r4, #0
 8002ba8:	d100      	bne.n	8002bac <__aeabi_dsub+0xd4>
 8002baa:	e147      	b.n	8002e3c <__aeabi_dsub+0x364>
 8002bac:	0020      	movs	r0, r4
 8002bae:	f000 fcab 	bl	8003508 <__clzsi2>
 8002bb2:	0003      	movs	r3, r0
 8002bb4:	3b08      	subs	r3, #8
 8002bb6:	2120      	movs	r1, #32
 8002bb8:	0028      	movs	r0, r5
 8002bba:	1aca      	subs	r2, r1, r3
 8002bbc:	40d0      	lsrs	r0, r2
 8002bbe:	409c      	lsls	r4, r3
 8002bc0:	0002      	movs	r2, r0
 8002bc2:	409d      	lsls	r5, r3
 8002bc4:	4322      	orrs	r2, r4
 8002bc6:	429f      	cmp	r7, r3
 8002bc8:	dd00      	ble.n	8002bcc <__aeabi_dsub+0xf4>
 8002bca:	e177      	b.n	8002ebc <__aeabi_dsub+0x3e4>
 8002bcc:	1bd8      	subs	r0, r3, r7
 8002bce:	3001      	adds	r0, #1
 8002bd0:	1a09      	subs	r1, r1, r0
 8002bd2:	002c      	movs	r4, r5
 8002bd4:	408d      	lsls	r5, r1
 8002bd6:	40c4      	lsrs	r4, r0
 8002bd8:	1e6b      	subs	r3, r5, #1
 8002bda:	419d      	sbcs	r5, r3
 8002bdc:	0013      	movs	r3, r2
 8002bde:	40c2      	lsrs	r2, r0
 8002be0:	408b      	lsls	r3, r1
 8002be2:	4325      	orrs	r5, r4
 8002be4:	2700      	movs	r7, #0
 8002be6:	0014      	movs	r4, r2
 8002be8:	431d      	orrs	r5, r3
 8002bea:	076b      	lsls	r3, r5, #29
 8002bec:	d009      	beq.n	8002c02 <__aeabi_dsub+0x12a>
 8002bee:	230f      	movs	r3, #15
 8002bf0:	402b      	ands	r3, r5
 8002bf2:	2b04      	cmp	r3, #4
 8002bf4:	d005      	beq.n	8002c02 <__aeabi_dsub+0x12a>
 8002bf6:	1d2b      	adds	r3, r5, #4
 8002bf8:	42ab      	cmp	r3, r5
 8002bfa:	41ad      	sbcs	r5, r5
 8002bfc:	426d      	negs	r5, r5
 8002bfe:	1964      	adds	r4, r4, r5
 8002c00:	001d      	movs	r5, r3
 8002c02:	0223      	lsls	r3, r4, #8
 8002c04:	d400      	bmi.n	8002c08 <__aeabi_dsub+0x130>
 8002c06:	e140      	b.n	8002e8a <__aeabi_dsub+0x3b2>
 8002c08:	4a88      	ldr	r2, [pc, #544]	@ (8002e2c <__aeabi_dsub+0x354>)
 8002c0a:	3701      	adds	r7, #1
 8002c0c:	4297      	cmp	r7, r2
 8002c0e:	d100      	bne.n	8002c12 <__aeabi_dsub+0x13a>
 8002c10:	e101      	b.n	8002e16 <__aeabi_dsub+0x33e>
 8002c12:	2601      	movs	r6, #1
 8002c14:	4643      	mov	r3, r8
 8002c16:	4986      	ldr	r1, [pc, #536]	@ (8002e30 <__aeabi_dsub+0x358>)
 8002c18:	08ed      	lsrs	r5, r5, #3
 8002c1a:	4021      	ands	r1, r4
 8002c1c:	074a      	lsls	r2, r1, #29
 8002c1e:	432a      	orrs	r2, r5
 8002c20:	057c      	lsls	r4, r7, #21
 8002c22:	024d      	lsls	r5, r1, #9
 8002c24:	0b2d      	lsrs	r5, r5, #12
 8002c26:	0d64      	lsrs	r4, r4, #21
 8002c28:	401e      	ands	r6, r3
 8002c2a:	0524      	lsls	r4, r4, #20
 8002c2c:	432c      	orrs	r4, r5
 8002c2e:	07f6      	lsls	r6, r6, #31
 8002c30:	4334      	orrs	r4, r6
 8002c32:	0010      	movs	r0, r2
 8002c34:	0021      	movs	r1, r4
 8002c36:	b005      	add	sp, #20
 8002c38:	bcf0      	pop	{r4, r5, r6, r7}
 8002c3a:	46bb      	mov	fp, r7
 8002c3c:	46b2      	mov	sl, r6
 8002c3e:	46a9      	mov	r9, r5
 8002c40:	46a0      	mov	r8, r4
 8002c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c44:	2d00      	cmp	r5, #0
 8002c46:	dc00      	bgt.n	8002c4a <__aeabi_dsub+0x172>
 8002c48:	e2d0      	b.n	80031ec <__aeabi_dsub+0x714>
 8002c4a:	4649      	mov	r1, r9
 8002c4c:	2900      	cmp	r1, #0
 8002c4e:	d000      	beq.n	8002c52 <__aeabi_dsub+0x17a>
 8002c50:	e0d4      	b.n	8002dfc <__aeabi_dsub+0x324>
 8002c52:	4661      	mov	r1, ip
 8002c54:	9b02      	ldr	r3, [sp, #8]
 8002c56:	4319      	orrs	r1, r3
 8002c58:	d100      	bne.n	8002c5c <__aeabi_dsub+0x184>
 8002c5a:	e12b      	b.n	8002eb4 <__aeabi_dsub+0x3dc>
 8002c5c:	1e69      	subs	r1, r5, #1
 8002c5e:	2d01      	cmp	r5, #1
 8002c60:	d100      	bne.n	8002c64 <__aeabi_dsub+0x18c>
 8002c62:	e1d9      	b.n	8003018 <__aeabi_dsub+0x540>
 8002c64:	4295      	cmp	r5, r2
 8002c66:	d100      	bne.n	8002c6a <__aeabi_dsub+0x192>
 8002c68:	e10a      	b.n	8002e80 <__aeabi_dsub+0x3a8>
 8002c6a:	2501      	movs	r5, #1
 8002c6c:	2938      	cmp	r1, #56	@ 0x38
 8002c6e:	dc17      	bgt.n	8002ca0 <__aeabi_dsub+0x1c8>
 8002c70:	468a      	mov	sl, r1
 8002c72:	4653      	mov	r3, sl
 8002c74:	2b1f      	cmp	r3, #31
 8002c76:	dd00      	ble.n	8002c7a <__aeabi_dsub+0x1a2>
 8002c78:	e1e7      	b.n	800304a <__aeabi_dsub+0x572>
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	1ad2      	subs	r2, r2, r3
 8002c7e:	9b02      	ldr	r3, [sp, #8]
 8002c80:	4661      	mov	r1, ip
 8002c82:	4093      	lsls	r3, r2
 8002c84:	001d      	movs	r5, r3
 8002c86:	4653      	mov	r3, sl
 8002c88:	40d9      	lsrs	r1, r3
 8002c8a:	4663      	mov	r3, ip
 8002c8c:	4093      	lsls	r3, r2
 8002c8e:	001a      	movs	r2, r3
 8002c90:	430d      	orrs	r5, r1
 8002c92:	1e51      	subs	r1, r2, #1
 8002c94:	418a      	sbcs	r2, r1
 8002c96:	4653      	mov	r3, sl
 8002c98:	4315      	orrs	r5, r2
 8002c9a:	9a02      	ldr	r2, [sp, #8]
 8002c9c:	40da      	lsrs	r2, r3
 8002c9e:	18a4      	adds	r4, r4, r2
 8002ca0:	182d      	adds	r5, r5, r0
 8002ca2:	4285      	cmp	r5, r0
 8002ca4:	4180      	sbcs	r0, r0
 8002ca6:	4240      	negs	r0, r0
 8002ca8:	1824      	adds	r4, r4, r0
 8002caa:	0223      	lsls	r3, r4, #8
 8002cac:	d400      	bmi.n	8002cb0 <__aeabi_dsub+0x1d8>
 8002cae:	e0b6      	b.n	8002e1e <__aeabi_dsub+0x346>
 8002cb0:	4b5e      	ldr	r3, [pc, #376]	@ (8002e2c <__aeabi_dsub+0x354>)
 8002cb2:	3701      	adds	r7, #1
 8002cb4:	429f      	cmp	r7, r3
 8002cb6:	d100      	bne.n	8002cba <__aeabi_dsub+0x1e2>
 8002cb8:	e0ad      	b.n	8002e16 <__aeabi_dsub+0x33e>
 8002cba:	2101      	movs	r1, #1
 8002cbc:	4b5c      	ldr	r3, [pc, #368]	@ (8002e30 <__aeabi_dsub+0x358>)
 8002cbe:	086a      	lsrs	r2, r5, #1
 8002cc0:	401c      	ands	r4, r3
 8002cc2:	4029      	ands	r1, r5
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	07e5      	lsls	r5, r4, #31
 8002cc8:	4315      	orrs	r5, r2
 8002cca:	0864      	lsrs	r4, r4, #1
 8002ccc:	e78d      	b.n	8002bea <__aeabi_dsub+0x112>
 8002cce:	4a59      	ldr	r2, [pc, #356]	@ (8002e34 <__aeabi_dsub+0x35c>)
 8002cd0:	9b02      	ldr	r3, [sp, #8]
 8002cd2:	4692      	mov	sl, r2
 8002cd4:	4662      	mov	r2, ip
 8002cd6:	44ba      	add	sl, r7
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	d02c      	beq.n	8002d36 <__aeabi_dsub+0x25e>
 8002cdc:	428e      	cmp	r6, r1
 8002cde:	d02e      	beq.n	8002d3e <__aeabi_dsub+0x266>
 8002ce0:	4652      	mov	r2, sl
 8002ce2:	2a00      	cmp	r2, #0
 8002ce4:	d060      	beq.n	8002da8 <__aeabi_dsub+0x2d0>
 8002ce6:	2f00      	cmp	r7, #0
 8002ce8:	d100      	bne.n	8002cec <__aeabi_dsub+0x214>
 8002cea:	e0db      	b.n	8002ea4 <__aeabi_dsub+0x3cc>
 8002cec:	4663      	mov	r3, ip
 8002cee:	000e      	movs	r6, r1
 8002cf0:	9c02      	ldr	r4, [sp, #8]
 8002cf2:	08d8      	lsrs	r0, r3, #3
 8002cf4:	0762      	lsls	r2, r4, #29
 8002cf6:	4302      	orrs	r2, r0
 8002cf8:	08e4      	lsrs	r4, r4, #3
 8002cfa:	0013      	movs	r3, r2
 8002cfc:	4323      	orrs	r3, r4
 8002cfe:	d100      	bne.n	8002d02 <__aeabi_dsub+0x22a>
 8002d00:	e254      	b.n	80031ac <__aeabi_dsub+0x6d4>
 8002d02:	2580      	movs	r5, #128	@ 0x80
 8002d04:	032d      	lsls	r5, r5, #12
 8002d06:	4325      	orrs	r5, r4
 8002d08:	032d      	lsls	r5, r5, #12
 8002d0a:	4c48      	ldr	r4, [pc, #288]	@ (8002e2c <__aeabi_dsub+0x354>)
 8002d0c:	0b2d      	lsrs	r5, r5, #12
 8002d0e:	e78c      	b.n	8002c2a <__aeabi_dsub+0x152>
 8002d10:	4661      	mov	r1, ip
 8002d12:	9b02      	ldr	r3, [sp, #8]
 8002d14:	4319      	orrs	r1, r3
 8002d16:	d100      	bne.n	8002d1a <__aeabi_dsub+0x242>
 8002d18:	e0cc      	b.n	8002eb4 <__aeabi_dsub+0x3dc>
 8002d1a:	0029      	movs	r1, r5
 8002d1c:	3901      	subs	r1, #1
 8002d1e:	2d01      	cmp	r5, #1
 8002d20:	d100      	bne.n	8002d24 <__aeabi_dsub+0x24c>
 8002d22:	e188      	b.n	8003036 <__aeabi_dsub+0x55e>
 8002d24:	4295      	cmp	r5, r2
 8002d26:	d100      	bne.n	8002d2a <__aeabi_dsub+0x252>
 8002d28:	e0aa      	b.n	8002e80 <__aeabi_dsub+0x3a8>
 8002d2a:	2501      	movs	r5, #1
 8002d2c:	2938      	cmp	r1, #56	@ 0x38
 8002d2e:	dd00      	ble.n	8002d32 <__aeabi_dsub+0x25a>
 8002d30:	e72f      	b.n	8002b92 <__aeabi_dsub+0xba>
 8002d32:	468a      	mov	sl, r1
 8002d34:	e718      	b.n	8002b68 <__aeabi_dsub+0x90>
 8002d36:	2201      	movs	r2, #1
 8002d38:	4051      	eors	r1, r2
 8002d3a:	428e      	cmp	r6, r1
 8002d3c:	d1d0      	bne.n	8002ce0 <__aeabi_dsub+0x208>
 8002d3e:	4653      	mov	r3, sl
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d100      	bne.n	8002d46 <__aeabi_dsub+0x26e>
 8002d44:	e0be      	b.n	8002ec4 <__aeabi_dsub+0x3ec>
 8002d46:	2f00      	cmp	r7, #0
 8002d48:	d000      	beq.n	8002d4c <__aeabi_dsub+0x274>
 8002d4a:	e138      	b.n	8002fbe <__aeabi_dsub+0x4e6>
 8002d4c:	46ca      	mov	sl, r9
 8002d4e:	0022      	movs	r2, r4
 8002d50:	4302      	orrs	r2, r0
 8002d52:	d100      	bne.n	8002d56 <__aeabi_dsub+0x27e>
 8002d54:	e1e2      	b.n	800311c <__aeabi_dsub+0x644>
 8002d56:	4653      	mov	r3, sl
 8002d58:	1e59      	subs	r1, r3, #1
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d100      	bne.n	8002d60 <__aeabi_dsub+0x288>
 8002d5e:	e20d      	b.n	800317c <__aeabi_dsub+0x6a4>
 8002d60:	4a32      	ldr	r2, [pc, #200]	@ (8002e2c <__aeabi_dsub+0x354>)
 8002d62:	4592      	cmp	sl, r2
 8002d64:	d100      	bne.n	8002d68 <__aeabi_dsub+0x290>
 8002d66:	e1d2      	b.n	800310e <__aeabi_dsub+0x636>
 8002d68:	2701      	movs	r7, #1
 8002d6a:	2938      	cmp	r1, #56	@ 0x38
 8002d6c:	dc13      	bgt.n	8002d96 <__aeabi_dsub+0x2be>
 8002d6e:	291f      	cmp	r1, #31
 8002d70:	dd00      	ble.n	8002d74 <__aeabi_dsub+0x29c>
 8002d72:	e1ee      	b.n	8003152 <__aeabi_dsub+0x67a>
 8002d74:	2220      	movs	r2, #32
 8002d76:	9b02      	ldr	r3, [sp, #8]
 8002d78:	1a52      	subs	r2, r2, r1
 8002d7a:	0025      	movs	r5, r4
 8002d7c:	0007      	movs	r7, r0
 8002d7e:	469a      	mov	sl, r3
 8002d80:	40cc      	lsrs	r4, r1
 8002d82:	4090      	lsls	r0, r2
 8002d84:	4095      	lsls	r5, r2
 8002d86:	40cf      	lsrs	r7, r1
 8002d88:	44a2      	add	sl, r4
 8002d8a:	1e42      	subs	r2, r0, #1
 8002d8c:	4190      	sbcs	r0, r2
 8002d8e:	4653      	mov	r3, sl
 8002d90:	432f      	orrs	r7, r5
 8002d92:	4307      	orrs	r7, r0
 8002d94:	9302      	str	r3, [sp, #8]
 8002d96:	003d      	movs	r5, r7
 8002d98:	4465      	add	r5, ip
 8002d9a:	4565      	cmp	r5, ip
 8002d9c:	4192      	sbcs	r2, r2
 8002d9e:	9b02      	ldr	r3, [sp, #8]
 8002da0:	4252      	negs	r2, r2
 8002da2:	464f      	mov	r7, r9
 8002da4:	18d4      	adds	r4, r2, r3
 8002da6:	e780      	b.n	8002caa <__aeabi_dsub+0x1d2>
 8002da8:	4a23      	ldr	r2, [pc, #140]	@ (8002e38 <__aeabi_dsub+0x360>)
 8002daa:	1c7d      	adds	r5, r7, #1
 8002dac:	4215      	tst	r5, r2
 8002dae:	d000      	beq.n	8002db2 <__aeabi_dsub+0x2da>
 8002db0:	e0aa      	b.n	8002f08 <__aeabi_dsub+0x430>
 8002db2:	4662      	mov	r2, ip
 8002db4:	0025      	movs	r5, r4
 8002db6:	9b02      	ldr	r3, [sp, #8]
 8002db8:	4305      	orrs	r5, r0
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	2f00      	cmp	r7, #0
 8002dbe:	d000      	beq.n	8002dc2 <__aeabi_dsub+0x2ea>
 8002dc0:	e0f5      	b.n	8002fae <__aeabi_dsub+0x4d6>
 8002dc2:	2d00      	cmp	r5, #0
 8002dc4:	d100      	bne.n	8002dc8 <__aeabi_dsub+0x2f0>
 8002dc6:	e16b      	b.n	80030a0 <__aeabi_dsub+0x5c8>
 8002dc8:	2a00      	cmp	r2, #0
 8002dca:	d100      	bne.n	8002dce <__aeabi_dsub+0x2f6>
 8002dcc:	e152      	b.n	8003074 <__aeabi_dsub+0x59c>
 8002dce:	4663      	mov	r3, ip
 8002dd0:	1ac5      	subs	r5, r0, r3
 8002dd2:	9b02      	ldr	r3, [sp, #8]
 8002dd4:	1ae2      	subs	r2, r4, r3
 8002dd6:	42a8      	cmp	r0, r5
 8002dd8:	419b      	sbcs	r3, r3
 8002dda:	425b      	negs	r3, r3
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	021a      	lsls	r2, r3, #8
 8002de0:	d400      	bmi.n	8002de4 <__aeabi_dsub+0x30c>
 8002de2:	e1d5      	b.n	8003190 <__aeabi_dsub+0x6b8>
 8002de4:	4663      	mov	r3, ip
 8002de6:	1a1d      	subs	r5, r3, r0
 8002de8:	45ac      	cmp	ip, r5
 8002dea:	4192      	sbcs	r2, r2
 8002dec:	2601      	movs	r6, #1
 8002dee:	9b02      	ldr	r3, [sp, #8]
 8002df0:	4252      	negs	r2, r2
 8002df2:	1b1c      	subs	r4, r3, r4
 8002df4:	4688      	mov	r8, r1
 8002df6:	1aa4      	subs	r4, r4, r2
 8002df8:	400e      	ands	r6, r1
 8002dfa:	e6f6      	b.n	8002bea <__aeabi_dsub+0x112>
 8002dfc:	4297      	cmp	r7, r2
 8002dfe:	d03f      	beq.n	8002e80 <__aeabi_dsub+0x3a8>
 8002e00:	4652      	mov	r2, sl
 8002e02:	2501      	movs	r5, #1
 8002e04:	2a38      	cmp	r2, #56	@ 0x38
 8002e06:	dd00      	ble.n	8002e0a <__aeabi_dsub+0x332>
 8002e08:	e74a      	b.n	8002ca0 <__aeabi_dsub+0x1c8>
 8002e0a:	2280      	movs	r2, #128	@ 0x80
 8002e0c:	9b02      	ldr	r3, [sp, #8]
 8002e0e:	0412      	lsls	r2, r2, #16
 8002e10:	4313      	orrs	r3, r2
 8002e12:	9302      	str	r3, [sp, #8]
 8002e14:	e72d      	b.n	8002c72 <__aeabi_dsub+0x19a>
 8002e16:	003c      	movs	r4, r7
 8002e18:	2500      	movs	r5, #0
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	e705      	b.n	8002c2a <__aeabi_dsub+0x152>
 8002e1e:	2307      	movs	r3, #7
 8002e20:	402b      	ands	r3, r5
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d000      	beq.n	8002e28 <__aeabi_dsub+0x350>
 8002e26:	e6e2      	b.n	8002bee <__aeabi_dsub+0x116>
 8002e28:	e06b      	b.n	8002f02 <__aeabi_dsub+0x42a>
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	000007ff 	.word	0x000007ff
 8002e30:	ff7fffff 	.word	0xff7fffff
 8002e34:	fffff801 	.word	0xfffff801
 8002e38:	000007fe 	.word	0x000007fe
 8002e3c:	0028      	movs	r0, r5
 8002e3e:	f000 fb63 	bl	8003508 <__clzsi2>
 8002e42:	0003      	movs	r3, r0
 8002e44:	3318      	adds	r3, #24
 8002e46:	2b1f      	cmp	r3, #31
 8002e48:	dc00      	bgt.n	8002e4c <__aeabi_dsub+0x374>
 8002e4a:	e6b4      	b.n	8002bb6 <__aeabi_dsub+0xde>
 8002e4c:	002a      	movs	r2, r5
 8002e4e:	3808      	subs	r0, #8
 8002e50:	4082      	lsls	r2, r0
 8002e52:	429f      	cmp	r7, r3
 8002e54:	dd00      	ble.n	8002e58 <__aeabi_dsub+0x380>
 8002e56:	e0b9      	b.n	8002fcc <__aeabi_dsub+0x4f4>
 8002e58:	1bdb      	subs	r3, r3, r7
 8002e5a:	1c58      	adds	r0, r3, #1
 8002e5c:	281f      	cmp	r0, #31
 8002e5e:	dc00      	bgt.n	8002e62 <__aeabi_dsub+0x38a>
 8002e60:	e1a0      	b.n	80031a4 <__aeabi_dsub+0x6cc>
 8002e62:	0015      	movs	r5, r2
 8002e64:	3b1f      	subs	r3, #31
 8002e66:	40dd      	lsrs	r5, r3
 8002e68:	2820      	cmp	r0, #32
 8002e6a:	d005      	beq.n	8002e78 <__aeabi_dsub+0x3a0>
 8002e6c:	2340      	movs	r3, #64	@ 0x40
 8002e6e:	1a1b      	subs	r3, r3, r0
 8002e70:	409a      	lsls	r2, r3
 8002e72:	1e53      	subs	r3, r2, #1
 8002e74:	419a      	sbcs	r2, r3
 8002e76:	4315      	orrs	r5, r2
 8002e78:	2307      	movs	r3, #7
 8002e7a:	2700      	movs	r7, #0
 8002e7c:	402b      	ands	r3, r5
 8002e7e:	e7d0      	b.n	8002e22 <__aeabi_dsub+0x34a>
 8002e80:	08c0      	lsrs	r0, r0, #3
 8002e82:	0762      	lsls	r2, r4, #29
 8002e84:	4302      	orrs	r2, r0
 8002e86:	08e4      	lsrs	r4, r4, #3
 8002e88:	e737      	b.n	8002cfa <__aeabi_dsub+0x222>
 8002e8a:	08ea      	lsrs	r2, r5, #3
 8002e8c:	0763      	lsls	r3, r4, #29
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	4bd3      	ldr	r3, [pc, #844]	@ (80031e0 <__aeabi_dsub+0x708>)
 8002e92:	08e4      	lsrs	r4, r4, #3
 8002e94:	429f      	cmp	r7, r3
 8002e96:	d100      	bne.n	8002e9a <__aeabi_dsub+0x3c2>
 8002e98:	e72f      	b.n	8002cfa <__aeabi_dsub+0x222>
 8002e9a:	0324      	lsls	r4, r4, #12
 8002e9c:	0b25      	lsrs	r5, r4, #12
 8002e9e:	057c      	lsls	r4, r7, #21
 8002ea0:	0d64      	lsrs	r4, r4, #21
 8002ea2:	e6c2      	b.n	8002c2a <__aeabi_dsub+0x152>
 8002ea4:	46ca      	mov	sl, r9
 8002ea6:	0022      	movs	r2, r4
 8002ea8:	4302      	orrs	r2, r0
 8002eaa:	d158      	bne.n	8002f5e <__aeabi_dsub+0x486>
 8002eac:	4663      	mov	r3, ip
 8002eae:	000e      	movs	r6, r1
 8002eb0:	9c02      	ldr	r4, [sp, #8]
 8002eb2:	9303      	str	r3, [sp, #12]
 8002eb4:	9b03      	ldr	r3, [sp, #12]
 8002eb6:	4657      	mov	r7, sl
 8002eb8:	08da      	lsrs	r2, r3, #3
 8002eba:	e7e7      	b.n	8002e8c <__aeabi_dsub+0x3b4>
 8002ebc:	4cc9      	ldr	r4, [pc, #804]	@ (80031e4 <__aeabi_dsub+0x70c>)
 8002ebe:	1aff      	subs	r7, r7, r3
 8002ec0:	4014      	ands	r4, r2
 8002ec2:	e692      	b.n	8002bea <__aeabi_dsub+0x112>
 8002ec4:	4dc8      	ldr	r5, [pc, #800]	@ (80031e8 <__aeabi_dsub+0x710>)
 8002ec6:	1c7a      	adds	r2, r7, #1
 8002ec8:	422a      	tst	r2, r5
 8002eca:	d000      	beq.n	8002ece <__aeabi_dsub+0x3f6>
 8002ecc:	e084      	b.n	8002fd8 <__aeabi_dsub+0x500>
 8002ece:	0022      	movs	r2, r4
 8002ed0:	4302      	orrs	r2, r0
 8002ed2:	2f00      	cmp	r7, #0
 8002ed4:	d000      	beq.n	8002ed8 <__aeabi_dsub+0x400>
 8002ed6:	e0ef      	b.n	80030b8 <__aeabi_dsub+0x5e0>
 8002ed8:	2a00      	cmp	r2, #0
 8002eda:	d100      	bne.n	8002ede <__aeabi_dsub+0x406>
 8002edc:	e0e5      	b.n	80030aa <__aeabi_dsub+0x5d2>
 8002ede:	4662      	mov	r2, ip
 8002ee0:	9902      	ldr	r1, [sp, #8]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	d100      	bne.n	8002ee8 <__aeabi_dsub+0x410>
 8002ee6:	e0c5      	b.n	8003074 <__aeabi_dsub+0x59c>
 8002ee8:	4663      	mov	r3, ip
 8002eea:	18c5      	adds	r5, r0, r3
 8002eec:	468c      	mov	ip, r1
 8002eee:	4285      	cmp	r5, r0
 8002ef0:	4180      	sbcs	r0, r0
 8002ef2:	4464      	add	r4, ip
 8002ef4:	4240      	negs	r0, r0
 8002ef6:	1824      	adds	r4, r4, r0
 8002ef8:	0223      	lsls	r3, r4, #8
 8002efa:	d502      	bpl.n	8002f02 <__aeabi_dsub+0x42a>
 8002efc:	4bb9      	ldr	r3, [pc, #740]	@ (80031e4 <__aeabi_dsub+0x70c>)
 8002efe:	3701      	adds	r7, #1
 8002f00:	401c      	ands	r4, r3
 8002f02:	46ba      	mov	sl, r7
 8002f04:	9503      	str	r5, [sp, #12]
 8002f06:	e7d5      	b.n	8002eb4 <__aeabi_dsub+0x3dc>
 8002f08:	4662      	mov	r2, ip
 8002f0a:	1a85      	subs	r5, r0, r2
 8002f0c:	42a8      	cmp	r0, r5
 8002f0e:	4192      	sbcs	r2, r2
 8002f10:	4252      	negs	r2, r2
 8002f12:	4691      	mov	r9, r2
 8002f14:	9b02      	ldr	r3, [sp, #8]
 8002f16:	1ae3      	subs	r3, r4, r3
 8002f18:	001a      	movs	r2, r3
 8002f1a:	464b      	mov	r3, r9
 8002f1c:	1ad2      	subs	r2, r2, r3
 8002f1e:	0013      	movs	r3, r2
 8002f20:	4691      	mov	r9, r2
 8002f22:	021a      	lsls	r2, r3, #8
 8002f24:	d46c      	bmi.n	8003000 <__aeabi_dsub+0x528>
 8002f26:	464a      	mov	r2, r9
 8002f28:	464c      	mov	r4, r9
 8002f2a:	432a      	orrs	r2, r5
 8002f2c:	d000      	beq.n	8002f30 <__aeabi_dsub+0x458>
 8002f2e:	e63a      	b.n	8002ba6 <__aeabi_dsub+0xce>
 8002f30:	2600      	movs	r6, #0
 8002f32:	2400      	movs	r4, #0
 8002f34:	2500      	movs	r5, #0
 8002f36:	e678      	b.n	8002c2a <__aeabi_dsub+0x152>
 8002f38:	9902      	ldr	r1, [sp, #8]
 8002f3a:	4653      	mov	r3, sl
 8002f3c:	000d      	movs	r5, r1
 8002f3e:	3a20      	subs	r2, #32
 8002f40:	40d5      	lsrs	r5, r2
 8002f42:	2b20      	cmp	r3, #32
 8002f44:	d006      	beq.n	8002f54 <__aeabi_dsub+0x47c>
 8002f46:	2240      	movs	r2, #64	@ 0x40
 8002f48:	1ad2      	subs	r2, r2, r3
 8002f4a:	000b      	movs	r3, r1
 8002f4c:	4093      	lsls	r3, r2
 8002f4e:	4662      	mov	r2, ip
 8002f50:	431a      	orrs	r2, r3
 8002f52:	4693      	mov	fp, r2
 8002f54:	465b      	mov	r3, fp
 8002f56:	1e5a      	subs	r2, r3, #1
 8002f58:	4193      	sbcs	r3, r2
 8002f5a:	431d      	orrs	r5, r3
 8002f5c:	e619      	b.n	8002b92 <__aeabi_dsub+0xba>
 8002f5e:	4653      	mov	r3, sl
 8002f60:	1e5a      	subs	r2, r3, #1
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d100      	bne.n	8002f68 <__aeabi_dsub+0x490>
 8002f66:	e0c6      	b.n	80030f6 <__aeabi_dsub+0x61e>
 8002f68:	4e9d      	ldr	r6, [pc, #628]	@ (80031e0 <__aeabi_dsub+0x708>)
 8002f6a:	45b2      	cmp	sl, r6
 8002f6c:	d100      	bne.n	8002f70 <__aeabi_dsub+0x498>
 8002f6e:	e6bd      	b.n	8002cec <__aeabi_dsub+0x214>
 8002f70:	4688      	mov	r8, r1
 8002f72:	000e      	movs	r6, r1
 8002f74:	2501      	movs	r5, #1
 8002f76:	2a38      	cmp	r2, #56	@ 0x38
 8002f78:	dc10      	bgt.n	8002f9c <__aeabi_dsub+0x4c4>
 8002f7a:	2a1f      	cmp	r2, #31
 8002f7c:	dc7f      	bgt.n	800307e <__aeabi_dsub+0x5a6>
 8002f7e:	2120      	movs	r1, #32
 8002f80:	0025      	movs	r5, r4
 8002f82:	1a89      	subs	r1, r1, r2
 8002f84:	0007      	movs	r7, r0
 8002f86:	4088      	lsls	r0, r1
 8002f88:	408d      	lsls	r5, r1
 8002f8a:	40d7      	lsrs	r7, r2
 8002f8c:	40d4      	lsrs	r4, r2
 8002f8e:	1e41      	subs	r1, r0, #1
 8002f90:	4188      	sbcs	r0, r1
 8002f92:	9b02      	ldr	r3, [sp, #8]
 8002f94:	433d      	orrs	r5, r7
 8002f96:	1b1b      	subs	r3, r3, r4
 8002f98:	4305      	orrs	r5, r0
 8002f9a:	9302      	str	r3, [sp, #8]
 8002f9c:	4662      	mov	r2, ip
 8002f9e:	1b55      	subs	r5, r2, r5
 8002fa0:	45ac      	cmp	ip, r5
 8002fa2:	4192      	sbcs	r2, r2
 8002fa4:	9b02      	ldr	r3, [sp, #8]
 8002fa6:	4252      	negs	r2, r2
 8002fa8:	464f      	mov	r7, r9
 8002faa:	1a9c      	subs	r4, r3, r2
 8002fac:	e5f6      	b.n	8002b9c <__aeabi_dsub+0xc4>
 8002fae:	2d00      	cmp	r5, #0
 8002fb0:	d000      	beq.n	8002fb4 <__aeabi_dsub+0x4dc>
 8002fb2:	e0b7      	b.n	8003124 <__aeabi_dsub+0x64c>
 8002fb4:	2a00      	cmp	r2, #0
 8002fb6:	d100      	bne.n	8002fba <__aeabi_dsub+0x4e2>
 8002fb8:	e0f0      	b.n	800319c <__aeabi_dsub+0x6c4>
 8002fba:	2601      	movs	r6, #1
 8002fbc:	400e      	ands	r6, r1
 8002fbe:	4663      	mov	r3, ip
 8002fc0:	9802      	ldr	r0, [sp, #8]
 8002fc2:	08d9      	lsrs	r1, r3, #3
 8002fc4:	0742      	lsls	r2, r0, #29
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	08c4      	lsrs	r4, r0, #3
 8002fca:	e696      	b.n	8002cfa <__aeabi_dsub+0x222>
 8002fcc:	4c85      	ldr	r4, [pc, #532]	@ (80031e4 <__aeabi_dsub+0x70c>)
 8002fce:	1aff      	subs	r7, r7, r3
 8002fd0:	4014      	ands	r4, r2
 8002fd2:	0762      	lsls	r2, r4, #29
 8002fd4:	08e4      	lsrs	r4, r4, #3
 8002fd6:	e760      	b.n	8002e9a <__aeabi_dsub+0x3c2>
 8002fd8:	4981      	ldr	r1, [pc, #516]	@ (80031e0 <__aeabi_dsub+0x708>)
 8002fda:	428a      	cmp	r2, r1
 8002fdc:	d100      	bne.n	8002fe0 <__aeabi_dsub+0x508>
 8002fde:	e0c9      	b.n	8003174 <__aeabi_dsub+0x69c>
 8002fe0:	4663      	mov	r3, ip
 8002fe2:	18c1      	adds	r1, r0, r3
 8002fe4:	4281      	cmp	r1, r0
 8002fe6:	4180      	sbcs	r0, r0
 8002fe8:	9b02      	ldr	r3, [sp, #8]
 8002fea:	4240      	negs	r0, r0
 8002fec:	18e3      	adds	r3, r4, r3
 8002fee:	181b      	adds	r3, r3, r0
 8002ff0:	07dd      	lsls	r5, r3, #31
 8002ff2:	085c      	lsrs	r4, r3, #1
 8002ff4:	2307      	movs	r3, #7
 8002ff6:	0849      	lsrs	r1, r1, #1
 8002ff8:	430d      	orrs	r5, r1
 8002ffa:	0017      	movs	r7, r2
 8002ffc:	402b      	ands	r3, r5
 8002ffe:	e710      	b.n	8002e22 <__aeabi_dsub+0x34a>
 8003000:	4663      	mov	r3, ip
 8003002:	1a1d      	subs	r5, r3, r0
 8003004:	45ac      	cmp	ip, r5
 8003006:	4192      	sbcs	r2, r2
 8003008:	2601      	movs	r6, #1
 800300a:	9b02      	ldr	r3, [sp, #8]
 800300c:	4252      	negs	r2, r2
 800300e:	1b1c      	subs	r4, r3, r4
 8003010:	4688      	mov	r8, r1
 8003012:	1aa4      	subs	r4, r4, r2
 8003014:	400e      	ands	r6, r1
 8003016:	e5c6      	b.n	8002ba6 <__aeabi_dsub+0xce>
 8003018:	4663      	mov	r3, ip
 800301a:	18c5      	adds	r5, r0, r3
 800301c:	9b02      	ldr	r3, [sp, #8]
 800301e:	4285      	cmp	r5, r0
 8003020:	4180      	sbcs	r0, r0
 8003022:	469c      	mov	ip, r3
 8003024:	4240      	negs	r0, r0
 8003026:	4464      	add	r4, ip
 8003028:	1824      	adds	r4, r4, r0
 800302a:	2701      	movs	r7, #1
 800302c:	0223      	lsls	r3, r4, #8
 800302e:	d400      	bmi.n	8003032 <__aeabi_dsub+0x55a>
 8003030:	e6f5      	b.n	8002e1e <__aeabi_dsub+0x346>
 8003032:	2702      	movs	r7, #2
 8003034:	e641      	b.n	8002cba <__aeabi_dsub+0x1e2>
 8003036:	4663      	mov	r3, ip
 8003038:	1ac5      	subs	r5, r0, r3
 800303a:	42a8      	cmp	r0, r5
 800303c:	4180      	sbcs	r0, r0
 800303e:	9b02      	ldr	r3, [sp, #8]
 8003040:	4240      	negs	r0, r0
 8003042:	1ae4      	subs	r4, r4, r3
 8003044:	2701      	movs	r7, #1
 8003046:	1a24      	subs	r4, r4, r0
 8003048:	e5a8      	b.n	8002b9c <__aeabi_dsub+0xc4>
 800304a:	9d02      	ldr	r5, [sp, #8]
 800304c:	4652      	mov	r2, sl
 800304e:	002b      	movs	r3, r5
 8003050:	3a20      	subs	r2, #32
 8003052:	40d3      	lsrs	r3, r2
 8003054:	0019      	movs	r1, r3
 8003056:	4653      	mov	r3, sl
 8003058:	2b20      	cmp	r3, #32
 800305a:	d006      	beq.n	800306a <__aeabi_dsub+0x592>
 800305c:	2240      	movs	r2, #64	@ 0x40
 800305e:	1ad2      	subs	r2, r2, r3
 8003060:	002b      	movs	r3, r5
 8003062:	4093      	lsls	r3, r2
 8003064:	4662      	mov	r2, ip
 8003066:	431a      	orrs	r2, r3
 8003068:	4693      	mov	fp, r2
 800306a:	465d      	mov	r5, fp
 800306c:	1e6b      	subs	r3, r5, #1
 800306e:	419d      	sbcs	r5, r3
 8003070:	430d      	orrs	r5, r1
 8003072:	e615      	b.n	8002ca0 <__aeabi_dsub+0x1c8>
 8003074:	0762      	lsls	r2, r4, #29
 8003076:	08c0      	lsrs	r0, r0, #3
 8003078:	4302      	orrs	r2, r0
 800307a:	08e4      	lsrs	r4, r4, #3
 800307c:	e70d      	b.n	8002e9a <__aeabi_dsub+0x3c2>
 800307e:	0011      	movs	r1, r2
 8003080:	0027      	movs	r7, r4
 8003082:	3920      	subs	r1, #32
 8003084:	40cf      	lsrs	r7, r1
 8003086:	2a20      	cmp	r2, #32
 8003088:	d005      	beq.n	8003096 <__aeabi_dsub+0x5be>
 800308a:	2140      	movs	r1, #64	@ 0x40
 800308c:	1a8a      	subs	r2, r1, r2
 800308e:	4094      	lsls	r4, r2
 8003090:	0025      	movs	r5, r4
 8003092:	4305      	orrs	r5, r0
 8003094:	9503      	str	r5, [sp, #12]
 8003096:	9d03      	ldr	r5, [sp, #12]
 8003098:	1e6a      	subs	r2, r5, #1
 800309a:	4195      	sbcs	r5, r2
 800309c:	433d      	orrs	r5, r7
 800309e:	e77d      	b.n	8002f9c <__aeabi_dsub+0x4c4>
 80030a0:	2a00      	cmp	r2, #0
 80030a2:	d100      	bne.n	80030a6 <__aeabi_dsub+0x5ce>
 80030a4:	e744      	b.n	8002f30 <__aeabi_dsub+0x458>
 80030a6:	2601      	movs	r6, #1
 80030a8:	400e      	ands	r6, r1
 80030aa:	4663      	mov	r3, ip
 80030ac:	08d9      	lsrs	r1, r3, #3
 80030ae:	9b02      	ldr	r3, [sp, #8]
 80030b0:	075a      	lsls	r2, r3, #29
 80030b2:	430a      	orrs	r2, r1
 80030b4:	08dc      	lsrs	r4, r3, #3
 80030b6:	e6f0      	b.n	8002e9a <__aeabi_dsub+0x3c2>
 80030b8:	2a00      	cmp	r2, #0
 80030ba:	d028      	beq.n	800310e <__aeabi_dsub+0x636>
 80030bc:	4662      	mov	r2, ip
 80030be:	9f02      	ldr	r7, [sp, #8]
 80030c0:	08c0      	lsrs	r0, r0, #3
 80030c2:	433a      	orrs	r2, r7
 80030c4:	d100      	bne.n	80030c8 <__aeabi_dsub+0x5f0>
 80030c6:	e6dc      	b.n	8002e82 <__aeabi_dsub+0x3aa>
 80030c8:	0762      	lsls	r2, r4, #29
 80030ca:	4310      	orrs	r0, r2
 80030cc:	2280      	movs	r2, #128	@ 0x80
 80030ce:	08e4      	lsrs	r4, r4, #3
 80030d0:	0312      	lsls	r2, r2, #12
 80030d2:	4214      	tst	r4, r2
 80030d4:	d009      	beq.n	80030ea <__aeabi_dsub+0x612>
 80030d6:	08fd      	lsrs	r5, r7, #3
 80030d8:	4215      	tst	r5, r2
 80030da:	d106      	bne.n	80030ea <__aeabi_dsub+0x612>
 80030dc:	4663      	mov	r3, ip
 80030de:	2601      	movs	r6, #1
 80030e0:	002c      	movs	r4, r5
 80030e2:	08d8      	lsrs	r0, r3, #3
 80030e4:	077b      	lsls	r3, r7, #29
 80030e6:	4318      	orrs	r0, r3
 80030e8:	400e      	ands	r6, r1
 80030ea:	0f42      	lsrs	r2, r0, #29
 80030ec:	00c0      	lsls	r0, r0, #3
 80030ee:	08c0      	lsrs	r0, r0, #3
 80030f0:	0752      	lsls	r2, r2, #29
 80030f2:	4302      	orrs	r2, r0
 80030f4:	e601      	b.n	8002cfa <__aeabi_dsub+0x222>
 80030f6:	4663      	mov	r3, ip
 80030f8:	1a1d      	subs	r5, r3, r0
 80030fa:	45ac      	cmp	ip, r5
 80030fc:	4192      	sbcs	r2, r2
 80030fe:	9b02      	ldr	r3, [sp, #8]
 8003100:	4252      	negs	r2, r2
 8003102:	1b1c      	subs	r4, r3, r4
 8003104:	000e      	movs	r6, r1
 8003106:	4688      	mov	r8, r1
 8003108:	2701      	movs	r7, #1
 800310a:	1aa4      	subs	r4, r4, r2
 800310c:	e546      	b.n	8002b9c <__aeabi_dsub+0xc4>
 800310e:	4663      	mov	r3, ip
 8003110:	08d9      	lsrs	r1, r3, #3
 8003112:	9b02      	ldr	r3, [sp, #8]
 8003114:	075a      	lsls	r2, r3, #29
 8003116:	430a      	orrs	r2, r1
 8003118:	08dc      	lsrs	r4, r3, #3
 800311a:	e5ee      	b.n	8002cfa <__aeabi_dsub+0x222>
 800311c:	4663      	mov	r3, ip
 800311e:	9c02      	ldr	r4, [sp, #8]
 8003120:	9303      	str	r3, [sp, #12]
 8003122:	e6c7      	b.n	8002eb4 <__aeabi_dsub+0x3dc>
 8003124:	08c0      	lsrs	r0, r0, #3
 8003126:	2a00      	cmp	r2, #0
 8003128:	d100      	bne.n	800312c <__aeabi_dsub+0x654>
 800312a:	e6aa      	b.n	8002e82 <__aeabi_dsub+0x3aa>
 800312c:	0762      	lsls	r2, r4, #29
 800312e:	4310      	orrs	r0, r2
 8003130:	2280      	movs	r2, #128	@ 0x80
 8003132:	08e4      	lsrs	r4, r4, #3
 8003134:	0312      	lsls	r2, r2, #12
 8003136:	4214      	tst	r4, r2
 8003138:	d0d7      	beq.n	80030ea <__aeabi_dsub+0x612>
 800313a:	9f02      	ldr	r7, [sp, #8]
 800313c:	08fd      	lsrs	r5, r7, #3
 800313e:	4215      	tst	r5, r2
 8003140:	d1d3      	bne.n	80030ea <__aeabi_dsub+0x612>
 8003142:	4663      	mov	r3, ip
 8003144:	2601      	movs	r6, #1
 8003146:	08d8      	lsrs	r0, r3, #3
 8003148:	077b      	lsls	r3, r7, #29
 800314a:	002c      	movs	r4, r5
 800314c:	4318      	orrs	r0, r3
 800314e:	400e      	ands	r6, r1
 8003150:	e7cb      	b.n	80030ea <__aeabi_dsub+0x612>
 8003152:	000a      	movs	r2, r1
 8003154:	0027      	movs	r7, r4
 8003156:	3a20      	subs	r2, #32
 8003158:	40d7      	lsrs	r7, r2
 800315a:	2920      	cmp	r1, #32
 800315c:	d005      	beq.n	800316a <__aeabi_dsub+0x692>
 800315e:	2240      	movs	r2, #64	@ 0x40
 8003160:	1a52      	subs	r2, r2, r1
 8003162:	4094      	lsls	r4, r2
 8003164:	0025      	movs	r5, r4
 8003166:	4305      	orrs	r5, r0
 8003168:	9503      	str	r5, [sp, #12]
 800316a:	9d03      	ldr	r5, [sp, #12]
 800316c:	1e6a      	subs	r2, r5, #1
 800316e:	4195      	sbcs	r5, r2
 8003170:	432f      	orrs	r7, r5
 8003172:	e610      	b.n	8002d96 <__aeabi_dsub+0x2be>
 8003174:	0014      	movs	r4, r2
 8003176:	2500      	movs	r5, #0
 8003178:	2200      	movs	r2, #0
 800317a:	e556      	b.n	8002c2a <__aeabi_dsub+0x152>
 800317c:	9b02      	ldr	r3, [sp, #8]
 800317e:	4460      	add	r0, ip
 8003180:	4699      	mov	r9, r3
 8003182:	4560      	cmp	r0, ip
 8003184:	4192      	sbcs	r2, r2
 8003186:	444c      	add	r4, r9
 8003188:	4252      	negs	r2, r2
 800318a:	0005      	movs	r5, r0
 800318c:	18a4      	adds	r4, r4, r2
 800318e:	e74c      	b.n	800302a <__aeabi_dsub+0x552>
 8003190:	001a      	movs	r2, r3
 8003192:	001c      	movs	r4, r3
 8003194:	432a      	orrs	r2, r5
 8003196:	d000      	beq.n	800319a <__aeabi_dsub+0x6c2>
 8003198:	e6b3      	b.n	8002f02 <__aeabi_dsub+0x42a>
 800319a:	e6c9      	b.n	8002f30 <__aeabi_dsub+0x458>
 800319c:	2480      	movs	r4, #128	@ 0x80
 800319e:	2600      	movs	r6, #0
 80031a0:	0324      	lsls	r4, r4, #12
 80031a2:	e5ae      	b.n	8002d02 <__aeabi_dsub+0x22a>
 80031a4:	2120      	movs	r1, #32
 80031a6:	2500      	movs	r5, #0
 80031a8:	1a09      	subs	r1, r1, r0
 80031aa:	e517      	b.n	8002bdc <__aeabi_dsub+0x104>
 80031ac:	2200      	movs	r2, #0
 80031ae:	2500      	movs	r5, #0
 80031b0:	4c0b      	ldr	r4, [pc, #44]	@ (80031e0 <__aeabi_dsub+0x708>)
 80031b2:	e53a      	b.n	8002c2a <__aeabi_dsub+0x152>
 80031b4:	2d00      	cmp	r5, #0
 80031b6:	d100      	bne.n	80031ba <__aeabi_dsub+0x6e2>
 80031b8:	e5f6      	b.n	8002da8 <__aeabi_dsub+0x2d0>
 80031ba:	464b      	mov	r3, r9
 80031bc:	1bda      	subs	r2, r3, r7
 80031be:	4692      	mov	sl, r2
 80031c0:	2f00      	cmp	r7, #0
 80031c2:	d100      	bne.n	80031c6 <__aeabi_dsub+0x6ee>
 80031c4:	e66f      	b.n	8002ea6 <__aeabi_dsub+0x3ce>
 80031c6:	2a38      	cmp	r2, #56	@ 0x38
 80031c8:	dc05      	bgt.n	80031d6 <__aeabi_dsub+0x6fe>
 80031ca:	2680      	movs	r6, #128	@ 0x80
 80031cc:	0436      	lsls	r6, r6, #16
 80031ce:	4334      	orrs	r4, r6
 80031d0:	4688      	mov	r8, r1
 80031d2:	000e      	movs	r6, r1
 80031d4:	e6d1      	b.n	8002f7a <__aeabi_dsub+0x4a2>
 80031d6:	4688      	mov	r8, r1
 80031d8:	000e      	movs	r6, r1
 80031da:	2501      	movs	r5, #1
 80031dc:	e6de      	b.n	8002f9c <__aeabi_dsub+0x4c4>
 80031de:	46c0      	nop			@ (mov r8, r8)
 80031e0:	000007ff 	.word	0x000007ff
 80031e4:	ff7fffff 	.word	0xff7fffff
 80031e8:	000007fe 	.word	0x000007fe
 80031ec:	2d00      	cmp	r5, #0
 80031ee:	d100      	bne.n	80031f2 <__aeabi_dsub+0x71a>
 80031f0:	e668      	b.n	8002ec4 <__aeabi_dsub+0x3ec>
 80031f2:	464b      	mov	r3, r9
 80031f4:	1bd9      	subs	r1, r3, r7
 80031f6:	2f00      	cmp	r7, #0
 80031f8:	d101      	bne.n	80031fe <__aeabi_dsub+0x726>
 80031fa:	468a      	mov	sl, r1
 80031fc:	e5a7      	b.n	8002d4e <__aeabi_dsub+0x276>
 80031fe:	2701      	movs	r7, #1
 8003200:	2938      	cmp	r1, #56	@ 0x38
 8003202:	dd00      	ble.n	8003206 <__aeabi_dsub+0x72e>
 8003204:	e5c7      	b.n	8002d96 <__aeabi_dsub+0x2be>
 8003206:	2280      	movs	r2, #128	@ 0x80
 8003208:	0412      	lsls	r2, r2, #16
 800320a:	4314      	orrs	r4, r2
 800320c:	e5af      	b.n	8002d6e <__aeabi_dsub+0x296>
 800320e:	46c0      	nop			@ (mov r8, r8)

08003210 <__aeabi_dcmpun>:
 8003210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003212:	46c6      	mov	lr, r8
 8003214:	031e      	lsls	r6, r3, #12
 8003216:	0b36      	lsrs	r6, r6, #12
 8003218:	46b0      	mov	r8, r6
 800321a:	4e0d      	ldr	r6, [pc, #52]	@ (8003250 <__aeabi_dcmpun+0x40>)
 800321c:	030c      	lsls	r4, r1, #12
 800321e:	004d      	lsls	r5, r1, #1
 8003220:	005f      	lsls	r7, r3, #1
 8003222:	b500      	push	{lr}
 8003224:	0b24      	lsrs	r4, r4, #12
 8003226:	0d6d      	lsrs	r5, r5, #21
 8003228:	0d7f      	lsrs	r7, r7, #21
 800322a:	42b5      	cmp	r5, r6
 800322c:	d00b      	beq.n	8003246 <__aeabi_dcmpun+0x36>
 800322e:	4908      	ldr	r1, [pc, #32]	@ (8003250 <__aeabi_dcmpun+0x40>)
 8003230:	2000      	movs	r0, #0
 8003232:	428f      	cmp	r7, r1
 8003234:	d104      	bne.n	8003240 <__aeabi_dcmpun+0x30>
 8003236:	4646      	mov	r6, r8
 8003238:	4316      	orrs	r6, r2
 800323a:	0030      	movs	r0, r6
 800323c:	1e43      	subs	r3, r0, #1
 800323e:	4198      	sbcs	r0, r3
 8003240:	bc80      	pop	{r7}
 8003242:	46b8      	mov	r8, r7
 8003244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003246:	4304      	orrs	r4, r0
 8003248:	2001      	movs	r0, #1
 800324a:	2c00      	cmp	r4, #0
 800324c:	d1f8      	bne.n	8003240 <__aeabi_dcmpun+0x30>
 800324e:	e7ee      	b.n	800322e <__aeabi_dcmpun+0x1e>
 8003250:	000007ff 	.word	0x000007ff

08003254 <__aeabi_d2iz>:
 8003254:	000b      	movs	r3, r1
 8003256:	0002      	movs	r2, r0
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	4d16      	ldr	r5, [pc, #88]	@ (80032b4 <__aeabi_d2iz+0x60>)
 800325c:	030c      	lsls	r4, r1, #12
 800325e:	b082      	sub	sp, #8
 8003260:	0049      	lsls	r1, r1, #1
 8003262:	2000      	movs	r0, #0
 8003264:	9200      	str	r2, [sp, #0]
 8003266:	9301      	str	r3, [sp, #4]
 8003268:	0b24      	lsrs	r4, r4, #12
 800326a:	0d49      	lsrs	r1, r1, #21
 800326c:	0fde      	lsrs	r6, r3, #31
 800326e:	42a9      	cmp	r1, r5
 8003270:	dd04      	ble.n	800327c <__aeabi_d2iz+0x28>
 8003272:	4811      	ldr	r0, [pc, #68]	@ (80032b8 <__aeabi_d2iz+0x64>)
 8003274:	4281      	cmp	r1, r0
 8003276:	dd03      	ble.n	8003280 <__aeabi_d2iz+0x2c>
 8003278:	4b10      	ldr	r3, [pc, #64]	@ (80032bc <__aeabi_d2iz+0x68>)
 800327a:	18f0      	adds	r0, r6, r3
 800327c:	b002      	add	sp, #8
 800327e:	bd70      	pop	{r4, r5, r6, pc}
 8003280:	2080      	movs	r0, #128	@ 0x80
 8003282:	0340      	lsls	r0, r0, #13
 8003284:	4320      	orrs	r0, r4
 8003286:	4c0e      	ldr	r4, [pc, #56]	@ (80032c0 <__aeabi_d2iz+0x6c>)
 8003288:	1a64      	subs	r4, r4, r1
 800328a:	2c1f      	cmp	r4, #31
 800328c:	dd08      	ble.n	80032a0 <__aeabi_d2iz+0x4c>
 800328e:	4b0d      	ldr	r3, [pc, #52]	@ (80032c4 <__aeabi_d2iz+0x70>)
 8003290:	1a5b      	subs	r3, r3, r1
 8003292:	40d8      	lsrs	r0, r3
 8003294:	0003      	movs	r3, r0
 8003296:	4258      	negs	r0, r3
 8003298:	2e00      	cmp	r6, #0
 800329a:	d1ef      	bne.n	800327c <__aeabi_d2iz+0x28>
 800329c:	0018      	movs	r0, r3
 800329e:	e7ed      	b.n	800327c <__aeabi_d2iz+0x28>
 80032a0:	4b09      	ldr	r3, [pc, #36]	@ (80032c8 <__aeabi_d2iz+0x74>)
 80032a2:	9a00      	ldr	r2, [sp, #0]
 80032a4:	469c      	mov	ip, r3
 80032a6:	0003      	movs	r3, r0
 80032a8:	4461      	add	r1, ip
 80032aa:	408b      	lsls	r3, r1
 80032ac:	40e2      	lsrs	r2, r4
 80032ae:	4313      	orrs	r3, r2
 80032b0:	e7f1      	b.n	8003296 <__aeabi_d2iz+0x42>
 80032b2:	46c0      	nop			@ (mov r8, r8)
 80032b4:	000003fe 	.word	0x000003fe
 80032b8:	0000041d 	.word	0x0000041d
 80032bc:	7fffffff 	.word	0x7fffffff
 80032c0:	00000433 	.word	0x00000433
 80032c4:	00000413 	.word	0x00000413
 80032c8:	fffffbed 	.word	0xfffffbed

080032cc <__aeabi_i2d>:
 80032cc:	b570      	push	{r4, r5, r6, lr}
 80032ce:	2800      	cmp	r0, #0
 80032d0:	d016      	beq.n	8003300 <__aeabi_i2d+0x34>
 80032d2:	17c3      	asrs	r3, r0, #31
 80032d4:	18c5      	adds	r5, r0, r3
 80032d6:	405d      	eors	r5, r3
 80032d8:	0fc4      	lsrs	r4, r0, #31
 80032da:	0028      	movs	r0, r5
 80032dc:	f000 f914 	bl	8003508 <__clzsi2>
 80032e0:	4b10      	ldr	r3, [pc, #64]	@ (8003324 <__aeabi_i2d+0x58>)
 80032e2:	1a1b      	subs	r3, r3, r0
 80032e4:	055b      	lsls	r3, r3, #21
 80032e6:	0d5b      	lsrs	r3, r3, #21
 80032e8:	280a      	cmp	r0, #10
 80032ea:	dc14      	bgt.n	8003316 <__aeabi_i2d+0x4a>
 80032ec:	0002      	movs	r2, r0
 80032ee:	002e      	movs	r6, r5
 80032f0:	3215      	adds	r2, #21
 80032f2:	4096      	lsls	r6, r2
 80032f4:	220b      	movs	r2, #11
 80032f6:	1a12      	subs	r2, r2, r0
 80032f8:	40d5      	lsrs	r5, r2
 80032fa:	032d      	lsls	r5, r5, #12
 80032fc:	0b2d      	lsrs	r5, r5, #12
 80032fe:	e003      	b.n	8003308 <__aeabi_i2d+0x3c>
 8003300:	2400      	movs	r4, #0
 8003302:	2300      	movs	r3, #0
 8003304:	2500      	movs	r5, #0
 8003306:	2600      	movs	r6, #0
 8003308:	051b      	lsls	r3, r3, #20
 800330a:	432b      	orrs	r3, r5
 800330c:	07e4      	lsls	r4, r4, #31
 800330e:	4323      	orrs	r3, r4
 8003310:	0030      	movs	r0, r6
 8003312:	0019      	movs	r1, r3
 8003314:	bd70      	pop	{r4, r5, r6, pc}
 8003316:	380b      	subs	r0, #11
 8003318:	4085      	lsls	r5, r0
 800331a:	032d      	lsls	r5, r5, #12
 800331c:	2600      	movs	r6, #0
 800331e:	0b2d      	lsrs	r5, r5, #12
 8003320:	e7f2      	b.n	8003308 <__aeabi_i2d+0x3c>
 8003322:	46c0      	nop			@ (mov r8, r8)
 8003324:	0000041e 	.word	0x0000041e

08003328 <__aeabi_ui2d>:
 8003328:	b510      	push	{r4, lr}
 800332a:	1e04      	subs	r4, r0, #0
 800332c:	d010      	beq.n	8003350 <__aeabi_ui2d+0x28>
 800332e:	f000 f8eb 	bl	8003508 <__clzsi2>
 8003332:	4b0e      	ldr	r3, [pc, #56]	@ (800336c <__aeabi_ui2d+0x44>)
 8003334:	1a1b      	subs	r3, r3, r0
 8003336:	055b      	lsls	r3, r3, #21
 8003338:	0d5b      	lsrs	r3, r3, #21
 800333a:	280a      	cmp	r0, #10
 800333c:	dc0f      	bgt.n	800335e <__aeabi_ui2d+0x36>
 800333e:	220b      	movs	r2, #11
 8003340:	0021      	movs	r1, r4
 8003342:	1a12      	subs	r2, r2, r0
 8003344:	40d1      	lsrs	r1, r2
 8003346:	3015      	adds	r0, #21
 8003348:	030a      	lsls	r2, r1, #12
 800334a:	4084      	lsls	r4, r0
 800334c:	0b12      	lsrs	r2, r2, #12
 800334e:	e001      	b.n	8003354 <__aeabi_ui2d+0x2c>
 8003350:	2300      	movs	r3, #0
 8003352:	2200      	movs	r2, #0
 8003354:	051b      	lsls	r3, r3, #20
 8003356:	4313      	orrs	r3, r2
 8003358:	0020      	movs	r0, r4
 800335a:	0019      	movs	r1, r3
 800335c:	bd10      	pop	{r4, pc}
 800335e:	0022      	movs	r2, r4
 8003360:	380b      	subs	r0, #11
 8003362:	4082      	lsls	r2, r0
 8003364:	0312      	lsls	r2, r2, #12
 8003366:	2400      	movs	r4, #0
 8003368:	0b12      	lsrs	r2, r2, #12
 800336a:	e7f3      	b.n	8003354 <__aeabi_ui2d+0x2c>
 800336c:	0000041e 	.word	0x0000041e

08003370 <__aeabi_f2d>:
 8003370:	b570      	push	{r4, r5, r6, lr}
 8003372:	0242      	lsls	r2, r0, #9
 8003374:	0043      	lsls	r3, r0, #1
 8003376:	0fc4      	lsrs	r4, r0, #31
 8003378:	20fe      	movs	r0, #254	@ 0xfe
 800337a:	0e1b      	lsrs	r3, r3, #24
 800337c:	1c59      	adds	r1, r3, #1
 800337e:	0a55      	lsrs	r5, r2, #9
 8003380:	4208      	tst	r0, r1
 8003382:	d00c      	beq.n	800339e <__aeabi_f2d+0x2e>
 8003384:	21e0      	movs	r1, #224	@ 0xe0
 8003386:	0089      	lsls	r1, r1, #2
 8003388:	468c      	mov	ip, r1
 800338a:	076d      	lsls	r5, r5, #29
 800338c:	0b12      	lsrs	r2, r2, #12
 800338e:	4463      	add	r3, ip
 8003390:	051b      	lsls	r3, r3, #20
 8003392:	4313      	orrs	r3, r2
 8003394:	07e4      	lsls	r4, r4, #31
 8003396:	4323      	orrs	r3, r4
 8003398:	0028      	movs	r0, r5
 800339a:	0019      	movs	r1, r3
 800339c:	bd70      	pop	{r4, r5, r6, pc}
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d114      	bne.n	80033cc <__aeabi_f2d+0x5c>
 80033a2:	2d00      	cmp	r5, #0
 80033a4:	d01b      	beq.n	80033de <__aeabi_f2d+0x6e>
 80033a6:	0028      	movs	r0, r5
 80033a8:	f000 f8ae 	bl	8003508 <__clzsi2>
 80033ac:	280a      	cmp	r0, #10
 80033ae:	dc1c      	bgt.n	80033ea <__aeabi_f2d+0x7a>
 80033b0:	230b      	movs	r3, #11
 80033b2:	002a      	movs	r2, r5
 80033b4:	1a1b      	subs	r3, r3, r0
 80033b6:	40da      	lsrs	r2, r3
 80033b8:	0003      	movs	r3, r0
 80033ba:	3315      	adds	r3, #21
 80033bc:	409d      	lsls	r5, r3
 80033be:	4b0e      	ldr	r3, [pc, #56]	@ (80033f8 <__aeabi_f2d+0x88>)
 80033c0:	0312      	lsls	r2, r2, #12
 80033c2:	1a1b      	subs	r3, r3, r0
 80033c4:	055b      	lsls	r3, r3, #21
 80033c6:	0b12      	lsrs	r2, r2, #12
 80033c8:	0d5b      	lsrs	r3, r3, #21
 80033ca:	e7e1      	b.n	8003390 <__aeabi_f2d+0x20>
 80033cc:	2d00      	cmp	r5, #0
 80033ce:	d009      	beq.n	80033e4 <__aeabi_f2d+0x74>
 80033d0:	0b13      	lsrs	r3, r2, #12
 80033d2:	2280      	movs	r2, #128	@ 0x80
 80033d4:	0312      	lsls	r2, r2, #12
 80033d6:	431a      	orrs	r2, r3
 80033d8:	076d      	lsls	r5, r5, #29
 80033da:	4b08      	ldr	r3, [pc, #32]	@ (80033fc <__aeabi_f2d+0x8c>)
 80033dc:	e7d8      	b.n	8003390 <__aeabi_f2d+0x20>
 80033de:	2300      	movs	r3, #0
 80033e0:	2200      	movs	r2, #0
 80033e2:	e7d5      	b.n	8003390 <__aeabi_f2d+0x20>
 80033e4:	2200      	movs	r2, #0
 80033e6:	4b05      	ldr	r3, [pc, #20]	@ (80033fc <__aeabi_f2d+0x8c>)
 80033e8:	e7d2      	b.n	8003390 <__aeabi_f2d+0x20>
 80033ea:	0003      	movs	r3, r0
 80033ec:	002a      	movs	r2, r5
 80033ee:	3b0b      	subs	r3, #11
 80033f0:	409a      	lsls	r2, r3
 80033f2:	2500      	movs	r5, #0
 80033f4:	e7e3      	b.n	80033be <__aeabi_f2d+0x4e>
 80033f6:	46c0      	nop			@ (mov r8, r8)
 80033f8:	00000389 	.word	0x00000389
 80033fc:	000007ff 	.word	0x000007ff

08003400 <__aeabi_d2f>:
 8003400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003402:	004b      	lsls	r3, r1, #1
 8003404:	030f      	lsls	r7, r1, #12
 8003406:	0d5b      	lsrs	r3, r3, #21
 8003408:	4c3b      	ldr	r4, [pc, #236]	@ (80034f8 <__aeabi_d2f+0xf8>)
 800340a:	0f45      	lsrs	r5, r0, #29
 800340c:	b083      	sub	sp, #12
 800340e:	0a7f      	lsrs	r7, r7, #9
 8003410:	1c5e      	adds	r6, r3, #1
 8003412:	432f      	orrs	r7, r5
 8003414:	9000      	str	r0, [sp, #0]
 8003416:	9101      	str	r1, [sp, #4]
 8003418:	0fca      	lsrs	r2, r1, #31
 800341a:	00c5      	lsls	r5, r0, #3
 800341c:	4226      	tst	r6, r4
 800341e:	d00b      	beq.n	8003438 <__aeabi_d2f+0x38>
 8003420:	4936      	ldr	r1, [pc, #216]	@ (80034fc <__aeabi_d2f+0xfc>)
 8003422:	185c      	adds	r4, r3, r1
 8003424:	2cfe      	cmp	r4, #254	@ 0xfe
 8003426:	dd13      	ble.n	8003450 <__aeabi_d2f+0x50>
 8003428:	20ff      	movs	r0, #255	@ 0xff
 800342a:	2300      	movs	r3, #0
 800342c:	05c0      	lsls	r0, r0, #23
 800342e:	4318      	orrs	r0, r3
 8003430:	07d2      	lsls	r2, r2, #31
 8003432:	4310      	orrs	r0, r2
 8003434:	b003      	add	sp, #12
 8003436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003438:	2b00      	cmp	r3, #0
 800343a:	d102      	bne.n	8003442 <__aeabi_d2f+0x42>
 800343c:	2000      	movs	r0, #0
 800343e:	2300      	movs	r3, #0
 8003440:	e7f4      	b.n	800342c <__aeabi_d2f+0x2c>
 8003442:	433d      	orrs	r5, r7
 8003444:	d0f0      	beq.n	8003428 <__aeabi_d2f+0x28>
 8003446:	2380      	movs	r3, #128	@ 0x80
 8003448:	03db      	lsls	r3, r3, #15
 800344a:	20ff      	movs	r0, #255	@ 0xff
 800344c:	433b      	orrs	r3, r7
 800344e:	e7ed      	b.n	800342c <__aeabi_d2f+0x2c>
 8003450:	2c00      	cmp	r4, #0
 8003452:	dd14      	ble.n	800347e <__aeabi_d2f+0x7e>
 8003454:	9b00      	ldr	r3, [sp, #0]
 8003456:	00ff      	lsls	r7, r7, #3
 8003458:	019b      	lsls	r3, r3, #6
 800345a:	1e58      	subs	r0, r3, #1
 800345c:	4183      	sbcs	r3, r0
 800345e:	0f69      	lsrs	r1, r5, #29
 8003460:	433b      	orrs	r3, r7
 8003462:	430b      	orrs	r3, r1
 8003464:	0759      	lsls	r1, r3, #29
 8003466:	d041      	beq.n	80034ec <__aeabi_d2f+0xec>
 8003468:	210f      	movs	r1, #15
 800346a:	4019      	ands	r1, r3
 800346c:	2904      	cmp	r1, #4
 800346e:	d028      	beq.n	80034c2 <__aeabi_d2f+0xc2>
 8003470:	3304      	adds	r3, #4
 8003472:	0159      	lsls	r1, r3, #5
 8003474:	d525      	bpl.n	80034c2 <__aeabi_d2f+0xc2>
 8003476:	3401      	adds	r4, #1
 8003478:	2300      	movs	r3, #0
 800347a:	b2e0      	uxtb	r0, r4
 800347c:	e7d6      	b.n	800342c <__aeabi_d2f+0x2c>
 800347e:	0021      	movs	r1, r4
 8003480:	3117      	adds	r1, #23
 8003482:	dbdb      	blt.n	800343c <__aeabi_d2f+0x3c>
 8003484:	2180      	movs	r1, #128	@ 0x80
 8003486:	201e      	movs	r0, #30
 8003488:	0409      	lsls	r1, r1, #16
 800348a:	4339      	orrs	r1, r7
 800348c:	1b00      	subs	r0, r0, r4
 800348e:	281f      	cmp	r0, #31
 8003490:	dd1b      	ble.n	80034ca <__aeabi_d2f+0xca>
 8003492:	2602      	movs	r6, #2
 8003494:	4276      	negs	r6, r6
 8003496:	1b34      	subs	r4, r6, r4
 8003498:	000e      	movs	r6, r1
 800349a:	40e6      	lsrs	r6, r4
 800349c:	0034      	movs	r4, r6
 800349e:	2820      	cmp	r0, #32
 80034a0:	d004      	beq.n	80034ac <__aeabi_d2f+0xac>
 80034a2:	4817      	ldr	r0, [pc, #92]	@ (8003500 <__aeabi_d2f+0x100>)
 80034a4:	4684      	mov	ip, r0
 80034a6:	4463      	add	r3, ip
 80034a8:	4099      	lsls	r1, r3
 80034aa:	430d      	orrs	r5, r1
 80034ac:	002b      	movs	r3, r5
 80034ae:	1e59      	subs	r1, r3, #1
 80034b0:	418b      	sbcs	r3, r1
 80034b2:	4323      	orrs	r3, r4
 80034b4:	0759      	lsls	r1, r3, #29
 80034b6:	d015      	beq.n	80034e4 <__aeabi_d2f+0xe4>
 80034b8:	210f      	movs	r1, #15
 80034ba:	2400      	movs	r4, #0
 80034bc:	4019      	ands	r1, r3
 80034be:	2904      	cmp	r1, #4
 80034c0:	d117      	bne.n	80034f2 <__aeabi_d2f+0xf2>
 80034c2:	019b      	lsls	r3, r3, #6
 80034c4:	0a5b      	lsrs	r3, r3, #9
 80034c6:	b2e0      	uxtb	r0, r4
 80034c8:	e7b0      	b.n	800342c <__aeabi_d2f+0x2c>
 80034ca:	4c0e      	ldr	r4, [pc, #56]	@ (8003504 <__aeabi_d2f+0x104>)
 80034cc:	191c      	adds	r4, r3, r4
 80034ce:	002b      	movs	r3, r5
 80034d0:	40a5      	lsls	r5, r4
 80034d2:	40c3      	lsrs	r3, r0
 80034d4:	40a1      	lsls	r1, r4
 80034d6:	1e68      	subs	r0, r5, #1
 80034d8:	4185      	sbcs	r5, r0
 80034da:	4329      	orrs	r1, r5
 80034dc:	430b      	orrs	r3, r1
 80034de:	2400      	movs	r4, #0
 80034e0:	0759      	lsls	r1, r3, #29
 80034e2:	d1c1      	bne.n	8003468 <__aeabi_d2f+0x68>
 80034e4:	019b      	lsls	r3, r3, #6
 80034e6:	2000      	movs	r0, #0
 80034e8:	0a5b      	lsrs	r3, r3, #9
 80034ea:	e79f      	b.n	800342c <__aeabi_d2f+0x2c>
 80034ec:	08db      	lsrs	r3, r3, #3
 80034ee:	b2e0      	uxtb	r0, r4
 80034f0:	e79c      	b.n	800342c <__aeabi_d2f+0x2c>
 80034f2:	3304      	adds	r3, #4
 80034f4:	e7e5      	b.n	80034c2 <__aeabi_d2f+0xc2>
 80034f6:	46c0      	nop			@ (mov r8, r8)
 80034f8:	000007fe 	.word	0x000007fe
 80034fc:	fffffc80 	.word	0xfffffc80
 8003500:	fffffca2 	.word	0xfffffca2
 8003504:	fffffc82 	.word	0xfffffc82

08003508 <__clzsi2>:
 8003508:	211c      	movs	r1, #28
 800350a:	2301      	movs	r3, #1
 800350c:	041b      	lsls	r3, r3, #16
 800350e:	4298      	cmp	r0, r3
 8003510:	d301      	bcc.n	8003516 <__clzsi2+0xe>
 8003512:	0c00      	lsrs	r0, r0, #16
 8003514:	3910      	subs	r1, #16
 8003516:	0a1b      	lsrs	r3, r3, #8
 8003518:	4298      	cmp	r0, r3
 800351a:	d301      	bcc.n	8003520 <__clzsi2+0x18>
 800351c:	0a00      	lsrs	r0, r0, #8
 800351e:	3908      	subs	r1, #8
 8003520:	091b      	lsrs	r3, r3, #4
 8003522:	4298      	cmp	r0, r3
 8003524:	d301      	bcc.n	800352a <__clzsi2+0x22>
 8003526:	0900      	lsrs	r0, r0, #4
 8003528:	3904      	subs	r1, #4
 800352a:	a202      	add	r2, pc, #8	@ (adr r2, 8003534 <__clzsi2+0x2c>)
 800352c:	5c10      	ldrb	r0, [r2, r0]
 800352e:	1840      	adds	r0, r0, r1
 8003530:	4770      	bx	lr
 8003532:	46c0      	nop			@ (mov r8, r8)
 8003534:	02020304 	.word	0x02020304
 8003538:	01010101 	.word	0x01010101
	...

08003544 <__clzdi2>:
 8003544:	b510      	push	{r4, lr}
 8003546:	2900      	cmp	r1, #0
 8003548:	d103      	bne.n	8003552 <__clzdi2+0xe>
 800354a:	f7ff ffdd 	bl	8003508 <__clzsi2>
 800354e:	3020      	adds	r0, #32
 8003550:	e002      	b.n	8003558 <__clzdi2+0x14>
 8003552:	0008      	movs	r0, r1
 8003554:	f7ff ffd8 	bl	8003508 <__clzsi2>
 8003558:	bd10      	pop	{r4, pc}
 800355a:	46c0      	nop			@ (mov r8, r8)

0800355c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800355c:	b500      	push	{lr}
 800355e:	b093      	sub	sp, #76	@ 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003560:	2238      	movs	r2, #56	@ 0x38
 8003562:	2100      	movs	r1, #0
 8003564:	a804      	add	r0, sp, #16
 8003566:	f006 fd71 	bl	800a04c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800356a:	2210      	movs	r2, #16
 800356c:	2100      	movs	r1, #0
 800356e:	4668      	mov	r0, sp
 8003570:	f006 fd6c 	bl	800a04c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003574:	2080      	movs	r0, #128	@ 0x80
 8003576:	0080      	lsls	r0, r0, #2
 8003578:	f002 f930 	bl	80057dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800357c:	2302      	movs	r3, #2
 800357e:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003580:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003582:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003584:	3306      	adds	r3, #6
 8003586:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003588:	2380      	movs	r3, #128	@ 0x80
 800358a:	029b      	lsls	r3, r3, #10
 800358c:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800358e:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003590:	2280      	movs	r2, #128	@ 0x80
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003592:	049b      	lsls	r3, r3, #18
 8003594:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003596:	0052      	lsls	r2, r2, #1
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003598:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800359a:	2140      	movs	r1, #64	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800359c:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800359e:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80035a0:	059b      	lsls	r3, r3, #22
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035a2:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80035a4:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80035a6:	9109      	str	r1, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80035a8:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80035aa:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035ac:	f002 f946 	bl	800583c <HAL_RCC_OscConfig>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035b0:	2207      	movs	r2, #7
 80035b2:	2302      	movs	r3, #2
 80035b4:	9200      	str	r2, [sp, #0]
 80035b6:	9301      	str	r3, [sp, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	2300      	movs	r3, #0
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035bc:	2102      	movs	r1, #2
 80035be:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035c0:	9202      	str	r2, [sp, #8]
 80035c2:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035c4:	f002 fbf0 	bl	8005da8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80035c8:	b013      	add	sp, #76	@ 0x4c
 80035ca:	bd00      	pop	{pc}

080035cc <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
	adcflag = 1;
 80035cc:	2201      	movs	r2, #1
 80035ce:	4b01      	ldr	r3, [pc, #4]	@ (80035d4 <HAL_ADC_ConvCpltCallback+0x8>)
 80035d0:	701a      	strb	r2, [r3, #0]
}
 80035d2:	4770      	bx	lr
 80035d4:	20000000 	.word	0x20000000

080035d8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance == USART1){
 80035d8:	4b12      	ldr	r3, [pc, #72]	@ (8003624 <HAL_UART_RxCpltCallback+0x4c>)
 80035da:	6802      	ldr	r2, [r0, #0]
{
 80035dc:	b510      	push	{r4, lr}
	if(huart->Instance == USART1){
 80035de:	429a      	cmp	r2, r3
 80035e0:	d000      	beq.n	80035e4 <HAL_UART_RxCpltCallback+0xc>
		}else{
			Kb.keyInput[Kb.cursor++]=uartBuf[0];
		}
		Kb.flag_uartDMAReady=0;
	}
}
 80035e2:	bd10      	pop	{r4, pc}
		Kb.keyTimeout = HAL_GetTick()+30000;
 80035e4:	f000 ff02 	bl	80043ec <HAL_GetTick>
 80035e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003628 <HAL_UART_RxCpltCallback+0x50>)
 80035ea:	4b10      	ldr	r3, [pc, #64]	@ (800362c <HAL_UART_RxCpltCallback+0x54>)
 80035ec:	4694      	mov	ip, r2
 80035ee:	2282      	movs	r2, #130	@ 0x82
 80035f0:	4460      	add	r0, ip
 80035f2:	0052      	lsls	r2, r2, #1
 80035f4:	5098      	str	r0, [r3, r2]
		if(uartBuf[0] == (uint8_t)'\n' || uartBuf[0] == (uint8_t)'\r'){
 80035f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003630 <HAL_UART_RxCpltCallback+0x58>)
 80035f8:	7812      	ldrb	r2, [r2, #0]
 80035fa:	2a0a      	cmp	r2, #10
 80035fc:	d00c      	beq.n	8003618 <HAL_UART_RxCpltCallback+0x40>
 80035fe:	2a0d      	cmp	r2, #13
 8003600:	d00a      	beq.n	8003618 <HAL_UART_RxCpltCallback+0x40>
			Kb.keyInput[Kb.cursor++]=uartBuf[0];
 8003602:	2080      	movs	r0, #128	@ 0x80
 8003604:	0040      	lsls	r0, r0, #1
 8003606:	5819      	ldr	r1, [r3, r0]
 8003608:	1c4c      	adds	r4, r1, #1
 800360a:	501c      	str	r4, [r3, r0]
 800360c:	545a      	strb	r2, [r3, r1]
		Kb.flag_uartDMAReady=0;
 800360e:	2286      	movs	r2, #134	@ 0x86
 8003610:	2100      	movs	r1, #0
 8003612:	0052      	lsls	r2, r2, #1
 8003614:	5099      	str	r1, [r3, r2]
}
 8003616:	e7e4      	b.n	80035e2 <HAL_UART_RxCpltCallback+0xa>
			Kb.flag_keyInput=1;
 8003618:	2284      	movs	r2, #132	@ 0x84
 800361a:	2101      	movs	r1, #1
 800361c:	0052      	lsls	r2, r2, #1
 800361e:	5099      	str	r1, [r3, r2]
 8003620:	e7f5      	b.n	800360e <HAL_UART_RxCpltCallback+0x36>
 8003622:	46c0      	nop			@ (mov r8, r8)
 8003624:	40013800 	.word	0x40013800
 8003628:	00007530 	.word	0x00007530
 800362c:	2000023c 	.word	0x2000023c
 8003630:	200001f4 	.word	0x200001f4

08003634 <_write>:

int _write(int file, char *ptr, int len)
{
 8003634:	b510      	push	{r4, lr}
 8003636:	0014      	movs	r4, r2
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, len);
 8003638:	0023      	movs	r3, r4
 800363a:	b292      	uxth	r2, r2
 800363c:	4802      	ldr	r0, [pc, #8]	@ (8003648 <_write+0x14>)
 800363e:	f003 f815 	bl	800666c <HAL_UART_Transmit>
  return len;
}
 8003642:	0020      	movs	r0, r4
 8003644:	bd10      	pop	{r4, pc}
 8003646:	46c0      	nop			@ (mov r8, r8)
 8003648:	20000408 	.word	0x20000408

0800364c <flashWrite>:
	if(result < 0) return 0;
	if(result > 4095) return 4095;
	return result;
}

void flashWrite(int index, uint64_t value){
 800364c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800364e:	46ce      	mov	lr, r9
 8003650:	4647      	mov	r7, r8
 8003652:	001e      	movs	r6, r3
	static int DoubleWordsNum = PAGE_SIZE/8;
	uint64_t cfg_datas[DoubleWordsNum];
 8003654:	4b1d      	ldr	r3, [pc, #116]	@ (80036cc <flashWrite+0x80>)
void flashWrite(int index, uint64_t value){
 8003656:	b580      	push	{r7, lr}
	uint64_t cfg_datas[DoubleWordsNum];
 8003658:	469c      	mov	ip, r3
void flashWrite(int index, uint64_t value){
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	46e8      	mov	r8, sp
	uint64_t cfg_datas[DoubleWordsNum];
 8003660:	44e5      	add	sp, ip
 8003662:	466c      	mov	r4, sp
void flashWrite(int index, uint64_t value){
 8003664:	4691      	mov	r9, r2
	memcpy(cfg_datas, (void*)CFG_ADDRESS, PAGE_SIZE);
 8003666:	2280      	movs	r2, #128	@ 0x80
void flashWrite(int index, uint64_t value){
 8003668:	0005      	movs	r5, r0
	memcpy(cfg_datas, (void*)CFG_ADDRESS, PAGE_SIZE);
 800366a:	4919      	ldr	r1, [pc, #100]	@ (80036d0 <flashWrite+0x84>)
 800366c:	0112      	lsls	r2, r2, #4
 800366e:	0020      	movs	r0, r4
 8003670:	f006 fd90 	bl	800a194 <memcpy>
	cfg_datas[index] = value;
 8003674:	464b      	mov	r3, r9
 8003676:	00e8      	lsls	r0, r5, #3
 8003678:	1820      	adds	r0, r4, r0
 800367a:	c048      	stmia	r0!, {r3, r6}

	HAL_FLASH_Unlock();
 800367c:	f001 feba 	bl	80053f4 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef eraseInitStruct;
	uint32_t pageError = 0;
 8003680:	2300      	movs	r3, #0
 8003682:	607b      	str	r3, [r7, #4]
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8003684:	3302      	adds	r3, #2
	eraseInitStruct.Page = CFG_PAGE_INDEX;
 8003686:	221f      	movs	r2, #31
	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8003688:	60bb      	str	r3, [r7, #8]
	eraseInitStruct.Page = CFG_PAGE_INDEX;
 800368a:	2301      	movs	r3, #1
 800368c:	613a      	str	r2, [r7, #16]
 800368e:	617b      	str	r3, [r7, #20]
	eraseInitStruct.NbPages = 1;

	if (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) != HAL_OK) {
 8003690:	2308      	movs	r3, #8
 8003692:	1d39      	adds	r1, r7, #4
 8003694:	18f8      	adds	r0, r7, r3
 8003696:	f001 ff49 	bl	800552c <HAL_FLASHEx_Erase>
 800369a:	2380      	movs	r3, #128	@ 0x80
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	18e6      	adds	r6, r4, r3
 80036a0:	2800      	cmp	r0, #0
 80036a2:	d10a      	bne.n	80036ba <flashWrite+0x6e>
		HAL_FLASH_Lock();
		return;
	}
	for(int i=0;i<DoubleWordsNum;i++){
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, CFG_ADDRESS + sizeof(uint64_t)*i, cfg_datas[i]);
 80036a4:	4d0a      	ldr	r5, [pc, #40]	@ (80036d0 <flashWrite+0x84>)
 80036a6:	1b2d      	subs	r5, r5, r4
 80036a8:	1929      	adds	r1, r5, r4
 80036aa:	6822      	ldr	r2, [r4, #0]
 80036ac:	6863      	ldr	r3, [r4, #4]
 80036ae:	2001      	movs	r0, #1
	for(int i=0;i<DoubleWordsNum;i++){
 80036b0:	3408      	adds	r4, #8
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, CFG_ADDRESS + sizeof(uint64_t)*i, cfg_datas[i]);
 80036b2:	f001 fdcf 	bl	8005254 <HAL_FLASH_Program>
	for(int i=0;i<DoubleWordsNum;i++){
 80036b6:	42b4      	cmp	r4, r6
 80036b8:	d1f6      	bne.n	80036a8 <flashWrite+0x5c>
	}
	HAL_FLASH_Lock();
 80036ba:	f001 fead 	bl	8005418 <HAL_FLASH_Lock>
 80036be:	46c5      	mov	sp, r8
}
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b007      	add	sp, #28
 80036c4:	bcc0      	pop	{r6, r7}
 80036c6:	46b9      	mov	r9, r7
 80036c8:	46b0      	mov	r8, r6
 80036ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036cc:	fffff800 	.word	0xfffff800
 80036d0:	0800f800 	.word	0x0800f800

080036d4 <flashRead>:

float flashRead(int index){
	uint64_t cfg_datas[256];
	float *result;
	memcpy(cfg_datas, (void*)CFG_ADDRESS, 2048);
 80036d4:	2280      	movs	r2, #128	@ 0x80
float flashRead(int index){
 80036d6:	b510      	push	{r4, lr}
 80036d8:	4c0a      	ldr	r4, [pc, #40]	@ (8003704 <flashRead+0x30>)
	memcpy(cfg_datas, (void*)CFG_ADDRESS, 2048);
 80036da:	490b      	ldr	r1, [pc, #44]	@ (8003708 <flashRead+0x34>)
float flashRead(int index){
 80036dc:	44a5      	add	sp, r4
	memcpy(cfg_datas, (void*)CFG_ADDRESS, 2048);
 80036de:	0112      	lsls	r2, r2, #4
float flashRead(int index){
 80036e0:	0004      	movs	r4, r0
	memcpy(cfg_datas, (void*)CFG_ADDRESS, 2048);
 80036e2:	4668      	mov	r0, sp
 80036e4:	f006 fd56 	bl	800a194 <memcpy>
	result = (float*)&cfg_datas[index];
	return *result;
 80036e8:	2380      	movs	r3, #128	@ 0x80
 80036ea:	00e4      	lsls	r4, r4, #3
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	18e4      	adds	r4, r4, r3
 80036f0:	4b04      	ldr	r3, [pc, #16]	@ (8003704 <flashRead+0x30>)
 80036f2:	446c      	add	r4, sp
 80036f4:	469c      	mov	ip, r3
 80036f6:	4464      	add	r4, ip
 80036f8:	6820      	ldr	r0, [r4, #0]
}
 80036fa:	2380      	movs	r3, #128	@ 0x80
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	449d      	add	sp, r3
 8003700:	bd10      	pop	{r4, pc}
 8003702:	46c0      	nop			@ (mov r8, r8)
 8003704:	fffff800 	.word	0xfffff800
 8003708:	0800f800 	.word	0x0800f800

0800370c <processMenu>:
void processMenu(keyBoard *_Kb){
	uint64_t val;
	float result;
	float *value = (float*)&val;

	switch(_Kb->menuId){
 800370c:	2388      	movs	r3, #136	@ 0x88
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	58c3      	ldr	r3, [r0, r3]
void processMenu(keyBoard *_Kb){
 8003712:	b510      	push	{r4, lr}
 8003714:	0004      	movs	r4, r0
	switch(_Kb->menuId){
 8003716:	2b04      	cmp	r3, #4
 8003718:	d81f      	bhi.n	800375a <processMenu+0x4e>
 800371a:	4a46      	ldr	r2, [pc, #280]	@ (8003834 <processMenu+0x128>)
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	58d3      	ldr	r3, [r2, r3]
 8003720:	469f      	mov	pc, r3
		Cfg.phase = atof(_Kb->keyInput);
		_Kb->menuId=0;
		printf("Phase set to %f\r\n", Cfg.phase);
		break;
	case 3:
		*value = atof(_Kb->keyInput);
 8003722:	f004 ff57 	bl	80085d4 <atof>
 8003726:	f7ff fe6b 	bl	8003400 <__aeabi_d2f>
		flashWrite(CFG_ADDRESS_RMS, val);
 800372a:	2300      	movs	r3, #0
		*value = atof(_Kb->keyInput);
 800372c:	1c02      	adds	r2, r0, #0
		flashWrite(CFG_ADDRESS_RMS, val);
 800372e:	2000      	movs	r0, #0
 8003730:	f7ff ff8c 	bl	800364c <flashWrite>
		result = flashRead(CFG_ADDRESS_RMS);
 8003734:	2000      	movs	r0, #0
 8003736:	f7ff ffcd 	bl	80036d4 <flashRead>
		printf("Config RMS set to %f\r\n", result);
 800373a:	f7ff fe19 	bl	8003370 <__aeabi_f2d>
 800373e:	0002      	movs	r2, r0
 8003740:	000b      	movs	r3, r1
 8003742:	483d      	ldr	r0, [pc, #244]	@ (8003838 <processMenu+0x12c>)
 8003744:	f006 fb26 	bl	8009d94 <iprintf>
		_Kb->menuId=0;
 8003748:	2388      	movs	r3, #136	@ 0x88
 800374a:	2200      	movs	r2, #0
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	50e2      	str	r2, [r4, r3]
		Cfg.cfg_rms = flashRead(CFG_ADDRESS_RMS);
 8003750:	2000      	movs	r0, #0
 8003752:	f7ff ffbf 	bl	80036d4 <flashRead>
 8003756:	4b39      	ldr	r3, [pc, #228]	@ (800383c <processMenu+0x130>)
 8003758:	6098      	str	r0, [r3, #8]
		Cfg.cfg_phase = flashRead(CFG_ADDRESS_PHASE);
		break;
	default:
		break;
	}
}
 800375a:	bd10      	pop	{r4, pc}
		*value = atof(_Kb->keyInput);
 800375c:	f004 ff3a 	bl	80085d4 <atof>
 8003760:	f7ff fe4e 	bl	8003400 <__aeabi_d2f>
		flashWrite(CFG_ADDRESS_PHASE, val);
 8003764:	2300      	movs	r3, #0
		*value = atof(_Kb->keyInput);
 8003766:	1c02      	adds	r2, r0, #0
		flashWrite(CFG_ADDRESS_PHASE, val);
 8003768:	2001      	movs	r0, #1
 800376a:	f7ff ff6f 	bl	800364c <flashWrite>
		result = flashRead(CFG_ADDRESS_PHASE);
 800376e:	2001      	movs	r0, #1
 8003770:	f7ff ffb0 	bl	80036d4 <flashRead>
		printf("Config PHASE set to %f\r\n", result);
 8003774:	f7ff fdfc 	bl	8003370 <__aeabi_f2d>
 8003778:	0002      	movs	r2, r0
 800377a:	000b      	movs	r3, r1
 800377c:	4830      	ldr	r0, [pc, #192]	@ (8003840 <processMenu+0x134>)
 800377e:	f006 fb09 	bl	8009d94 <iprintf>
		_Kb->menuId=0;
 8003782:	2388      	movs	r3, #136	@ 0x88
 8003784:	2200      	movs	r2, #0
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	50e2      	str	r2, [r4, r3]
		Cfg.cfg_phase = flashRead(CFG_ADDRESS_PHASE);
 800378a:	2001      	movs	r0, #1
 800378c:	f7ff ffa2 	bl	80036d4 <flashRead>
 8003790:	4b2a      	ldr	r3, [pc, #168]	@ (800383c <processMenu+0x130>)
 8003792:	60d8      	str	r0, [r3, #12]
		break;
 8003794:	e7e1      	b.n	800375a <processMenu+0x4e>
		if(atoi(_Kb->keyInput)==1){
 8003796:	f004 ff22 	bl	80085de <atoi>
 800379a:	2801      	cmp	r0, #1
 800379c:	d004      	beq.n	80037a8 <processMenu+0x9c>
		}else if(atoi(_Kb->keyInput)==2){
 800379e:	0020      	movs	r0, r4
 80037a0:	f004 ff1d 	bl	80085de <atoi>
 80037a4:	2802      	cmp	r0, #2
 80037a6:	d127      	bne.n	80037f8 <processMenu+0xec>
			_Kb->menuId=4;
 80037a8:	2388      	movs	r3, #136	@ 0x88
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	50e0      	str	r0, [r4, r3]
 80037ae:	e7d4      	b.n	800375a <processMenu+0x4e>
		Cfg.rms = atof(_Kb->keyInput);
 80037b0:	f004 ff10 	bl	80085d4 <atof>
 80037b4:	f7ff fe24 	bl	8003400 <__aeabi_d2f>
 80037b8:	4b20      	ldr	r3, [pc, #128]	@ (800383c <processMenu+0x130>)
		_Kb->menuId=0;
 80037ba:	2200      	movs	r2, #0
		Cfg.rms = atof(_Kb->keyInput);
 80037bc:	6018      	str	r0, [r3, #0]
		_Kb->menuId=0;
 80037be:	2388      	movs	r3, #136	@ 0x88
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	50e2      	str	r2, [r4, r3]
		printf("RMS set to %f\r\n", Cfg.rms);
 80037c4:	f7ff fdd4 	bl	8003370 <__aeabi_f2d>
 80037c8:	0002      	movs	r2, r0
 80037ca:	000b      	movs	r3, r1
 80037cc:	481d      	ldr	r0, [pc, #116]	@ (8003844 <processMenu+0x138>)
 80037ce:	f006 fae1 	bl	8009d94 <iprintf>
		break;
 80037d2:	e7c2      	b.n	800375a <processMenu+0x4e>
		Cfg.phase = atof(_Kb->keyInput);
 80037d4:	f004 fefe 	bl	80085d4 <atof>
 80037d8:	f7ff fe12 	bl	8003400 <__aeabi_d2f>
 80037dc:	4b17      	ldr	r3, [pc, #92]	@ (800383c <processMenu+0x130>)
		_Kb->menuId=0;
 80037de:	2200      	movs	r2, #0
		Cfg.phase = atof(_Kb->keyInput);
 80037e0:	6058      	str	r0, [r3, #4]
		_Kb->menuId=0;
 80037e2:	2388      	movs	r3, #136	@ 0x88
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	50e2      	str	r2, [r4, r3]
		printf("Phase set to %f\r\n", Cfg.phase);
 80037e8:	f7ff fdc2 	bl	8003370 <__aeabi_f2d>
 80037ec:	0002      	movs	r2, r0
 80037ee:	000b      	movs	r3, r1
 80037f0:	4815      	ldr	r0, [pc, #84]	@ (8003848 <processMenu+0x13c>)
 80037f2:	f006 facf 	bl	8009d94 <iprintf>
		break;
 80037f6:	e7b0      	b.n	800375a <processMenu+0x4e>
		}else if(atoi(_Kb->keyInput)==3){
 80037f8:	0020      	movs	r0, r4
 80037fa:	f004 fef0 	bl	80085de <atoi>
 80037fe:	2803      	cmp	r0, #3
 8003800:	d0d2      	beq.n	80037a8 <processMenu+0x9c>
		}else if(atoi(_Kb->keyInput)==4){
 8003802:	0020      	movs	r0, r4
 8003804:	f004 feeb 	bl	80085de <atoi>
 8003808:	2804      	cmp	r0, #4
 800380a:	d0cd      	beq.n	80037a8 <processMenu+0x9c>
		}else if(_Kb->keyInput[0]=='r'){
 800380c:	7823      	ldrb	r3, [r4, #0]
 800380e:	2b72      	cmp	r3, #114	@ 0x72
 8003810:	d003      	beq.n	800381a <processMenu+0x10e>
			printf("Input Error\r\n");
 8003812:	480e      	ldr	r0, [pc, #56]	@ (800384c <processMenu+0x140>)
 8003814:	f006 fb24 	bl	8009e60 <puts>
 8003818:	e79f      	b.n	800375a <processMenu+0x4e>
			printf("System Reset!\r\n");
 800381a:	480d      	ldr	r0, [pc, #52]	@ (8003850 <processMenu+0x144>)
 800381c:	f006 fb20 	bl	8009e60 <puts>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003820:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003824:	4b0b      	ldr	r3, [pc, #44]	@ (8003854 <processMenu+0x148>)
 8003826:	4a0c      	ldr	r2, [pc, #48]	@ (8003858 <processMenu+0x14c>)
 8003828:	60da      	str	r2, [r3, #12]
 800382a:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800382e:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8003830:	e7fd      	b.n	800382e <processMenu+0x122>
 8003832:	46c0      	nop			@ (mov r8, r8)
 8003834:	0800c91c 	.word	0x0800c91c
 8003838:	0800c8e8 	.word	0x0800c8e8
 800383c:	20000208 	.word	0x20000208
 8003840:	0800c900 	.word	0x0800c900
 8003844:	0800c8c4 	.word	0x0800c8c4
 8003848:	0800c8d4 	.word	0x0800c8d4
 800384c:	0800c8b4 	.word	0x0800c8b4
 8003850:	0800c8a4 	.word	0x0800c8a4
 8003854:	e000ed00 	.word	0xe000ed00
 8003858:	05fa0004 	.word	0x05fa0004

0800385c <main>:
{
 800385c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800385e:	46de      	mov	lr, fp
 8003860:	4657      	mov	r7, sl
 8003862:	464e      	mov	r6, r9
 8003864:	4645      	mov	r5, r8
	Kb.keyTimeout=0;
 8003866:	2382      	movs	r3, #130	@ 0x82
	Record.cursor=0;
 8003868:	2400      	movs	r4, #0
{
 800386a:	b5e0      	push	{r5, r6, r7, lr}
	Kb.keyTimeout=0;
 800386c:	4ff6      	ldr	r7, [pc, #984]	@ (8003c48 <main+0x3ec>)
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	50fc      	str	r4, [r7, r3]
	Kb.cursor=0;
 8003872:	3b04      	subs	r3, #4
 8003874:	50fc      	str	r4, [r7, r3]
	Kb.flag_uartDMAReady=0;
 8003876:	330c      	adds	r3, #12
 8003878:	50fc      	str	r4, [r7, r3]
	Kb.menuId=0;
 800387a:	3304      	adds	r3, #4
 800387c:	50fc      	str	r4, [r7, r3]
	Cfg.rms = 1;
 800387e:	23fe      	movs	r3, #254	@ 0xfe
 8003880:	4af2      	ldr	r2, [pc, #968]	@ (8003c4c <main+0x3f0>)
 8003882:	059b      	lsls	r3, r3, #22
 8003884:	4693      	mov	fp, r2
 8003886:	6013      	str	r3, [r2, #0]
	Cfg.phase = 0;
 8003888:	2300      	movs	r3, #0
	Record.cursor=0;
 800388a:	4ef1      	ldr	r6, [pc, #964]	@ (8003c50 <main+0x3f4>)
{
 800388c:	b0a9      	sub	sp, #164	@ 0xa4
	Cfg.cfg_rms = flashRead(CFG_ADDRESS_RMS);
 800388e:	2000      	movs	r0, #0
	Cfg.phase = 0;
 8003890:	6053      	str	r3, [r2, #4]
	Record.cursor=0;
 8003892:	6234      	str	r4, [r6, #32]
	Cfg.cfg_rms = flashRead(CFG_ADDRESS_RMS);
 8003894:	f7ff ff1e 	bl	80036d4 <flashRead>
 8003898:	465a      	mov	r2, fp
 800389a:	6090      	str	r0, [r2, #8]
	Cfg.cfg_phase = flashRead(CFG_ADDRESS_PHASE);
 800389c:	2001      	movs	r0, #1
 800389e:	f7ff ff19 	bl	80036d4 <flashRead>
 80038a2:	465a      	mov	r2, fp
 80038a4:	60d0      	str	r0, [r2, #12]
  HAL_Init();
 80038a6:	f000 fd81 	bl	80043ac <HAL_Init>
  SystemClock_Config();
 80038aa:	f7ff fe57 	bl	800355c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ae:	220c      	movs	r2, #12
 80038b0:	2100      	movs	r1, #0
 80038b2:	a821      	add	r0, sp, #132	@ 0x84
 80038b4:	f006 fbca 	bl	800a04c <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038b8:	2302      	movs	r3, #2
 80038ba:	4de6      	ldr	r5, [pc, #920]	@ (8003c54 <main+0x3f8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038bc:	2001      	movs	r0, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038be:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c0:	4681      	mov	r9, r0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038c2:	431a      	orrs	r2, r3
 80038c4:	636a      	str	r2, [r5, #52]	@ 0x34
 80038c6:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038c8:	a91f      	add	r1, sp, #124	@ 0x7c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ca:	4013      	ands	r3, r2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038cc:	2204      	movs	r2, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ce:	9318      	str	r3, [sp, #96]	@ 0x60
 80038d0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038d2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80038d4:	4692      	mov	sl, r2
 80038d6:	4313      	orrs	r3, r2
 80038d8:	636b      	str	r3, [r5, #52]	@ 0x34
 80038da:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80038dc:	4013      	ands	r3, r2
 80038de:	9319      	str	r3, [sp, #100]	@ 0x64
 80038e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038e2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80038e4:	321c      	adds	r2, #28
 80038e6:	4313      	orrs	r3, r2
 80038e8:	636b      	str	r3, [r5, #52]	@ 0x34
 80038ea:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80038ec:	4013      	ands	r3, r2
 80038ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80038f0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038f2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80038f4:	4303      	orrs	r3, r0
 80038f6:	636b      	str	r3, [r5, #52]	@ 0x34
 80038f8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80038fa:	4003      	ands	r3, r0
 80038fc:	931b      	str	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80038fe:	2088      	movs	r0, #136	@ 0x88
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003900:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003902:	2380      	movs	r3, #128	@ 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003904:	0340      	lsls	r0, r0, #13
 8003906:	4680      	mov	r8, r0
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003908:	01db      	lsls	r3, r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800390a:	9020      	str	r0, [sp, #128]	@ 0x80
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800390c:	48d2      	ldr	r0, [pc, #840]	@ (8003c58 <main+0x3fc>)
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800390e:	931f      	str	r3, [sp, #124]	@ 0x7c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003910:	f001 fe72 	bl	80055f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MCU_NRST_Pin;
 8003914:	4650      	mov	r0, sl
 8003916:	901f      	str	r0, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003918:	4640      	mov	r0, r8
  HAL_GPIO_Init(MCU_NRST_GPIO_Port, &GPIO_InitStruct);
 800391a:	a91f      	add	r1, sp, #124	@ 0x7c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800391c:	9020      	str	r0, [sp, #128]	@ 0x80
  HAL_GPIO_Init(MCU_NRST_GPIO_Port, &GPIO_InitStruct);
 800391e:	48cf      	ldr	r0, [pc, #828]	@ (8003c5c <main+0x400>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003920:	9421      	str	r4, [sp, #132]	@ 0x84
  HAL_GPIO_Init(MCU_NRST_GPIO_Port, &GPIO_InitStruct);
 8003922:	f001 fe69 	bl	80055f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003926:	4640      	mov	r0, r8
 8003928:	9020      	str	r0, [sp, #128]	@ 0x80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800392a:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = SYNC_INT_Pin|IFLAG_Z_Pin|TFLAG_Z_Pin|IFLAG_1V6_Pin;
 800392c:	23e8      	movs	r3, #232	@ 0xe8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800392e:	a91f      	add	r1, sp, #124	@ 0x7c
 8003930:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = SYNC_INT_Pin|IFLAG_Z_Pin|TFLAG_Z_Pin|IFLAG_1V6_Pin;
 8003932:	931f      	str	r3, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003934:	9421      	str	r4, [sp, #132]	@ 0x84
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003936:	f001 fe5f 	bl	80055f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TFLAG_1V6_Pin;
 800393a:	4648      	mov	r0, r9
 800393c:	901f      	str	r0, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800393e:	4640      	mov	r0, r8
  HAL_GPIO_Init(TFLAG_1V6_GPIO_Port, &GPIO_InitStruct);
 8003940:	a91f      	add	r1, sp, #124	@ 0x7c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003942:	9020      	str	r0, [sp, #128]	@ 0x80
  HAL_GPIO_Init(TFLAG_1V6_GPIO_Port, &GPIO_InitStruct);
 8003944:	48c6      	ldr	r0, [pc, #792]	@ (8003c60 <main+0x404>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003946:	9421      	str	r4, [sp, #132]	@ 0x84
  HAL_GPIO_Init(TFLAG_1V6_GPIO_Port, &GPIO_InitStruct);
 8003948:	f001 fe56 	bl	80055f8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800394c:	4648      	mov	r0, r9
 800394e:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003950:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003952:	4303      	orrs	r3, r0
 8003954:	63ab      	str	r3, [r5, #56]	@ 0x38
 8003956:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003958:	2508      	movs	r5, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 800395a:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800395c:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800395e:	9317      	str	r3, [sp, #92]	@ 0x5c
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003960:	3008      	adds	r0, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003962:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003964:	f001 f97a 	bl	8004c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003968:	2009      	movs	r0, #9
 800396a:	f001 f9a1 	bl	8004cb0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800396e:	2200      	movs	r2, #0
 8003970:	2100      	movs	r1, #0
 8003972:	200a      	movs	r0, #10
 8003974:	f001 f972 	bl	8004c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003978:	200a      	movs	r0, #10
 800397a:	f001 f999 	bl	8004cb0 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 800397e:	220c      	movs	r2, #12
 8003980:	2100      	movs	r1, #0
 8003982:	a81f      	add	r0, sp, #124	@ 0x7c
 8003984:	f006 fb62 	bl	800a04c <memset>
  hadc1.Instance = ADC1;
 8003988:	4ab6      	ldr	r2, [pc, #728]	@ (8003c64 <main+0x408>)
 800398a:	4bb7      	ldr	r3, [pc, #732]	@ (8003c68 <main+0x40c>)
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800398c:	46a8      	mov	r8, r5
  hadc1.Instance = ADC1;
 800398e:	6013      	str	r3, [r2, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003990:	2380      	movs	r3, #128	@ 0x80
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003992:	6155      	str	r5, [r2, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003994:	464d      	mov	r5, r9
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003996:	039b      	lsls	r3, r3, #14
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003998:	2080      	movs	r0, #128	@ 0x80
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800399a:	2120      	movs	r1, #32
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800399c:	6113      	str	r3, [r2, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800399e:	7695      	strb	r5, [r2, #26]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80039a0:	2300      	movs	r3, #0
  hadc1.Init.NbrOfConversion = 4;
 80039a2:	4655      	mov	r5, sl
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80039a4:	05c0      	lsls	r0, r0, #23
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80039a6:	5453      	strb	r3, [r2, r1]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80039a8:	6050      	str	r0, [r2, #4]
  hadc1.Init.NbrOfConversion = 4;
 80039aa:	61d5      	str	r5, [r2, #28]
  hadc1.Instance = ADC1;
 80039ac:	9208      	str	r2, [sp, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80039ae:	0015      	movs	r5, r2
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80039b0:	6094      	str	r4, [r2, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80039b2:	60d4      	str	r4, [r2, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80039b4:	8314      	strh	r4, [r2, #24]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80039b6:	6254      	str	r4, [r2, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80039b8:	6294      	str	r4, [r2, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80039ba:	222c      	movs	r2, #44	@ 0x2c
 80039bc:	54ab      	strb	r3, [r5, r2]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_12CYCLES_5;
 80039be:	3a29      	subs	r2, #41	@ 0x29
 80039c0:	636a      	str	r2, [r5, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_79CYCLES_5;
 80039c2:	3203      	adds	r2, #3
 80039c4:	63aa      	str	r2, [r5, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80039c6:	0028      	movs	r0, r5
  hadc1.Init.OversamplingMode = DISABLE;
 80039c8:	3236      	adds	r2, #54	@ 0x36
 80039ca:	54ab      	strb	r3, [r5, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80039cc:	632c      	str	r4, [r5, #48]	@ 0x30
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80039ce:	64ec      	str	r4, [r5, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80039d0:	f000 fd12 	bl	80043f8 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_0;
 80039d4:	464a      	mov	r2, r9
 80039d6:	921f      	str	r2, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80039d8:	aa1f      	add	r2, sp, #124	@ 0x7c
 80039da:	0011      	movs	r1, r2
 80039dc:	0028      	movs	r0, r5
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80039de:	9420      	str	r4, [sp, #128]	@ 0x80
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80039e0:	9421      	str	r4, [sp, #132]	@ 0x84
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80039e2:	f000 ff31 	bl	8004848 <HAL_ADC_ConfigChannel>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80039e6:	4652      	mov	r2, sl
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80039e8:	46a9      	mov	r9, r5
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80039ea:	9220      	str	r2, [sp, #128]	@ 0x80
  sConfig.Channel = ADC_CHANNEL_1;
 80039ec:	4d9f      	ldr	r5, [pc, #636]	@ (8003c6c <main+0x410>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80039ee:	aa1f      	add	r2, sp, #124	@ 0x7c
 80039f0:	0011      	movs	r1, r2
 80039f2:	4648      	mov	r0, r9
  sConfig.Channel = ADC_CHANNEL_1;
 80039f4:	951f      	str	r5, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80039f6:	f000 ff27 	bl	8004848 <HAL_ADC_ConfigChannel>
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80039fa:	4642      	mov	r2, r8
  sConfig.Channel = ADC_CHANNEL_2;
 80039fc:	4b9c      	ldr	r3, [pc, #624]	@ (8003c70 <main+0x414>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80039fe:	9220      	str	r2, [sp, #128]	@ 0x80
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a00:	aa1f      	add	r2, sp, #124	@ 0x7c
 8003a02:	0011      	movs	r1, r2
 8003a04:	4648      	mov	r0, r9
  sConfig.Channel = ADC_CHANNEL_2;
 8003a06:	931f      	str	r3, [sp, #124]	@ 0x7c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a08:	f000 ff1e 	bl	8004848 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_1;
 8003a0c:	951f      	str	r5, [sp, #124]	@ 0x7c
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003a0e:	250c      	movs	r5, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a10:	aa1f      	add	r2, sp, #124	@ 0x7c
 8003a12:	0011      	movs	r1, r2
 8003a14:	4648      	mov	r0, r9
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003a16:	9520      	str	r5, [sp, #128]	@ 0x80
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003a18:	f000 ff16 	bl	8004848 <HAL_ADC_ConfigChannel>
  DAC_ChannelConfTypeDef sConfig = {0};
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	2224      	movs	r2, #36	@ 0x24
 8003a20:	a81f      	add	r0, sp, #124	@ 0x7c
 8003a22:	f006 fb13 	bl	800a04c <memset>
  hdac1.Instance = DAC1;
 8003a26:	4b93      	ldr	r3, [pc, #588]	@ (8003c74 <main+0x418>)
 8003a28:	001a      	movs	r2, r3
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003a2a:	4690      	mov	r8, r2
  hdac1.Instance = DAC1;
 8003a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a2e:	4b92      	ldr	r3, [pc, #584]	@ (8003c78 <main+0x41c>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003a30:	0010      	movs	r0, r2
  hdac1.Instance = DAC1;
 8003a32:	6013      	str	r3, [r2, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003a34:	f001 f962 	bl	8004cfc <HAL_DAC_Init>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	4640      	mov	r0, r8
 8003a3c:	a91f      	add	r1, sp, #124	@ 0x7c
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003a3e:	941f      	str	r4, [sp, #124]	@ 0x7c
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003a40:	9420      	str	r4, [sp, #128]	@ 0x80
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003a42:	9421      	str	r4, [sp, #132]	@ 0x84
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003a44:	9422      	str	r4, [sp, #136]	@ 0x88
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003a46:	9423      	str	r4, [sp, #140]	@ 0x8c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003a48:	f001 f9ba 	bl	8004dc0 <HAL_DAC_ConfigChannel>
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	4640      	mov	r0, r8
 8003a50:	f001 f96a 	bl	8004d28 <HAL_DAC_Start>
  huart1.Instance = USART1;
 8003a54:	4a89      	ldr	r2, [pc, #548]	@ (8003c7c <main+0x420>)
 8003a56:	4b8a      	ldr	r3, [pc, #552]	@ (8003c80 <main+0x424>)
 8003a58:	4690      	mov	r8, r2
 8003a5a:	6013      	str	r3, [r2, #0]
  huart1.Init.BaudRate = 115200;
 8003a5c:	23e1      	movs	r3, #225	@ 0xe1
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a5e:	0010      	movs	r0, r2
  huart1.Init.BaudRate = 115200;
 8003a60:	025b      	lsls	r3, r3, #9
 8003a62:	6053      	str	r3, [r2, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a64:	6155      	str	r5, [r2, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a66:	6094      	str	r4, [r2, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a68:	60d4      	str	r4, [r2, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a6a:	6114      	str	r4, [r2, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a6c:	6194      	str	r4, [r2, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a6e:	61d4      	str	r4, [r2, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a70:	6214      	str	r4, [r2, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003a72:	6254      	str	r4, [r2, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a74:	6294      	str	r4, [r2, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a76:	f003 fb91 	bl	800719c <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	4640      	mov	r0, r8
 8003a7e:	f003 fcfd 	bl	800747c <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a82:	2100      	movs	r1, #0
 8003a84:	4640      	mov	r0, r8
 8003a86:	f003 fd49 	bl	800751c <HAL_UARTEx_SetRxFifoThreshold>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a8a:	ad1f      	add	r5, sp, #124	@ 0x7c
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003a8c:	4640      	mov	r0, r8
 8003a8e:	f003 fcd9 	bl	8007444 <HAL_UARTEx_DisableFifoMode>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a92:	2210      	movs	r2, #16
 8003a94:	2100      	movs	r1, #0
 8003a96:	0028      	movs	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a98:	ad1c      	add	r5, sp, #112	@ 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a9a:	f006 fad7 	bl	800a04c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	220c      	movs	r2, #12
 8003aa2:	0028      	movs	r0, r5
 8003aa4:	f006 fad2 	bl	800a04c <memset>
  htim2.Init.Prescaler = 63;
 8003aa8:	233f      	movs	r3, #63	@ 0x3f
  htim2.Instance = TIM2;
 8003aaa:	4a76      	ldr	r2, [pc, #472]	@ (8003c84 <main+0x428>)
 8003aac:	2080      	movs	r0, #128	@ 0x80
  htim2.Init.Prescaler = 63;
 8003aae:	6053      	str	r3, [r2, #4]
  htim2.Init.Period = 1000000000;
 8003ab0:	4b75      	ldr	r3, [pc, #468]	@ (8003c88 <main+0x42c>)
  htim2.Instance = TIM2;
 8003ab2:	05c0      	lsls	r0, r0, #23
  htim2.Init.Period = 1000000000;
 8003ab4:	60d3      	str	r3, [r2, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003ab6:	2380      	movs	r3, #128	@ 0x80
  htim2.Instance = TIM2;
 8003ab8:	6010      	str	r0, [r2, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003aba:	0010      	movs	r0, r2
  htim2.Instance = TIM2;
 8003abc:	0015      	movs	r5, r2
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003abe:	6193      	str	r3, [r2, #24]
  htim2.Instance = TIM2;
 8003ac0:	920a      	str	r2, [sp, #40]	@ 0x28
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ac2:	6094      	str	r4, [r2, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ac4:	6114      	str	r4, [r2, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003ac6:	f002 fb57 	bl	8006178 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003aca:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003acc:	a91f      	add	r1, sp, #124	@ 0x7c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ace:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ad0:	0028      	movs	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ad2:	931f      	str	r3, [sp, #124]	@ 0x7c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ad4:	f002 fc0a 	bl	80062ec <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003ad8:	a91c      	add	r1, sp, #112	@ 0x70
 8003ada:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003adc:	941c      	str	r4, [sp, #112]	@ 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ade:	941e      	str	r4, [sp, #120]	@ 0x78
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003ae0:	f002 fd80 	bl	80065e4 <HAL_TIMEx_MasterConfigSynchronization>
  HAL_TIM_Base_Start(&htim2);
 8003ae4:	0028      	movs	r0, r5
 8003ae6:	f002 fbcd 	bl	8006284 <HAL_TIM_Base_Start>

void printHelp(keyBoard *_Kb){
	switch(_Kb->menuId){
 8003aea:	2388      	movs	r3, #136	@ 0x88
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	58fb      	ldr	r3, [r7, r3]
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	d900      	bls.n	8003af6 <main+0x29a>
 8003af4:	e211      	b.n	8003f1a <main+0x6be>
 8003af6:	4a65      	ldr	r2, [pc, #404]	@ (8003c8c <main+0x430>)
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	58d3      	ldr	r3, [r2, r3]
 8003afc:	469f      	mov	pc, r3
		break;
	case 2:
		printf("Input Phase(Deg.) : \r\n"); //
		break;
	case 3:
		printf("Input True RMS Value(mA) : \r\n"); //
 8003afe:	4b64      	ldr	r3, [pc, #400]	@ (8003c90 <main+0x434>)
 8003b00:	0018      	movs	r0, r3
 8003b02:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003b04:	f006 f9ac 	bl	8009e60 <puts>
		break;
 8003b08:	4b62      	ldr	r3, [pc, #392]	@ (8003c94 <main+0x438>)
 8003b0a:	9311      	str	r3, [sp, #68]	@ 0x44
 8003b0c:	4b62      	ldr	r3, [pc, #392]	@ (8003c98 <main+0x43c>)
 8003b0e:	9312      	str	r3, [sp, #72]	@ 0x48
 8003b10:	4b62      	ldr	r3, [pc, #392]	@ (8003c9c <main+0x440>)
 8003b12:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003b14:	4b62      	ldr	r3, [pc, #392]	@ (8003ca0 <main+0x444>)
 8003b16:	9314      	str	r3, [sp, #80]	@ 0x50
 8003b18:	4b62      	ldr	r3, [pc, #392]	@ (8003ca4 <main+0x448>)
 8003b1a:	9315      	str	r3, [sp, #84]	@ 0x54
 8003b1c:	4b62      	ldr	r3, [pc, #392]	@ (8003ca8 <main+0x44c>)
 8003b1e:	930c      	str	r3, [sp, #48]	@ 0x30
 8003b20:	4b62      	ldr	r3, [pc, #392]	@ (8003cac <main+0x450>)
 8003b22:	930d      	str	r3, [sp, #52]	@ 0x34
 8003b24:	4b62      	ldr	r3, [pc, #392]	@ (8003cb0 <main+0x454>)
 8003b26:	930e      	str	r3, [sp, #56]	@ 0x38
 8003b28:	4b62      	ldr	r3, [pc, #392]	@ (8003cb4 <main+0x458>)
 8003b2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8003b2c:	4c62      	ldr	r4, [pc, #392]	@ (8003cb8 <main+0x45c>)
  		  Kb.flag_uartDMAReady=1;
 8003b2e:	46b2      	mov	sl, r6
 8003b30:	4645      	mov	r5, r8
 8003b32:	003e      	movs	r6, r7
 8003b34:	46a0      	mov	r8, r4
 8003b36:	465f      	mov	r7, fp
 8003b38:	4b60      	ldr	r3, [pc, #384]	@ (8003cbc <main+0x460>)
 8003b3a:	9302      	str	r3, [sp, #8]
 8003b3c:	4b60      	ldr	r3, [pc, #384]	@ (8003cc0 <main+0x464>)
 8003b3e:	9303      	str	r3, [sp, #12]
 8003b40:	4b60      	ldr	r3, [pc, #384]	@ (8003cc4 <main+0x468>)
 8003b42:	930b      	str	r3, [sp, #44]	@ 0x2c
  	  if(Kb.flag_uartDMAReady==0){
 8003b44:	46bb      	mov	fp, r7
 8003b46:	46a9      	mov	r9, r5
 8003b48:	4657      	mov	r7, sl
 8003b4a:	46c2      	mov	sl, r8
  	  if(adcflag == 1){
 8003b4c:	9b02      	ldr	r3, [sp, #8]
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d100      	bne.n	8003b56 <main+0x2fa>
 8003b54:	e0e2      	b.n	8003d1c <main+0x4c0>
  	  if((Kb.keyTimeout > HAL_GetTick()) && (Kb.flag_keyInput==1)){
 8003b56:	2382      	movs	r3, #130	@ 0x82
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	58f5      	ldr	r5, [r6, r3]
 8003b5c:	f000 fc46 	bl	80043ec <HAL_GetTick>
 8003b60:	4285      	cmp	r5, r0
 8003b62:	d905      	bls.n	8003b70 <main+0x314>
 8003b64:	2384      	movs	r3, #132	@ 0x84
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	58f3      	ldr	r3, [r6, r3]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d100      	bne.n	8003b70 <main+0x314>
 8003b6e:	e17d      	b.n	8003e6c <main+0x610>
  	  if(Kb.flag_uartDMAReady==0){
 8003b70:	2386      	movs	r3, #134	@ 0x86
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	58f3      	ldr	r3, [r6, r3]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1e8      	bne.n	8003b4c <main+0x2f0>
  		  Kb.flag_uartDMAReady=1;
 8003b7a:	2286      	movs	r2, #134	@ 0x86
 8003b7c:	46d0      	mov	r8, sl
 8003b7e:	464d      	mov	r5, r9
 8003b80:	3301      	adds	r3, #1
 8003b82:	0052      	lsls	r2, r2, #1
 8003b84:	50b3      	str	r3, [r6, r2]
  		  HAL_UART_Receive_DMA(&huart1, uartBuf, 1);
 8003b86:	3a0c      	subs	r2, #12
 8003b88:	4641      	mov	r1, r8
 8003b8a:	0028      	movs	r0, r5
 8003b8c:	3aff      	subs	r2, #255	@ 0xff
  		  Kb.flag_uartDMAReady=1;
 8003b8e:	46ba      	mov	sl, r7
 8003b90:	465f      	mov	r7, fp
  		  HAL_UART_Receive_DMA(&huart1, uartBuf, 1);
 8003b92:	f002 fdff 	bl	8006794 <HAL_UART_Receive_DMA>
 8003b96:	e7d5      	b.n	8003b44 <main+0x2e8>
	case 4:
		printf("Input True PHASE Value(Deg.) : \r\n"); //
 8003b98:	4b46      	ldr	r3, [pc, #280]	@ (8003cb4 <main+0x458>)
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	9310      	str	r3, [sp, #64]	@ 0x40
 8003b9e:	f006 f95f 	bl	8009e60 <puts>
		break;
 8003ba2:	4b3c      	ldr	r3, [pc, #240]	@ (8003c94 <main+0x438>)
 8003ba4:	9311      	str	r3, [sp, #68]	@ 0x44
 8003ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8003c98 <main+0x43c>)
 8003ba8:	9312      	str	r3, [sp, #72]	@ 0x48
 8003baa:	4b3c      	ldr	r3, [pc, #240]	@ (8003c9c <main+0x440>)
 8003bac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003bae:	4b3c      	ldr	r3, [pc, #240]	@ (8003ca0 <main+0x444>)
 8003bb0:	9314      	str	r3, [sp, #80]	@ 0x50
 8003bb2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ca4 <main+0x448>)
 8003bb4:	9315      	str	r3, [sp, #84]	@ 0x54
 8003bb6:	4b3c      	ldr	r3, [pc, #240]	@ (8003ca8 <main+0x44c>)
 8003bb8:	930c      	str	r3, [sp, #48]	@ 0x30
 8003bba:	4b3c      	ldr	r3, [pc, #240]	@ (8003cac <main+0x450>)
 8003bbc:	930d      	str	r3, [sp, #52]	@ 0x34
 8003bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8003cb0 <main+0x454>)
 8003bc0:	930e      	str	r3, [sp, #56]	@ 0x38
 8003bc2:	4b33      	ldr	r3, [pc, #204]	@ (8003c90 <main+0x434>)
 8003bc4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003bc6:	e7b1      	b.n	8003b2c <main+0x2d0>
		printf("\e[2J\e[H");
 8003bc8:	4b32      	ldr	r3, [pc, #200]	@ (8003c94 <main+0x438>)
 8003bca:	0018      	movs	r0, r3
 8003bcc:	9311      	str	r3, [sp, #68]	@ 0x44
 8003bce:	f006 f8e1 	bl	8009d94 <iprintf>
		printf("[Calibaba v1.0]\r\n"); // 0
 8003bd2:	4b31      	ldr	r3, [pc, #196]	@ (8003c98 <main+0x43c>)
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	9312      	str	r3, [sp, #72]	@ 0x48
 8003bd8:	f006 f942 	bl	8009e60 <puts>
		printf("1. Config Output RMS(mA) [Current : %f]\r\n", Cfg.rms); // 1
 8003bdc:	465b      	mov	r3, fp
 8003bde:	6818      	ldr	r0, [r3, #0]
 8003be0:	f7ff fbc6 	bl	8003370 <__aeabi_f2d>
 8003be4:	000b      	movs	r3, r1
 8003be6:	492d      	ldr	r1, [pc, #180]	@ (8003c9c <main+0x440>)
 8003be8:	0002      	movs	r2, r0
 8003bea:	0008      	movs	r0, r1
 8003bec:	9113      	str	r1, [sp, #76]	@ 0x4c
 8003bee:	f006 f8d1 	bl	8009d94 <iprintf>
		printf("2. Config Output Phase(Deg.) [Current : %f]\r\n", Cfg.phase); // 2
 8003bf2:	465b      	mov	r3, fp
 8003bf4:	6858      	ldr	r0, [r3, #4]
 8003bf6:	f7ff fbbb 	bl	8003370 <__aeabi_f2d>
 8003bfa:	000b      	movs	r3, r1
 8003bfc:	4928      	ldr	r1, [pc, #160]	@ (8003ca0 <main+0x444>)
 8003bfe:	0002      	movs	r2, r0
 8003c00:	0008      	movs	r0, r1
 8003c02:	9114      	str	r1, [sp, #80]	@ 0x50
 8003c04:	f006 f8c6 	bl	8009d94 <iprintf>
		printf("3. Calibrate RMS(mA) [Current : %f]\r\n", Cfg.cfg_rms); // 2
 8003c08:	465b      	mov	r3, fp
 8003c0a:	6898      	ldr	r0, [r3, #8]
 8003c0c:	f7ff fbb0 	bl	8003370 <__aeabi_f2d>
 8003c10:	000b      	movs	r3, r1
 8003c12:	4924      	ldr	r1, [pc, #144]	@ (8003ca4 <main+0x448>)
 8003c14:	0002      	movs	r2, r0
 8003c16:	0008      	movs	r0, r1
 8003c18:	9115      	str	r1, [sp, #84]	@ 0x54
 8003c1a:	f006 f8bb 	bl	8009d94 <iprintf>
		printf("4. Calibrate PHASE(Deg.) [Current : %f]\r\n", Cfg.cfg_phase); // 2
 8003c1e:	465b      	mov	r3, fp
 8003c20:	68d8      	ldr	r0, [r3, #12]
 8003c22:	f7ff fba5 	bl	8003370 <__aeabi_f2d>
 8003c26:	000b      	movs	r3, r1
 8003c28:	491f      	ldr	r1, [pc, #124]	@ (8003ca8 <main+0x44c>)
 8003c2a:	0002      	movs	r2, r0
 8003c2c:	0008      	movs	r0, r1
 8003c2e:	910c      	str	r1, [sp, #48]	@ 0x30
 8003c30:	f006 f8b0 	bl	8009d94 <iprintf>
		break;
 8003c34:	4b1d      	ldr	r3, [pc, #116]	@ (8003cac <main+0x450>)
 8003c36:	930d      	str	r3, [sp, #52]	@ 0x34
 8003c38:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb0 <main+0x454>)
 8003c3a:	930e      	str	r3, [sp, #56]	@ 0x38
 8003c3c:	4b14      	ldr	r3, [pc, #80]	@ (8003c90 <main+0x434>)
 8003c3e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003c40:	4b1c      	ldr	r3, [pc, #112]	@ (8003cb4 <main+0x458>)
 8003c42:	9310      	str	r3, [sp, #64]	@ 0x40
		break;
 8003c44:	e772      	b.n	8003b2c <main+0x2d0>
 8003c46:	46c0      	nop			@ (mov r8, r8)
 8003c48:	2000023c 	.word	0x2000023c
 8003c4c:	20000208 	.word	0x20000208
 8003c50:	20000218 	.word	0x20000218
 8003c54:	40021000 	.word	0x40021000
 8003c58:	50000800 	.word	0x50000800
 8003c5c:	50001400 	.word	0x50001400
 8003c60:	50000400 	.word	0x50000400
 8003c64:	20000558 	.word	0x20000558
 8003c68:	40012400 	.word	0x40012400
 8003c6c:	04000002 	.word	0x04000002
 8003c70:	08000004 	.word	0x08000004
 8003c74:	200004e8 	.word	0x200004e8
 8003c78:	40007400 	.word	0x40007400
 8003c7c:	20000408 	.word	0x20000408
 8003c80:	40013800 	.word	0x40013800
 8003c84:	2000049c 	.word	0x2000049c
 8003c88:	3b9aca00 	.word	0x3b9aca00
 8003c8c:	0800ca6c 	.word	0x0800ca6c
 8003c90:	0800ca28 	.word	0x0800ca28
 8003c94:	0800c930 	.word	0x0800c930
 8003c98:	0800c938 	.word	0x0800c938
 8003c9c:	0800c94c 	.word	0x0800c94c
 8003ca0:	0800c978 	.word	0x0800c978
 8003ca4:	0800c9a8 	.word	0x0800c9a8
 8003ca8:	0800c9d0 	.word	0x0800c9d0
 8003cac:	0800c9fc 	.word	0x0800c9fc
 8003cb0:	0800ca10 	.word	0x0800ca10
 8003cb4:	0800ca48 	.word	0x0800ca48
 8003cb8:	200001f4 	.word	0x200001f4
 8003cbc:	20000000 	.word	0x20000000
 8003cc0:	200001f8 	.word	0x200001f8
 8003cc4:	0800ca80 	.word	0x0800ca80
		printf("Input RMS(mA) : \r\n"); //
 8003cc8:	4b9b      	ldr	r3, [pc, #620]	@ (8003f38 <main+0x6dc>)
 8003cca:	0018      	movs	r0, r3
 8003ccc:	930d      	str	r3, [sp, #52]	@ 0x34
 8003cce:	f006 f8c7 	bl	8009e60 <puts>
		break;
 8003cd2:	4b9a      	ldr	r3, [pc, #616]	@ (8003f3c <main+0x6e0>)
 8003cd4:	9311      	str	r3, [sp, #68]	@ 0x44
 8003cd6:	4b9a      	ldr	r3, [pc, #616]	@ (8003f40 <main+0x6e4>)
 8003cd8:	9312      	str	r3, [sp, #72]	@ 0x48
 8003cda:	4b9a      	ldr	r3, [pc, #616]	@ (8003f44 <main+0x6e8>)
 8003cdc:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003cde:	4b9a      	ldr	r3, [pc, #616]	@ (8003f48 <main+0x6ec>)
 8003ce0:	9314      	str	r3, [sp, #80]	@ 0x50
 8003ce2:	4b9a      	ldr	r3, [pc, #616]	@ (8003f4c <main+0x6f0>)
 8003ce4:	9315      	str	r3, [sp, #84]	@ 0x54
 8003ce6:	4b9a      	ldr	r3, [pc, #616]	@ (8003f50 <main+0x6f4>)
 8003ce8:	930c      	str	r3, [sp, #48]	@ 0x30
 8003cea:	e7a5      	b.n	8003c38 <main+0x3dc>
		printf("Input Phase(Deg.) : \r\n"); //
 8003cec:	4b99      	ldr	r3, [pc, #612]	@ (8003f54 <main+0x6f8>)
 8003cee:	0018      	movs	r0, r3
 8003cf0:	930e      	str	r3, [sp, #56]	@ 0x38
 8003cf2:	f006 f8b5 	bl	8009e60 <puts>
		break;
 8003cf6:	4b91      	ldr	r3, [pc, #580]	@ (8003f3c <main+0x6e0>)
 8003cf8:	9311      	str	r3, [sp, #68]	@ 0x44
 8003cfa:	4b91      	ldr	r3, [pc, #580]	@ (8003f40 <main+0x6e4>)
 8003cfc:	9312      	str	r3, [sp, #72]	@ 0x48
 8003cfe:	4b91      	ldr	r3, [pc, #580]	@ (8003f44 <main+0x6e8>)
 8003d00:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003d02:	4b91      	ldr	r3, [pc, #580]	@ (8003f48 <main+0x6ec>)
 8003d04:	9314      	str	r3, [sp, #80]	@ 0x50
 8003d06:	4b91      	ldr	r3, [pc, #580]	@ (8003f4c <main+0x6f0>)
 8003d08:	9315      	str	r3, [sp, #84]	@ 0x54
 8003d0a:	4b91      	ldr	r3, [pc, #580]	@ (8003f50 <main+0x6f4>)
 8003d0c:	930c      	str	r3, [sp, #48]	@ 0x30
 8003d0e:	4b8a      	ldr	r3, [pc, #552]	@ (8003f38 <main+0x6dc>)
 8003d10:	930d      	str	r3, [sp, #52]	@ 0x34
 8003d12:	4b91      	ldr	r3, [pc, #580]	@ (8003f58 <main+0x6fc>)
 8003d14:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003d16:	4b91      	ldr	r3, [pc, #580]	@ (8003f5c <main+0x700>)
 8003d18:	9310      	str	r3, [sp, #64]	@ 0x40
 8003d1a:	e707      	b.n	8003b2c <main+0x2d0>
   		  adcflag = 0;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	9a02      	ldr	r2, [sp, #8]
   		  Record.record[Record.cursor].time = micros();
 8003d20:	6a3d      	ldr	r5, [r7, #32]
   		  adcflag = 0;
 8003d22:	7013      	strb	r3, [r2, #0]
    return __HAL_TIM_GET_COUNTER(&htim2);  // TIM2 카운터 값 읽기
 8003d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
   		  Record.record[Record.cursor].time = micros();
 8003d2a:	00eb      	lsls	r3, r5, #3
   		  Record.record[Record.cursor].val = (float)(adcBuf[0]-adcBuf[1]);
 8003d2c:	4698      	mov	r8, r3
   		  Record.record[Record.cursor].time = micros();
 8003d2e:	50fa      	str	r2, [r7, r3]
   		  Record.record[Record.cursor].val = (float)(adcBuf[0]-adcBuf[1]);
 8003d30:	9b03      	ldr	r3, [sp, #12]
 8003d32:	44b8      	add	r8, r7
 8003d34:	8818      	ldrh	r0, [r3, #0]
 8003d36:	885b      	ldrh	r3, [r3, #2]
   		  Record.cursor=(Record.cursor + 1)%RECORD_LEN;
 8003d38:	3501      	adds	r5, #1
   		  Record.record[Record.cursor].val = (float)(adcBuf[0]-adcBuf[1]);
 8003d3a:	1ac0      	subs	r0, r0, r3
 8003d3c:	f7fd fbce 	bl	80014dc <__aeabi_i2f>
 8003d40:	4643      	mov	r3, r8
   		  Record.cursor=(Record.cursor + 1)%RECORD_LEN;
 8003d42:	2203      	movs	r2, #3
   		  Record.record[Record.cursor].val = (float)(adcBuf[0]-adcBuf[1]);
 8003d44:	6058      	str	r0, [r3, #4]
   		  Record.cursor=(Record.cursor + 1)%RECORD_LEN;
 8003d46:	17eb      	asrs	r3, r5, #31
 8003d48:	0f9b      	lsrs	r3, r3, #30
 8003d4a:	18ed      	adds	r5, r5, r3
 8003d4c:	4015      	ands	r5, r2
 8003d4e:	1aed      	subs	r5, r5, r3
	a = amp * Cfg.cfg_rms * sqrt(2) * cos(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003d50:	465b      	mov	r3, fp
   		  Record.cursor=(Record.cursor + 1)%RECORD_LEN;
 8003d52:	623d      	str	r5, [r7, #32]
	a = amp * Cfg.cfg_rms * sqrt(2) * cos(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003d54:	68d9      	ldr	r1, [r3, #12]
 8003d56:	6858      	ldr	r0, [r3, #4]
   		  Record.cursor=(Record.cursor + 1)%RECORD_LEN;
 8003d58:	4690      	mov	r8, r2
	a = amp * Cfg.cfg_rms * sqrt(2) * cos(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003d5a:	f7fc fd4d 	bl	80007f8 <__aeabi_fadd>
 8003d5e:	f7ff fb07 	bl	8003370 <__aeabi_f2d>
 8003d62:	4a7f      	ldr	r2, [pc, #508]	@ (8003f60 <main+0x704>)
 8003d64:	4b7f      	ldr	r3, [pc, #508]	@ (8003f64 <main+0x708>)
 8003d66:	f7fe fbef 	bl	8002548 <__aeabi_dmul>
 8003d6a:	9004      	str	r0, [sp, #16]
 8003d6c:	9105      	str	r1, [sp, #20]
 8003d6e:	f003 fc27 	bl	80075c0 <cos>
 8003d72:	465b      	mov	r3, fp
	int idx1 = (rcd->cursor+RECORD_LEN-2)%RECORD_LEN;
 8003d74:	4644      	mov	r4, r8
	a = amp * Cfg.cfg_rms * sqrt(2) * cos(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003d76:	9000      	str	r0, [sp, #0]
 8003d78:	9101      	str	r1, [sp, #4]
 8003d7a:	6899      	ldr	r1, [r3, #8]
 8003d7c:	6818      	ldr	r0, [r3, #0]
 8003d7e:	f7fd f8ab 	bl	8000ed8 <__aeabi_fmul>
 8003d82:	f7ff faf5 	bl	8003370 <__aeabi_f2d>
 8003d86:	4a78      	ldr	r2, [pc, #480]	@ (8003f68 <main+0x70c>)
 8003d88:	4b78      	ldr	r3, [pc, #480]	@ (8003f6c <main+0x710>)
 8003d8a:	f7fe fbdd 	bl	8002548 <__aeabi_dmul>
	int idx1 = (rcd->cursor+RECORD_LEN-2)%RECORD_LEN;
 8003d8e:	1cab      	adds	r3, r5, #2
 8003d90:	17da      	asrs	r2, r3, #31
 8003d92:	0f92      	lsrs	r2, r2, #30
 8003d94:	189b      	adds	r3, r3, r2
 8003d96:	4023      	ands	r3, r4
 8003d98:	1a9b      	subs	r3, r3, r2
	float val = rcd->record[idx1].val;
 8003d9a:	00db      	lsls	r3, r3, #3
	a = amp * Cfg.cfg_rms * sqrt(2) * cos(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003d9c:	0002      	movs	r2, r0
	float val = rcd->record[idx1].val;
 8003d9e:	18fc      	adds	r4, r7, r3
	a = amp * Cfg.cfg_rms * sqrt(2) * cos(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003da0:	9006      	str	r0, [sp, #24]
 8003da2:	9107      	str	r1, [sp, #28]
 8003da4:	000b      	movs	r3, r1
 8003da6:	9800      	ldr	r0, [sp, #0]
 8003da8:	9901      	ldr	r1, [sp, #4]
 8003daa:	f7fe fbcd 	bl	8002548 <__aeabi_dmul>
 8003dae:	f7ff fb27 	bl	8003400 <__aeabi_d2f>
	float result = a * val + b * diffval(&Record);
 8003db2:	6861      	ldr	r1, [r4, #4]
 8003db4:	f7fd f890 	bl	8000ed8 <__aeabi_fmul>
	idx0 = (rcd->cursor+RECORD_LEN-DIFF_STEP-1)%RECORD_LEN;
 8003db8:	4641      	mov	r1, r8
 8003dba:	1c6b      	adds	r3, r5, #1
 8003dbc:	17da      	asrs	r2, r3, #31
 8003dbe:	0f92      	lsrs	r2, r2, #30
	idx1 = (rcd->cursor+RECORD_LEN-1)%RECORD_LEN;
 8003dc0:	3503      	adds	r5, #3
	idx0 = (rcd->cursor+RECORD_LEN-DIFF_STEP-1)%RECORD_LEN;
 8003dc2:	189b      	adds	r3, r3, r2
	idx1 = (rcd->cursor+RECORD_LEN-1)%RECORD_LEN;
 8003dc4:	400d      	ands	r5, r1
	idx0 = (rcd->cursor+RECORD_LEN-DIFF_STEP-1)%RECORD_LEN;
 8003dc6:	400b      	ands	r3, r1
	uint32_t difftime = (rcd->record[idx1].time + TIME_MAX - rcd->record[idx0].time) % TIME_MAX;
 8003dc8:	00e9      	lsls	r1, r5, #3
 8003dca:	4688      	mov	r8, r1
	float result = a * val + b * diffval(&Record);
 8003dcc:	9000      	str	r0, [sp, #0]
	uint32_t difftime = (rcd->record[idx1].time + TIME_MAX - rcd->record[idx0].time) % TIME_MAX;
 8003dce:	5878      	ldr	r0, [r7, r1]
 8003dd0:	4967      	ldr	r1, [pc, #412]	@ (8003f70 <main+0x714>)
	idx0 = (rcd->cursor+RECORD_LEN-DIFF_STEP-1)%RECORD_LEN;
 8003dd2:	1a9b      	subs	r3, r3, r2
	uint32_t difftime = (rcd->record[idx1].time + TIME_MAX - rcd->record[idx0].time) % TIME_MAX;
 8003dd4:	468c      	mov	ip, r1
 8003dd6:	00dd      	lsls	r5, r3, #3
 8003dd8:	597b      	ldr	r3, [r7, r5]
	float diffval = (rcd->record[idx1].val - rcd->record[idx0].val);
 8003dda:	4644      	mov	r4, r8
	uint32_t difftime = (rcd->record[idx1].time + TIME_MAX - rcd->record[idx0].time) % TIME_MAX;
 8003ddc:	4460      	add	r0, ip
 8003dde:	1ac0      	subs	r0, r0, r3
 8003de0:	f7fc fa30 	bl	8000244 <__aeabi_uidivmod>
	float diffval = (rcd->record[idx1].val - rcd->record[idx0].val);
 8003de4:	193b      	adds	r3, r7, r4
 8003de6:	685c      	ldr	r4, [r3, #4]
 8003de8:	197d      	adds	r5, r7, r5
 8003dea:	46a0      	mov	r8, r4
 8003dec:	686d      	ldr	r5, [r5, #4]
	if(difftime == 0){
 8003dee:	1e0c      	subs	r4, r1, #0
 8003df0:	d026      	beq.n	8003e40 <main+0x5e4>
	b = amp * Cfg.cfg_rms * sqrt(2) * sin(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003df2:	9804      	ldr	r0, [sp, #16]
 8003df4:	9905      	ldr	r1, [sp, #20]
 8003df6:	f003 fc23 	bl	8007640 <sin>
 8003dfa:	9004      	str	r0, [sp, #16]
 8003dfc:	9105      	str	r1, [sp, #20]
	float diffval = (rcd->record[idx1].val - rcd->record[idx0].val);
 8003dfe:	1c29      	adds	r1, r5, #0
 8003e00:	4640      	mov	r0, r8
 8003e02:	f7fd f9a7 	bl	8001154 <__aeabi_fsub>
	result = diffval * 3000 / (float)difftime;
 8003e06:	495b      	ldr	r1, [pc, #364]	@ (8003f74 <main+0x718>)
 8003e08:	f7fd f866 	bl	8000ed8 <__aeabi_fmul>
 8003e0c:	1c05      	adds	r5, r0, #0
 8003e0e:	0020      	movs	r0, r4
 8003e10:	f7fd fbb0 	bl	8001574 <__aeabi_ui2f>
 8003e14:	1c01      	adds	r1, r0, #0
 8003e16:	1c28      	adds	r0, r5, #0
 8003e18:	f7fc fe78 	bl	8000b0c <__aeabi_fdiv>
	b = amp * Cfg.cfg_rms * sqrt(2) * sin(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003e1c:	9a06      	ldr	r2, [sp, #24]
 8003e1e:	9b07      	ldr	r3, [sp, #28]
	result = diffval * 3000 / (float)difftime;
 8003e20:	1c05      	adds	r5, r0, #0
	b = amp * Cfg.cfg_rms * sqrt(2) * sin(M_PI * (deg + Cfg.cfg_phase) / 180.0f);
 8003e22:	9804      	ldr	r0, [sp, #16]
 8003e24:	9905      	ldr	r1, [sp, #20]
 8003e26:	f7fe fb8f 	bl	8002548 <__aeabi_dmul>
 8003e2a:	f7ff fae9 	bl	8003400 <__aeabi_d2f>
 8003e2e:	1c01      	adds	r1, r0, #0
	float result = a * val + b * diffval(&Record);
 8003e30:	1c28      	adds	r0, r5, #0
 8003e32:	f7fd f851 	bl	8000ed8 <__aeabi_fmul>
 8003e36:	1c01      	adds	r1, r0, #0
 8003e38:	9800      	ldr	r0, [sp, #0]
 8003e3a:	f7fc fcdd 	bl	80007f8 <__aeabi_fadd>
 8003e3e:	9000      	str	r0, [sp, #0]
	result = (uint32_t)val + 2048;
 8003e40:	9800      	ldr	r0, [sp, #0]
 8003e42:	f7fc fb87 	bl	8000554 <__aeabi_f2uiz>
 8003e46:	2380      	movs	r3, #128	@ 0x80
	if(result > 4095) return 4095;
 8003e48:	2280      	movs	r2, #128	@ 0x80
	result = (uint32_t)val + 2048;
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	18c3      	adds	r3, r0, r3
	if(result > 4095) return 4095;
 8003e4e:	0152      	lsls	r2, r2, #5
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d300      	bcc.n	8003e56 <main+0x5fa>
 8003e54:	4b48      	ldr	r3, [pc, #288]	@ (8003f78 <main+0x71c>)
   		  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dacval);
 8003e56:	2200      	movs	r2, #0
 8003e58:	2100      	movs	r1, #0
 8003e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e5c:	f000 ff96 	bl	8004d8c <HAL_DAC_SetValue>
       	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuf, 4);
 8003e60:	2204      	movs	r2, #4
 8003e62:	9903      	ldr	r1, [sp, #12]
 8003e64:	9808      	ldr	r0, [sp, #32]
 8003e66:	f000 fe97 	bl	8004b98 <HAL_ADC_Start_DMA>
 8003e6a:	e674      	b.n	8003b56 <main+0x2fa>
  		  Kb.flag_keyInput = 0;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	4698      	mov	r8, r3
  		  memset(Kb.keyInput,0,KEY_BUFLEN);
 8003e70:	2580      	movs	r5, #128	@ 0x80
  		  Kb.flag_keyInput = 0;
 8003e72:	4642      	mov	r2, r8
 8003e74:	3309      	adds	r3, #9
 8003e76:	33ff      	adds	r3, #255	@ 0xff
  		  processMenu(&Kb);
 8003e78:	0030      	movs	r0, r6
  		  memset(Kb.keyInput,0,KEY_BUFLEN);
 8003e7a:	006d      	lsls	r5, r5, #1
  		  Kb.flag_keyInput = 0;
 8003e7c:	50f2      	str	r2, [r6, r3]
  		  processMenu(&Kb);
 8003e7e:	f7ff fc45 	bl	800370c <processMenu>
  		  memset(Kb.keyInput,0,KEY_BUFLEN);
 8003e82:	002a      	movs	r2, r5
 8003e84:	2100      	movs	r1, #0
 8003e86:	0030      	movs	r0, r6
 8003e88:	f006 f8e0 	bl	800a04c <memset>
  		  Kb.cursor=0;
 8003e8c:	4643      	mov	r3, r8
 8003e8e:	5173      	str	r3, [r6, r5]
	switch(_Kb->menuId){
 8003e90:	3311      	adds	r3, #17
 8003e92:	33ff      	adds	r3, #255	@ 0xff
 8003e94:	58f3      	ldr	r3, [r6, r3]
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	d900      	bls.n	8003e9c <main+0x640>
 8003e9a:	e669      	b.n	8003b70 <main+0x314>
 8003e9c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	58d3      	ldr	r3, [r2, r3]
 8003ea2:	469f      	mov	pc, r3
		printf("Input True RMS Value(mA) : \r\n"); //
 8003ea4:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8003ea6:	f005 ffdb 	bl	8009e60 <puts>
		break;
 8003eaa:	e661      	b.n	8003b70 <main+0x314>
		printf("Input Phase(Deg.) : \r\n"); //
 8003eac:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8003eae:	f005 ffd7 	bl	8009e60 <puts>
		break;
 8003eb2:	e65d      	b.n	8003b70 <main+0x314>
		printf("Input RMS(mA) : \r\n"); //
 8003eb4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003eb6:	f005 ffd3 	bl	8009e60 <puts>
		break;
 8003eba:	e659      	b.n	8003b70 <main+0x314>
		printf("\e[2J\e[H");
 8003ebc:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8003ebe:	f005 ff69 	bl	8009d94 <iprintf>
		printf("[Calibaba v1.0]\r\n"); // 0
 8003ec2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8003ec4:	f005 ffcc 	bl	8009e60 <puts>
		printf("1. Config Output RMS(mA) [Current : %f]\r\n", Cfg.rms); // 1
 8003ec8:	465b      	mov	r3, fp
 8003eca:	6818      	ldr	r0, [r3, #0]
 8003ecc:	f7ff fa50 	bl	8003370 <__aeabi_f2d>
 8003ed0:	0002      	movs	r2, r0
 8003ed2:	000b      	movs	r3, r1
 8003ed4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8003ed6:	f005 ff5d 	bl	8009d94 <iprintf>
		printf("2. Config Output Phase(Deg.) [Current : %f]\r\n", Cfg.phase); // 2
 8003eda:	465b      	mov	r3, fp
 8003edc:	6858      	ldr	r0, [r3, #4]
 8003ede:	f7ff fa47 	bl	8003370 <__aeabi_f2d>
 8003ee2:	0002      	movs	r2, r0
 8003ee4:	000b      	movs	r3, r1
 8003ee6:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8003ee8:	f005 ff54 	bl	8009d94 <iprintf>
		printf("3. Calibrate RMS(mA) [Current : %f]\r\n", Cfg.cfg_rms); // 2
 8003eec:	465b      	mov	r3, fp
 8003eee:	6898      	ldr	r0, [r3, #8]
 8003ef0:	f7ff fa3e 	bl	8003370 <__aeabi_f2d>
 8003ef4:	0002      	movs	r2, r0
 8003ef6:	000b      	movs	r3, r1
 8003ef8:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8003efa:	f005 ff4b 	bl	8009d94 <iprintf>
		printf("4. Calibrate PHASE(Deg.) [Current : %f]\r\n", Cfg.cfg_phase); // 2
 8003efe:	465b      	mov	r3, fp
 8003f00:	68d8      	ldr	r0, [r3, #12]
 8003f02:	f7ff fa35 	bl	8003370 <__aeabi_f2d>
 8003f06:	0002      	movs	r2, r0
 8003f08:	000b      	movs	r3, r1
 8003f0a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8003f0c:	f005 ff42 	bl	8009d94 <iprintf>
	default:
		break;
	}
}
 8003f10:	e62e      	b.n	8003b70 <main+0x314>
		printf("Input True PHASE Value(Deg.) : \r\n"); //
 8003f12:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8003f14:	f005 ffa4 	bl	8009e60 <puts>
		break;
 8003f18:	e62a      	b.n	8003b70 <main+0x314>
 8003f1a:	4b08      	ldr	r3, [pc, #32]	@ (8003f3c <main+0x6e0>)
 8003f1c:	9311      	str	r3, [sp, #68]	@ 0x44
 8003f1e:	4b08      	ldr	r3, [pc, #32]	@ (8003f40 <main+0x6e4>)
 8003f20:	9312      	str	r3, [sp, #72]	@ 0x48
 8003f22:	4b08      	ldr	r3, [pc, #32]	@ (8003f44 <main+0x6e8>)
 8003f24:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003f26:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <main+0x6ec>)
 8003f28:	9314      	str	r3, [sp, #80]	@ 0x50
 8003f2a:	4b08      	ldr	r3, [pc, #32]	@ (8003f4c <main+0x6f0>)
 8003f2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8003f2e:	4b08      	ldr	r3, [pc, #32]	@ (8003f50 <main+0x6f4>)
 8003f30:	930c      	str	r3, [sp, #48]	@ 0x30
 8003f32:	4b01      	ldr	r3, [pc, #4]	@ (8003f38 <main+0x6dc>)
 8003f34:	930d      	str	r3, [sp, #52]	@ 0x34
 8003f36:	e67f      	b.n	8003c38 <main+0x3dc>
 8003f38:	0800c9fc 	.word	0x0800c9fc
 8003f3c:	0800c930 	.word	0x0800c930
 8003f40:	0800c938 	.word	0x0800c938
 8003f44:	0800c94c 	.word	0x0800c94c
 8003f48:	0800c978 	.word	0x0800c978
 8003f4c:	0800c9a8 	.word	0x0800c9a8
 8003f50:	0800c9d0 	.word	0x0800c9d0
 8003f54:	0800ca10 	.word	0x0800ca10
 8003f58:	0800ca28 	.word	0x0800ca28
 8003f5c:	0800ca48 	.word	0x0800ca48
 8003f60:	a2529d39 	.word	0xa2529d39
 8003f64:	3f91df46 	.word	0x3f91df46
 8003f68:	667f3bcd 	.word	0x667f3bcd
 8003f6c:	3ff6a09e 	.word	0x3ff6a09e
 8003f70:	3b9aca00 	.word	0x3b9aca00
 8003f74:	453b8000 	.word	0x453b8000
 8003f78:	00000fff 	.word	0x00000fff

08003f7c <Error_Handler>:
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8003f7c:	4770      	bx	lr
 8003f7e:	46c0      	nop			@ (mov r8, r8)

08003f80 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f80:	2201      	movs	r2, #1
 8003f82:	4b0a      	ldr	r3, [pc, #40]	@ (8003fac <HAL_MspInit+0x2c>)
{
 8003f84:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f86:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003f88:	4311      	orrs	r1, r2
 8003f8a:	6419      	str	r1, [r3, #64]	@ 0x40
 8003f8c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003f8e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f90:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f92:	9200      	str	r2, [sp, #0]
 8003f94:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f98:	0549      	lsls	r1, r1, #21
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa0:	400b      	ands	r3, r1
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fa6:	b002      	add	sp, #8
 8003fa8:	4770      	bx	lr
 8003faa:	46c0      	nop			@ (mov r8, r8)
 8003fac:	40021000 	.word	0x40021000

08003fb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003fb0:	b530      	push	{r4, r5, lr}
 8003fb2:	0004      	movs	r4, r0
 8003fb4:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fb6:	2214      	movs	r2, #20
 8003fb8:	2100      	movs	r1, #0
 8003fba:	a802      	add	r0, sp, #8
 8003fbc:	f006 f846 	bl	800a04c <memset>
  if(hadc->Instance==ADC1)
 8003fc0:	4b22      	ldr	r3, [pc, #136]	@ (800404c <HAL_ADC_MspInit+0x9c>)
 8003fc2:	6822      	ldr	r2, [r4, #0]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d001      	beq.n	8003fcc <HAL_ADC_MspInit+0x1c>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003fc8:	b009      	add	sp, #36	@ 0x24
 8003fca:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC_CLK_ENABLE();
 8003fcc:	2180      	movs	r1, #128	@ 0x80
 8003fce:	4b20      	ldr	r3, [pc, #128]	@ (8004050 <HAL_ADC_MspInit+0xa0>)
 8003fd0:	0349      	lsls	r1, r1, #13
 8003fd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fd4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	641a      	str	r2, [r3, #64]	@ 0x40
 8003fda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fdc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 8003fde:	400a      	ands	r2, r1
 8003fe0:	9200      	str	r2, [sp, #0]
 8003fe2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003fe8:	4311      	orrs	r1, r2
 8003fea:	6359      	str	r1, [r3, #52]	@ 0x34
 8003fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fee:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ff0:	401a      	ands	r2, r3
 8003ff2:	9201      	str	r2, [sp, #4]
 8003ff4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_V_Pin|ADC_1V6_Pin|ADC_Zf_Pin;
 8003ff6:	2207      	movs	r2, #7
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	9202      	str	r2, [sp, #8]
 8003ffc:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ffe:	f001 fafb 	bl	80055f8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8004002:	4d14      	ldr	r5, [pc, #80]	@ (8004054 <HAL_ADC_MspInit+0xa4>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004004:	2280      	movs	r2, #128	@ 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 8004006:	4b14      	ldr	r3, [pc, #80]	@ (8004058 <HAL_ADC_MspInit+0xa8>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004008:	612a      	str	r2, [r5, #16]
    hdma_adc1.Instance = DMA1_Channel1;
 800400a:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800400c:	2305      	movs	r3, #5
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800400e:	3280      	adds	r2, #128	@ 0x80
 8004010:	616a      	str	r2, [r5, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004012:	2280      	movs	r2, #128	@ 0x80
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004014:	606b      	str	r3, [r5, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004016:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004018:	00d2      	lsls	r2, r2, #3
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800401a:	0028      	movs	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800401c:	60ab      	str	r3, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800401e:	60eb      	str	r3, [r5, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004020:	61aa      	str	r2, [r5, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004022:	61eb      	str	r3, [r5, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004024:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004026:	f000 ff63 	bl	8004ef0 <HAL_DMA_Init>
 800402a:	2800      	cmp	r0, #0
 800402c:	d10a      	bne.n	8004044 <HAL_ADC_MspInit+0x94>
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 800402e:	2200      	movs	r2, #0
 8004030:	2100      	movs	r1, #0
 8004032:	200c      	movs	r0, #12
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004034:	6525      	str	r5, [r4, #80]	@ 0x50
 8004036:	62ac      	str	r4, [r5, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8004038:	f000 fe10 	bl	8004c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 800403c:	200c      	movs	r0, #12
 800403e:	f000 fe37 	bl	8004cb0 <HAL_NVIC_EnableIRQ>
}
 8004042:	e7c1      	b.n	8003fc8 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8004044:	f7ff ff9a 	bl	8003f7c <Error_Handler>
 8004048:	e7f1      	b.n	800402e <HAL_ADC_MspInit+0x7e>
 800404a:	46c0      	nop			@ (mov r8, r8)
 800404c:	40012400 	.word	0x40012400
 8004050:	40021000 	.word	0x40021000
 8004054:	200004fc 	.word	0x200004fc
 8004058:	40020008 	.word	0x40020008

0800405c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800405c:	b510      	push	{r4, lr}
 800405e:	0004      	movs	r4, r0
 8004060:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004062:	2214      	movs	r2, #20
 8004064:	2100      	movs	r1, #0
 8004066:	a802      	add	r0, sp, #8
 8004068:	f005 fff0 	bl	800a04c <memset>
  if(hdac->Instance==DAC1)
 800406c:	4b10      	ldr	r3, [pc, #64]	@ (80040b0 <HAL_DAC_MspInit+0x54>)
 800406e:	6822      	ldr	r2, [r4, #0]
 8004070:	429a      	cmp	r2, r3
 8004072:	d001      	beq.n	8004078 <HAL_DAC_MspInit+0x1c>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8004074:	b008      	add	sp, #32
 8004076:	bd10      	pop	{r4, pc}
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004078:	2180      	movs	r1, #128	@ 0x80
 800407a:	4b0e      	ldr	r3, [pc, #56]	@ (80040b4 <HAL_DAC_MspInit+0x58>)
 800407c:	0589      	lsls	r1, r1, #22
 800407e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(DAC_Z_GPIO_Port, &GPIO_InitStruct);
 8004080:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004082:	430a      	orrs	r2, r1
 8004084:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(DAC_Z_GPIO_Port, &GPIO_InitStruct);
 8004088:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_DAC1_CLK_ENABLE();
 800408a:	400a      	ands	r2, r1
 800408c:	9200      	str	r2, [sp, #0]
 800408e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004090:	2201      	movs	r2, #1
 8004092:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004094:	4311      	orrs	r1, r2
 8004096:	6359      	str	r1, [r3, #52]	@ 0x34
 8004098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(DAC_Z_GPIO_Port, &GPIO_InitStruct);
 800409a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800409c:	401a      	ands	r2, r3
 800409e:	9201      	str	r2, [sp, #4]
 80040a0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = DAC_Z_Pin;
 80040a2:	2210      	movs	r2, #16
 80040a4:	2303      	movs	r3, #3
 80040a6:	9202      	str	r2, [sp, #8]
 80040a8:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(DAC_Z_GPIO_Port, &GPIO_InitStruct);
 80040aa:	f001 faa5 	bl	80055f8 <HAL_GPIO_Init>
}
 80040ae:	e7e1      	b.n	8004074 <HAL_DAC_MspInit+0x18>
 80040b0:	40007400 	.word	0x40007400
 80040b4:	40021000 	.word	0x40021000

080040b8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 80040b8:	2380      	movs	r3, #128	@ 0x80
{
 80040ba:	b500      	push	{lr}
  if(htim_base->Instance==TIM2)
 80040bc:	6802      	ldr	r2, [r0, #0]
{
 80040be:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM2)
 80040c0:	05db      	lsls	r3, r3, #23
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d001      	beq.n	80040ca <HAL_TIM_Base_MspInit+0x12>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80040c6:	b003      	add	sp, #12
 80040c8:	bd00      	pop	{pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040ca:	2301      	movs	r3, #1
 80040cc:	4a08      	ldr	r2, [pc, #32]	@ (80040f0 <HAL_TIM_Base_MspInit+0x38>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80040ce:	200f      	movs	r0, #15
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040d0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80040d2:	4319      	orrs	r1, r3
 80040d4:	63d1      	str	r1, [r2, #60]	@ 0x3c
 80040d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80040d8:	2100      	movs	r1, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040da:	4013      	ands	r3, r2
 80040dc:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80040de:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040e0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80040e2:	f000 fdbb 	bl	8004c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80040e6:	200f      	movs	r0, #15
 80040e8:	f000 fde2 	bl	8004cb0 <HAL_NVIC_EnableIRQ>
}
 80040ec:	e7eb      	b.n	80040c6 <HAL_TIM_Base_MspInit+0xe>
 80040ee:	46c0      	nop			@ (mov r8, r8)
 80040f0:	40021000 	.word	0x40021000

080040f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80040f4:	b570      	push	{r4, r5, r6, lr}
 80040f6:	0004      	movs	r4, r0
 80040f8:	b092      	sub	sp, #72	@ 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040fa:	2214      	movs	r2, #20
 80040fc:	2100      	movs	r1, #0
 80040fe:	a802      	add	r0, sp, #8
 8004100:	f005 ffa4 	bl	800a04c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004104:	222c      	movs	r2, #44	@ 0x2c
 8004106:	2100      	movs	r1, #0
 8004108:	a807      	add	r0, sp, #28
 800410a:	f005 ff9f 	bl	800a04c <memset>
  if(huart->Instance==USART1)
 800410e:	4b34      	ldr	r3, [pc, #208]	@ (80041e0 <HAL_UART_MspInit+0xec>)
 8004110:	6822      	ldr	r2, [r4, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d001      	beq.n	800411a <HAL_UART_MspInit+0x26>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8004116:	b012      	add	sp, #72	@ 0x48
 8004118:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800411a:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800411c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800411e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004120:	f001 ff1e 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 8004124:	2800      	cmp	r0, #0
 8004126:	d152      	bne.n	80041ce <HAL_UART_MspInit+0xda>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004128:	2180      	movs	r1, #128	@ 0x80
 800412a:	4b2e      	ldr	r3, [pc, #184]	@ (80041e4 <HAL_UART_MspInit+0xf0>)
 800412c:	01c9      	lsls	r1, r1, #7
 800412e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8004130:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8004132:	430a      	orrs	r2, r1
 8004134:	641a      	str	r2, [r3, #64]	@ 0x40
 8004136:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004138:	482b      	ldr	r0, [pc, #172]	@ (80041e8 <HAL_UART_MspInit+0xf4>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800413a:	400a      	ands	r2, r1
 800413c:	9200      	str	r2, [sp, #0]
 800413e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004140:	2202      	movs	r2, #2
 8004142:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004144:	4311      	orrs	r1, r2
 8004146:	6359      	str	r1, [r3, #52]	@ 0x34
 8004148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800414a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800414c:	401a      	ands	r2, r3
 800414e:	9201      	str	r2, [sp, #4]
 8004150:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004152:	22c0      	movs	r2, #192	@ 0xc0
 8004154:	2302      	movs	r3, #2
 8004156:	9202      	str	r2, [sp, #8]
 8004158:	9303      	str	r3, [sp, #12]
 800415a:	2300      	movs	r3, #0
 800415c:	2200      	movs	r2, #0
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800415e:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004160:	9204      	str	r2, [sp, #16]
 8004162:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004164:	f001 fa48 	bl	80055f8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8004168:	4d20      	ldr	r5, [pc, #128]	@ (80041ec <HAL_UART_MspInit+0xf8>)
 800416a:	4b21      	ldr	r3, [pc, #132]	@ (80041f0 <HAL_UART_MspInit+0xfc>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800416c:	0028      	movs	r0, r5
    hdma_usart1_rx.Instance = DMA1_Channel2;
 800416e:	602b      	str	r3, [r5, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004170:	2332      	movs	r3, #50	@ 0x32
 8004172:	606b      	str	r3, [r5, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004174:	334e      	adds	r3, #78	@ 0x4e
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004176:	60ae      	str	r6, [r5, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004178:	60ee      	str	r6, [r5, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800417a:	612b      	str	r3, [r5, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800417c:	616e      	str	r6, [r5, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800417e:	61ae      	str	r6, [r5, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004180:	61ee      	str	r6, [r5, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004182:	622e      	str	r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004184:	f000 feb4 	bl	8004ef0 <HAL_DMA_Init>
 8004188:	2800      	cmp	r0, #0
 800418a:	d126      	bne.n	80041da <HAL_UART_MspInit+0xe6>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800418c:	2280      	movs	r2, #128	@ 0x80
    hdma_usart1_tx.Instance = DMA1_Channel3;
 800418e:	4b19      	ldr	r3, [pc, #100]	@ (80041f4 <HAL_UART_MspInit+0x100>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004190:	50a5      	str	r5, [r4, r2]
 8004192:	62ac      	str	r4, [r5, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8004194:	4d18      	ldr	r5, [pc, #96]	@ (80041f8 <HAL_UART_MspInit+0x104>)
 8004196:	602b      	str	r3, [r5, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004198:	2333      	movs	r3, #51	@ 0x33
 800419a:	606b      	str	r3, [r5, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800419c:	3b23      	subs	r3, #35	@ 0x23
 800419e:	60ab      	str	r3, [r5, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041a0:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80041a2:	0028      	movs	r0, r5
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041a4:	60eb      	str	r3, [r5, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80041a6:	612a      	str	r2, [r5, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041a8:	616b      	str	r3, [r5, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041aa:	61ab      	str	r3, [r5, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80041ac:	61eb      	str	r3, [r5, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80041ae:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80041b0:	f000 fe9e 	bl	8004ef0 <HAL_DMA_Init>
 80041b4:	2800      	cmp	r0, #0
 80041b6:	d10d      	bne.n	80041d4 <HAL_UART_MspInit+0xe0>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80041b8:	2200      	movs	r2, #0
 80041ba:	2100      	movs	r1, #0
 80041bc:	201b      	movs	r0, #27
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80041be:	67e5      	str	r5, [r4, #124]	@ 0x7c
 80041c0:	62ac      	str	r4, [r5, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80041c2:	f000 fd4b 	bl	8004c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80041c6:	201b      	movs	r0, #27
 80041c8:	f000 fd72 	bl	8004cb0 <HAL_NVIC_EnableIRQ>
}
 80041cc:	e7a3      	b.n	8004116 <HAL_UART_MspInit+0x22>
      Error_Handler();
 80041ce:	f7ff fed5 	bl	8003f7c <Error_Handler>
 80041d2:	e7a9      	b.n	8004128 <HAL_UART_MspInit+0x34>
      Error_Handler();
 80041d4:	f7ff fed2 	bl	8003f7c <Error_Handler>
 80041d8:	e7ee      	b.n	80041b8 <HAL_UART_MspInit+0xc4>
      Error_Handler();
 80041da:	f7ff fecf 	bl	8003f7c <Error_Handler>
 80041de:	e7d5      	b.n	800418c <HAL_UART_MspInit+0x98>
 80041e0:	40013800 	.word	0x40013800
 80041e4:	40021000 	.word	0x40021000
 80041e8:	50000400 	.word	0x50000400
 80041ec:	200003ac 	.word	0x200003ac
 80041f0:	4002001c 	.word	0x4002001c
 80041f4:	40020030 	.word	0x40020030
 80041f8:	20000350 	.word	0x20000350

080041fc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80041fc:	e7fe      	b.n	80041fc <NMI_Handler>
 80041fe:	46c0      	nop			@ (mov r8, r8)

08004200 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004200:	e7fe      	b.n	8004200 <HardFault_Handler>
 8004202:	46c0      	nop			@ (mov r8, r8)

08004204 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004204:	4770      	bx	lr
 8004206:	46c0      	nop			@ (mov r8, r8)

08004208 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8004208:	4770      	bx	lr
 800420a:	46c0      	nop			@ (mov r8, r8)

0800420c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800420c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800420e:	f000 f8e1 	bl	80043d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004212:	bd10      	pop	{r4, pc}

08004214 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004214:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004216:	4802      	ldr	r0, [pc, #8]	@ (8004220 <DMA1_Channel1_IRQHandler+0xc>)
 8004218:	f000 ffc0 	bl	800519c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800421c:	bd10      	pop	{r4, pc}
 800421e:	46c0      	nop			@ (mov r8, r8)
 8004220:	200004fc 	.word	0x200004fc

08004224 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004224:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004226:	4803      	ldr	r0, [pc, #12]	@ (8004234 <DMA1_Channel2_3_IRQHandler+0x10>)
 8004228:	f000 ffb8 	bl	800519c <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800422c:	4802      	ldr	r0, [pc, #8]	@ (8004238 <DMA1_Channel2_3_IRQHandler+0x14>)
 800422e:	f000 ffb5 	bl	800519c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004232:	bd10      	pop	{r4, pc}
 8004234:	200003ac 	.word	0x200003ac
 8004238:	20000350 	.word	0x20000350

0800423c <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18).
  */
void ADC1_COMP_IRQHandler(void)
{
 800423c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800423e:	4802      	ldr	r0, [pc, #8]	@ (8004248 <ADC1_COMP_IRQHandler+0xc>)
 8004240:	f000 fa50 	bl	80046e4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8004244:	bd10      	pop	{r4, pc}
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	20000558 	.word	0x20000558

0800424c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800424c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800424e:	4802      	ldr	r0, [pc, #8]	@ (8004258 <TIM2_IRQHandler+0xc>)
 8004250:	f002 f90e 	bl	8006470 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004254:	bd10      	pop	{r4, pc}
 8004256:	46c0      	nop			@ (mov r8, r8)
 8004258:	2000049c 	.word	0x2000049c

0800425c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 800425c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800425e:	4802      	ldr	r0, [pc, #8]	@ (8004268 <USART1_IRQHandler+0xc>)
 8004260:	f002 fb96 	bl	8006990 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004264:	bd10      	pop	{r4, pc}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	20000408 	.word	0x20000408

0800426c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800426c:	2001      	movs	r0, #1
 800426e:	4770      	bx	lr

08004270 <_kill>:

int _kill(int pid, int sig)
{
 8004270:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004272:	f005 ff57 	bl	800a124 <__errno>
 8004276:	2316      	movs	r3, #22
 8004278:	6003      	str	r3, [r0, #0]
  return -1;
 800427a:	2001      	movs	r0, #1
}
 800427c:	4240      	negs	r0, r0
 800427e:	bd10      	pop	{r4, pc}

08004280 <_exit>:

void _exit (int status)
{
 8004280:	b510      	push	{r4, lr}
  errno = EINVAL;
 8004282:	f005 ff4f 	bl	800a124 <__errno>
 8004286:	2316      	movs	r3, #22
 8004288:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800428a:	e7fe      	b.n	800428a <_exit+0xa>

0800428c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800428c:	b570      	push	{r4, r5, r6, lr}
 800428e:	1e16      	subs	r6, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004290:	dd07      	ble.n	80042a2 <_read+0x16>
 8004292:	000c      	movs	r4, r1
 8004294:	188d      	adds	r5, r1, r2
  {
    *ptr++ = __io_getchar();
 8004296:	e000      	b.n	800429a <_read+0xe>
 8004298:	bf00      	nop
 800429a:	7020      	strb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800429c:	3401      	adds	r4, #1
 800429e:	42ac      	cmp	r4, r5
 80042a0:	d1f9      	bne.n	8004296 <_read+0xa>
  }

  return len;
}
 80042a2:	0030      	movs	r0, r6
 80042a4:	bd70      	pop	{r4, r5, r6, pc}
 80042a6:	46c0      	nop			@ (mov r8, r8)

080042a8 <_close>:
}

int _close(int file)
{
  (void)file;
  return -1;
 80042a8:	2001      	movs	r0, #1
}
 80042aa:	4240      	negs	r0, r0
 80042ac:	4770      	bx	lr
 80042ae:	46c0      	nop			@ (mov r8, r8)

080042b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80042b0:	2380      	movs	r3, #128	@ 0x80
 80042b2:	019b      	lsls	r3, r3, #6
  return 0;
}
 80042b4:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80042b6:	604b      	str	r3, [r1, #4]
}
 80042b8:	4770      	bx	lr
 80042ba:	46c0      	nop			@ (mov r8, r8)

080042bc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80042bc:	2001      	movs	r0, #1
 80042be:	4770      	bx	lr

080042c0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80042c0:	2000      	movs	r0, #0
 80042c2:	4770      	bx	lr

080042c4 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042c4:	490c      	ldr	r1, [pc, #48]	@ (80042f8 <_sbrk+0x34>)
 80042c6:	4a0d      	ldr	r2, [pc, #52]	@ (80042fc <_sbrk+0x38>)
{
 80042c8:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042ca:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042cc:	490c      	ldr	r1, [pc, #48]	@ (8004300 <_sbrk+0x3c>)
{
 80042ce:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80042d0:	6808      	ldr	r0, [r1, #0]
 80042d2:	2800      	cmp	r0, #0
 80042d4:	d004      	beq.n	80042e0 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042d6:	18c3      	adds	r3, r0, r3
 80042d8:	4293      	cmp	r3, r2
 80042da:	d806      	bhi.n	80042ea <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80042dc:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80042de:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80042e0:	4808      	ldr	r0, [pc, #32]	@ (8004304 <_sbrk+0x40>)
  if (__sbrk_heap_end + incr > max_heap)
 80042e2:	18c3      	adds	r3, r0, r3
    __sbrk_heap_end = &_end;
 80042e4:	6008      	str	r0, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d9f8      	bls.n	80042dc <_sbrk+0x18>
    errno = ENOMEM;
 80042ea:	f005 ff1b 	bl	800a124 <__errno>
 80042ee:	230c      	movs	r3, #12
 80042f0:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80042f2:	2001      	movs	r0, #1
 80042f4:	4240      	negs	r0, r0
 80042f6:	e7f2      	b.n	80042de <_sbrk+0x1a>
 80042f8:	00000400 	.word	0x00000400
 80042fc:	20004800 	.word	0x20004800
 8004300:	200005bc 	.word	0x200005bc
 8004304:	20000730 	.word	0x20000730

08004308 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004308:	4770      	bx	lr
 800430a:	46c0      	nop			@ (mov r8, r8)

0800430c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800430c:	480d      	ldr	r0, [pc, #52]	@ (8004344 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800430e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004310:	f7ff fffa 	bl	8004308 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004314:	480c      	ldr	r0, [pc, #48]	@ (8004348 <LoopForever+0x6>)
  ldr r1, =_edata
 8004316:	490d      	ldr	r1, [pc, #52]	@ (800434c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004318:	4a0d      	ldr	r2, [pc, #52]	@ (8004350 <LoopForever+0xe>)
  movs r3, #0
 800431a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800431c:	e002      	b.n	8004324 <LoopCopyDataInit>

0800431e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800431e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004322:	3304      	adds	r3, #4

08004324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004328:	d3f9      	bcc.n	800431e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800432a:	4a0a      	ldr	r2, [pc, #40]	@ (8004354 <LoopForever+0x12>)
  ldr r4, =_ebss
 800432c:	4c0a      	ldr	r4, [pc, #40]	@ (8004358 <LoopForever+0x16>)
  movs r3, #0
 800432e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004330:	e001      	b.n	8004336 <LoopFillZerobss>

08004332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004334:	3204      	adds	r2, #4

08004336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004338:	d3fb      	bcc.n	8004332 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800433a:	f005 fef9 	bl	800a130 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800433e:	f7ff fa8d 	bl	800385c <main>

08004342 <LoopForever>:

LoopForever:
  b LoopForever
 8004342:	e7fe      	b.n	8004342 <LoopForever>
  ldr   r0, =_estack
 8004344:	20004800 	.word	0x20004800
  ldr r0, =_sdata
 8004348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800434c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8004350:	0800d130 	.word	0x0800d130
  ldr r2, =_sbss
 8004354:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004358:	2000072c 	.word	0x2000072c

0800435c <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800435c:	e7fe      	b.n	800435c <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>
	...

08004360 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004360:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004362:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <HAL_InitTick+0x40>)
{
 8004364:	0004      	movs	r4, r0
  if ((uint32_t)uwTickFreq != 0U)
 8004366:	7819      	ldrb	r1, [r3, #0]
 8004368:	2900      	cmp	r1, #0
 800436a:	d101      	bne.n	8004370 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 800436c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800436e:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004370:	20fa      	movs	r0, #250	@ 0xfa
 8004372:	0080      	lsls	r0, r0, #2
 8004374:	f7fb fee0 	bl	8000138 <__udivsi3>
 8004378:	4d0a      	ldr	r5, [pc, #40]	@ (80043a4 <HAL_InitTick+0x44>)
 800437a:	0001      	movs	r1, r0
 800437c:	6828      	ldr	r0, [r5, #0]
 800437e:	f7fb fedb 	bl	8000138 <__udivsi3>
 8004382:	f000 fca1 	bl	8004cc8 <HAL_SYSTICK_Config>
 8004386:	2800      	cmp	r0, #0
 8004388:	d1f0      	bne.n	800436c <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800438a:	2c03      	cmp	r4, #3
 800438c:	d8ee      	bhi.n	800436c <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800438e:	3801      	subs	r0, #1
 8004390:	2200      	movs	r2, #0
 8004392:	0021      	movs	r1, r4
 8004394:	f000 fc62 	bl	8004c5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004398:	4b03      	ldr	r3, [pc, #12]	@ (80043a8 <HAL_InitTick+0x48>)
 800439a:	2000      	movs	r0, #0
 800439c:	601c      	str	r4, [r3, #0]
  return status;
 800439e:	e7e6      	b.n	800436e <HAL_InitTick+0xe>
 80043a0:	20000008 	.word	0x20000008
 80043a4:	20000004 	.word	0x20000004
 80043a8:	2000000c 	.word	0x2000000c

080043ac <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043ac:	2380      	movs	r3, #128	@ 0x80
 80043ae:	4a08      	ldr	r2, [pc, #32]	@ (80043d0 <HAL_Init+0x24>)
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	6811      	ldr	r1, [r2, #0]
{
 80043b4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043b6:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043b8:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043ba:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043bc:	f7ff ffd0 	bl	8004360 <HAL_InitTick>
 80043c0:	1e04      	subs	r4, r0, #0
 80043c2:	d002      	beq.n	80043ca <HAL_Init+0x1e>
    status = HAL_ERROR;
 80043c4:	2401      	movs	r4, #1
}
 80043c6:	0020      	movs	r0, r4
 80043c8:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 80043ca:	f7ff fdd9 	bl	8003f80 <HAL_MspInit>
 80043ce:	e7fa      	b.n	80043c6 <HAL_Init+0x1a>
 80043d0:	40022000 	.word	0x40022000

080043d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80043d4:	4a03      	ldr	r2, [pc, #12]	@ (80043e4 <HAL_IncTick+0x10>)
 80043d6:	4b04      	ldr	r3, [pc, #16]	@ (80043e8 <HAL_IncTick+0x14>)
 80043d8:	6811      	ldr	r1, [r2, #0]
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	185b      	adds	r3, r3, r1
 80043de:	6013      	str	r3, [r2, #0]
}
 80043e0:	4770      	bx	lr
 80043e2:	46c0      	nop			@ (mov r8, r8)
 80043e4:	200005c0 	.word	0x200005c0
 80043e8:	20000008 	.word	0x20000008

080043ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80043ec:	4b01      	ldr	r3, [pc, #4]	@ (80043f4 <HAL_GetTick+0x8>)
 80043ee:	6818      	ldr	r0, [r3, #0]
}
 80043f0:	4770      	bx	lr
 80043f2:	46c0      	nop			@ (mov r8, r8)
 80043f4:	200005c0 	.word	0x200005c0

080043f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80043f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043fa:	46d6      	mov	lr, sl
 80043fc:	464f      	mov	r7, r9
 80043fe:	4646      	mov	r6, r8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr1 = 0UL;
  uint32_t tmp_cfgr2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004400:	2300      	movs	r3, #0
{
 8004402:	b5c0      	push	{r6, r7, lr}
 8004404:	b082      	sub	sp, #8
 8004406:	1e04      	subs	r4, r0, #0
  __IO uint32_t wait_loop_index = 0UL;
 8004408:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 800440a:	d02c      	beq.n	8004466 <HAL_ADC_Init+0x6e>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800440c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800440e:	2d00      	cmp	r5, #0
 8004410:	d100      	bne.n	8004414 <HAL_ADC_Init+0x1c>
 8004412:	e0cc      	b.n	80045ae <HAL_ADC_Init+0x1b6>
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004414:	2380      	movs	r3, #128	@ 0x80

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004416:	6825      	ldr	r5, [r4, #0]
 8004418:	055b      	lsls	r3, r3, #21
 800441a:	68aa      	ldr	r2, [r5, #8]
 800441c:	421a      	tst	r2, r3
 800441e:	d115      	bne.n	800444c <HAL_ADC_Init+0x54>
  MODIFY_REG(ADCx->CR,
 8004420:	68aa      	ldr	r2, [r5, #8]
 8004422:	497b      	ldr	r1, [pc, #492]	@ (8004610 <HAL_ADC_Init+0x218>)
 8004424:	400a      	ands	r2, r1
 8004426:	4313      	orrs	r3, r2
 8004428:	60ab      	str	r3, [r5, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800442a:	4b7a      	ldr	r3, [pc, #488]	@ (8004614 <HAL_ADC_Init+0x21c>)
 800442c:	497a      	ldr	r1, [pc, #488]	@ (8004618 <HAL_ADC_Init+0x220>)
 800442e:	6818      	ldr	r0, [r3, #0]
 8004430:	f7fb fe82 	bl	8000138 <__udivsi3>
 8004434:	3001      	adds	r0, #1
 8004436:	0040      	lsls	r0, r0, #1
 8004438:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 800443a:	9b01      	ldr	r3, [sp, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d005      	beq.n	800444c <HAL_ADC_Init+0x54>
    {
      wait_loop_index--;
 8004440:	9b01      	ldr	r3, [sp, #4]
 8004442:	3b01      	subs	r3, #1
 8004444:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004446:	9b01      	ldr	r3, [sp, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1f9      	bne.n	8004440 <HAL_ADC_Init+0x48>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800444c:	68ab      	ldr	r3, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800444e:	2000      	movs	r0, #0
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	d400      	bmi.n	8004456 <HAL_ADC_Init+0x5e>
 8004454:	e09d      	b.n	8004592 <HAL_ADC_Init+0x19a>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004456:	68ab      	ldr	r3, [r5, #8]
 8004458:	075b      	lsls	r3, r3, #29
 800445a:	d50b      	bpl.n	8004474 <HAL_ADC_Init+0x7c>
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800445c:	6da3      	ldr	r3, [r4, #88]	@ 0x58

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800445e:	2210      	movs	r2, #16
 8004460:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004462:	4313      	orrs	r3, r2
 8004464:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 8004466:	2001      	movs	r0, #1

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 8004468:	b002      	add	sp, #8
 800446a:	bce0      	pop	{r5, r6, r7}
 800446c:	46ba      	mov	sl, r7
 800446e:	46b1      	mov	r9, r6
 8004470:	46a8      	mov	r8, r5
 8004472:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004474:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004476:	06db      	lsls	r3, r3, #27
 8004478:	d4f1      	bmi.n	800445e <HAL_ADC_Init+0x66>
    ADC_STATE_CLR_SET(hadc->State,
 800447a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800447c:	4a67      	ldr	r2, [pc, #412]	@ (800461c <HAL_ADC_Init+0x224>)
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800447e:	6921      	ldr	r1, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 8004480:	4013      	ands	r3, r2
 8004482:	3206      	adds	r2, #6
 8004484:	32ff      	adds	r2, #255	@ 0xff
 8004486:	4313      	orrs	r3, r2
 8004488:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800448a:	68ab      	ldr	r3, [r5, #8]
 800448c:	07db      	lsls	r3, r3, #31
 800448e:	d45c      	bmi.n	800454a <HAL_ADC_Init+0x152>
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004490:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8004492:	68a2      	ldr	r2, [r4, #8]
 8004494:	1e7b      	subs	r3, r7, #1
 8004496:	419f      	sbcs	r7, r3
 8004498:	68e3      	ldr	r3, [r4, #12]
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800449a:	7ea6      	ldrb	r6, [r4, #26]
 800449c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800449e:	7e23      	ldrb	r3, [r4, #24]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80044a0:	033f      	lsls	r7, r7, #12
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80044a2:	039b      	lsls	r3, r3, #14
 80044a4:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80044a6:	7e63      	ldrb	r3, [r4, #25]
 80044a8:	03db      	lsls	r3, r3, #15
 80044aa:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80044ac:	0373      	lsls	r3, r6, #13
 80044ae:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80044b0:	2900      	cmp	r1, #0
 80044b2:	da00      	bge.n	80044b6 <HAL_ADC_Init+0xbe>
 80044b4:	e09b      	b.n	80045ee <HAL_ADC_Init+0x1f6>
 80044b6:	2380      	movs	r3, #128	@ 0x80
 80044b8:	039b      	lsls	r3, r3, #14
 80044ba:	469c      	mov	ip, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044bc:	232c      	movs	r3, #44	@ 0x2c
 80044be:	5ce3      	ldrb	r3, [r4, r3]
 80044c0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80044c2:	4313      	orrs	r3, r2
 80044c4:	433b      	orrs	r3, r7
 80044c6:	4662      	mov	r2, ip
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80044c8:	2720      	movs	r7, #32
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80044ca:	4313      	orrs	r3, r2
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80044cc:	5de2      	ldrb	r2, [r4, r7]
 80044ce:	2a01      	cmp	r2, #1
 80044d0:	d100      	bne.n	80044d4 <HAL_ADC_Init+0xdc>
 80044d2:	e090      	b.n	80045f6 <HAL_ADC_Init+0x1fe>
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044d4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80044d6:	2a00      	cmp	r2, #0
 80044d8:	d005      	beq.n	80044e6 <HAL_ADC_Init+0xee>
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80044da:	26e0      	movs	r6, #224	@ 0xe0
 80044dc:	0076      	lsls	r6, r6, #1
 80044de:	4032      	ands	r2, r6
 80044e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80044e2:	4332      	orrs	r2, r6
 80044e4:	4313      	orrs	r3, r2
      if (hadc->Init.OversamplingMode == ENABLE)
 80044e6:	273c      	movs	r7, #60	@ 0x3c
      MODIFY_REG(hadc->Instance->CFGR1,
 80044e8:	68ea      	ldr	r2, [r5, #12]
 80044ea:	4e4d      	ldr	r6, [pc, #308]	@ (8004620 <HAL_ADC_Init+0x228>)
 80044ec:	4032      	ands	r2, r6
 80044ee:	4313      	orrs	r3, r2
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044f0:	6866      	ldr	r6, [r4, #4]
      MODIFY_REG(hadc->Instance->CFGR1,
 80044f2:	60eb      	str	r3, [r5, #12]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044f4:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 80044f6:	5de7      	ldrb	r7, [r4, r7]
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044f8:	0fb3      	lsrs	r3, r6, #30
 80044fa:	079b      	lsls	r3, r3, #30
 80044fc:	469a      	mov	sl, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 80044fe:	46bc      	mov	ip, r7
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004500:	431a      	orrs	r2, r3
      if (hadc->Init.OversamplingMode == ENABLE)
 8004502:	2f01      	cmp	r7, #1
 8004504:	d109      	bne.n	800451a <HAL_ADC_Init+0x122>
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8004506:	6c67      	ldr	r7, [r4, #68]	@ 0x44
 8004508:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800450a:	433b      	orrs	r3, r7
 800450c:	431a      	orrs	r2, r3
 800450e:	4653      	mov	r3, sl
 8004510:	6ca7      	ldr	r7, [r4, #72]	@ 0x48
 8004512:	433a      	orrs	r2, r7
 8004514:	431a      	orrs	r2, r3
 8004516:	4663      	mov	r3, ip
 8004518:	431a      	orrs	r2, r3
      MODIFY_REG(hadc->Instance->CFGR2,
 800451a:	692b      	ldr	r3, [r5, #16]
 800451c:	4f41      	ldr	r7, [pc, #260]	@ (8004624 <HAL_ADC_Init+0x22c>)
 800451e:	403b      	ands	r3, r7
 8004520:	4313      	orrs	r3, r2
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004522:	2280      	movs	r2, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 8004524:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004526:	0073      	lsls	r3, r6, #1
 8004528:	085b      	lsrs	r3, r3, #1
 800452a:	05d2      	lsls	r2, r2, #23
 800452c:	4293      	cmp	r3, r2
 800452e:	d00c      	beq.n	800454a <HAL_ADC_Init+0x152>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004530:	2380      	movs	r3, #128	@ 0x80
 8004532:	061b      	lsls	r3, r3, #24
 8004534:	429e      	cmp	r6, r3
 8004536:	d008      	beq.n	800454a <HAL_ADC_Init+0x152>
        MODIFY_REG(ADC1_COMMON->CCR,
 8004538:	4a3b      	ldr	r2, [pc, #236]	@ (8004628 <HAL_ADC_Init+0x230>)
 800453a:	4f3c      	ldr	r7, [pc, #240]	@ (800462c <HAL_ADC_Init+0x234>)
 800453c:	6813      	ldr	r3, [r2, #0]
 800453e:	403b      	ands	r3, r7
 8004540:	27f0      	movs	r7, #240	@ 0xf0
 8004542:	03bf      	lsls	r7, r7, #14
 8004544:	403e      	ands	r6, r7
 8004546:	4333      	orrs	r3, r6
 8004548:	6013      	str	r3, [r2, #0]
  MODIFY_REG(ADCx->SMPR,
 800454a:	2607      	movs	r6, #7
 800454c:	2770      	movs	r7, #112	@ 0x70
 800454e:	696b      	ldr	r3, [r5, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004550:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8004552:	43b3      	bics	r3, r6
 8004554:	4313      	orrs	r3, r2
 8004556:	616b      	str	r3, [r5, #20]
 8004558:	696e      	ldr	r6, [r5, #20]
 800455a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800455c:	43be      	bics	r6, r7
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	4333      	orrs	r3, r6
 8004562:	616b      	str	r3, [r5, #20]
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004564:	2900      	cmp	r1, #0
 8004566:	d128      	bne.n	80045ba <HAL_ADC_Init+0x1c2>
      SET_BIT(hadc->Instance->CHSELR,
 8004568:	2310      	movs	r3, #16
 800456a:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800456c:	425b      	negs	r3, r3
 800456e:	430b      	orrs	r3, r1
 8004570:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004572:	2307      	movs	r3, #7
 8004574:	6969      	ldr	r1, [r5, #20]
 8004576:	400b      	ands	r3, r1
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004578:	429a      	cmp	r2, r3
 800457a:	d02f      	beq.n	80045dc <HAL_ADC_Init+0x1e4>
      ADC_STATE_CLR_SET(hadc->State,
 800457c:	2212      	movs	r2, #18
 800457e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004580:	4393      	bics	r3, r2
 8004582:	3a02      	subs	r2, #2
 8004584:	4313      	orrs	r3, r2
 8004586:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004588:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800458a:	3a0f      	subs	r2, #15
 800458c:	4313      	orrs	r3, r2
 800458e:	65e3      	str	r3, [r4, #92]	@ 0x5c
      tmp_hal_status = HAL_ERROR;
 8004590:	e769      	b.n	8004466 <HAL_ADC_Init+0x6e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004592:	2210      	movs	r2, #16
 8004594:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8004596:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004598:	4313      	orrs	r3, r2
 800459a:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800459c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800459e:	3a0f      	subs	r2, #15
 80045a0:	4313      	orrs	r3, r2
 80045a2:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045a4:	68ab      	ldr	r3, [r5, #8]
 80045a6:	075b      	lsls	r3, r3, #29
 80045a8:	d400      	bmi.n	80045ac <HAL_ADC_Init+0x1b4>
 80045aa:	e763      	b.n	8004474 <HAL_ADC_Init+0x7c>
 80045ac:	e756      	b.n	800445c <HAL_ADC_Init+0x64>
    HAL_ADC_MspInit(hadc);
 80045ae:	f7ff fcff 	bl	8003fb0 <HAL_ADC_MspInit>
    hadc->Lock = HAL_UNLOCKED;
 80045b2:	2354      	movs	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80045b4:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80045b6:	54e5      	strb	r5, [r4, r3]
 80045b8:	e72c      	b.n	8004414 <HAL_ADC_Init+0x1c>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80045ba:	2380      	movs	r3, #128	@ 0x80
 80045bc:	039b      	lsls	r3, r3, #14
 80045be:	4299      	cmp	r1, r3
 80045c0:	d1d7      	bne.n	8004572 <HAL_ADC_Init+0x17a>
      MODIFY_REG(hadc->Instance->CHSELR,
 80045c2:	211c      	movs	r1, #28
 80045c4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80045c6:	69e3      	ldr	r3, [r4, #28]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4019      	ands	r1, r3
 80045ce:	2310      	movs	r3, #16
 80045d0:	425b      	negs	r3, r3
 80045d2:	408b      	lsls	r3, r1
 80045d4:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80045d6:	430b      	orrs	r3, r1
 80045d8:	62ab      	str	r3, [r5, #40]	@ 0x28
 80045da:	e7ca      	b.n	8004572 <HAL_ADC_Init+0x17a>
      ADC_CLEAR_ERRORCODE(hadc);
 80045dc:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 80045de:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 80045e0:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 80045e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045e4:	4393      	bics	r3, r2
 80045e6:	3a02      	subs	r2, #2
 80045e8:	4313      	orrs	r3, r2
 80045ea:	65a3      	str	r3, [r4, #88]	@ 0x58
 80045ec:	e73c      	b.n	8004468 <HAL_ADC_Init+0x70>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80045ee:	004b      	lsls	r3, r1, #1
 80045f0:	085b      	lsrs	r3, r3, #1
 80045f2:	469c      	mov	ip, r3
 80045f4:	e762      	b.n	80044bc <HAL_ADC_Init+0xc4>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80045f6:	2e00      	cmp	r6, #0
 80045f8:	d103      	bne.n	8004602 <HAL_ADC_Init+0x20a>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80045fa:	2280      	movs	r2, #128	@ 0x80
 80045fc:	0252      	lsls	r2, r2, #9
 80045fe:	4313      	orrs	r3, r2
 8004600:	e768      	b.n	80044d4 <HAL_ADC_Init+0xdc>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004602:	6da6      	ldr	r6, [r4, #88]	@ 0x58
 8004604:	433e      	orrs	r6, r7
 8004606:	65a6      	str	r6, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004608:	6de6      	ldr	r6, [r4, #92]	@ 0x5c
 800460a:	4332      	orrs	r2, r6
 800460c:	65e2      	str	r2, [r4, #92]	@ 0x5c
 800460e:	e761      	b.n	80044d4 <HAL_ADC_Init+0xdc>
 8004610:	6fffffe8 	.word	0x6fffffe8
 8004614:	20000004 	.word	0x20000004
 8004618:	00030d40 	.word	0x00030d40
 800461c:	fffffefd 	.word	0xfffffefd
 8004620:	ffde0201 	.word	0xffde0201
 8004624:	1ffffc02 	.word	0x1ffffc02
 8004628:	40012708 	.word	0x40012708
 800462c:	ffc3ffff 	.word	0xffc3ffff

08004630 <HAL_ADC_ConvHalfCpltCallback>:
/**
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8004630:	4770      	bx	lr
 8004632:	46c0      	nop			@ (mov r8, r8)

08004634 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004634:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004636:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8004638:	f7ff fffa 	bl	8004630 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800463c:	bd10      	pop	{r4, pc}
 800463e:	46c0      	nop			@ (mov r8, r8)

08004640 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8004640:	4770      	bx	lr
 8004642:	46c0      	nop			@ (mov r8, r8)

08004644 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8004644:	4770      	bx	lr
 8004646:	46c0      	nop			@ (mov r8, r8)

08004648 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004648:	2240      	movs	r2, #64	@ 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800464a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 800464c:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800464e:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8004650:	4313      	orrs	r3, r2
 8004652:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004654:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8004656:	3a3c      	subs	r2, #60	@ 0x3c
 8004658:	4313      	orrs	r3, r2
 800465a:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800465c:	f7ff fff2 	bl	8004644 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004660:	bd10      	pop	{r4, pc}
 8004662:	46c0      	nop			@ (mov r8, r8)

08004664 <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004664:	2150      	movs	r1, #80	@ 0x50
{
 8004666:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004668:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 800466a:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800466c:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800466e:	4211      	tst	r1, r2
 8004670:	d10d      	bne.n	800468e <ADC_DMAConvCplt+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004672:	2380      	movs	r3, #128	@ 0x80
 8004674:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	4313      	orrs	r3, r2
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800467a:	22c0      	movs	r2, #192	@ 0xc0
 800467c:	6583      	str	r3, [r0, #88]	@ 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800467e:	6803      	ldr	r3, [r0, #0]
 8004680:	0112      	lsls	r2, r2, #4
 8004682:	68d9      	ldr	r1, [r3, #12]
 8004684:	4211      	tst	r1, r2
 8004686:	d00a      	beq.n	800469e <ADC_DMAConvCplt+0x3a>
    HAL_ADC_ConvCpltCallback(hadc);
 8004688:	f7fe ffa0 	bl	80035cc <HAL_ADC_ConvCpltCallback>
}
 800468c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800468e:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8004690:	06d2      	lsls	r2, r2, #27
 8004692:	d416      	bmi.n	80046c2 <ADC_DMAConvCplt+0x5e>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004694:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8004696:	0018      	movs	r0, r3
 8004698:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800469a:	4790      	blx	r2
}
 800469c:	e7f6      	b.n	800468c <ADC_DMAConvCplt+0x28>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800469e:	7e82      	ldrb	r2, [r0, #26]
 80046a0:	2a00      	cmp	r2, #0
 80046a2:	d1f1      	bne.n	8004688 <ADC_DMAConvCplt+0x24>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	0712      	lsls	r2, r2, #28
 80046a8:	d5ee      	bpl.n	8004688 <ADC_DMAConvCplt+0x24>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	0752      	lsls	r2, r2, #29
 80046ae:	d50b      	bpl.n	80046c8 <ADC_DMAConvCplt+0x64>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046b0:	2220      	movs	r2, #32
 80046b2:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80046b4:	4313      	orrs	r3, r2
 80046b6:	6583      	str	r3, [r0, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046b8:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80046ba:	3a1f      	subs	r2, #31
 80046bc:	4313      	orrs	r3, r2
 80046be:	65c3      	str	r3, [r0, #92]	@ 0x5c
 80046c0:	e7e2      	b.n	8004688 <ADC_DMAConvCplt+0x24>
      HAL_ADC_ErrorCallback(hadc);
 80046c2:	f7ff ffbf 	bl	8004644 <HAL_ADC_ErrorCallback>
 80046c6:	e7e1      	b.n	800468c <ADC_DMAConvCplt+0x28>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80046c8:	210c      	movs	r1, #12
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	438a      	bics	r2, r1
 80046ce:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80046d0:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80046d2:	4a03      	ldr	r2, [pc, #12]	@ (80046e0 <ADC_DMAConvCplt+0x7c>)
 80046d4:	4013      	ands	r3, r2
 80046d6:	3204      	adds	r2, #4
 80046d8:	32ff      	adds	r2, #255	@ 0xff
 80046da:	4313      	orrs	r3, r2
 80046dc:	6583      	str	r3, [r0, #88]	@ 0x58
 80046de:	e7d3      	b.n	8004688 <ADC_DMAConvCplt+0x24>
 80046e0:	fffffefe 	.word	0xfffffefe

080046e4 <HAL_ADC_IRQHandler>:
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80046e4:	2202      	movs	r2, #2
{
 80046e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 80046e8:	6803      	ldr	r3, [r0, #0]
{
 80046ea:	0004      	movs	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80046ec:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80046ee:	685e      	ldr	r6, [r3, #4]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80046f0:	422a      	tst	r2, r5
 80046f2:	d001      	beq.n	80046f8 <HAL_ADC_IRQHandler+0x14>
 80046f4:	4232      	tst	r2, r6
 80046f6:	d14c      	bne.n	8004792 <HAL_ADC_IRQHandler+0xae>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80046f8:	2204      	movs	r2, #4
 80046fa:	422a      	tst	r2, r5
 80046fc:	d043      	beq.n	8004786 <HAL_ADC_IRQHandler+0xa2>
 80046fe:	4232      	tst	r2, r6
 8004700:	d041      	beq.n	8004786 <HAL_ADC_IRQHandler+0xa2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004702:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8004704:	06d2      	lsls	r2, r2, #27
 8004706:	d404      	bmi.n	8004712 <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004708:	2280      	movs	r2, #128	@ 0x80
 800470a:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800470c:	0092      	lsls	r2, r2, #2
 800470e:	430a      	orrs	r2, r1
 8004710:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004712:	22c0      	movs	r2, #192	@ 0xc0
 8004714:	68d9      	ldr	r1, [r3, #12]
 8004716:	0112      	lsls	r2, r2, #4
 8004718:	4211      	tst	r1, r2
 800471a:	d111      	bne.n	8004740 <HAL_ADC_IRQHandler+0x5c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800471c:	7ea2      	ldrb	r2, [r4, #26]
 800471e:	2a00      	cmp	r2, #0
 8004720:	d10e      	bne.n	8004740 <HAL_ADC_IRQHandler+0x5c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	0712      	lsls	r2, r2, #28
 8004726:	d50b      	bpl.n	8004740 <HAL_ADC_IRQHandler+0x5c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004728:	689a      	ldr	r2, [r3, #8]
 800472a:	0752      	lsls	r2, r2, #29
 800472c:	d400      	bmi.n	8004730 <HAL_ADC_IRQHandler+0x4c>
 800472e:	e07c      	b.n	800482a <HAL_ADC_IRQHandler+0x146>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004730:	2220      	movs	r2, #32
 8004732:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004734:	4313      	orrs	r3, r2
 8004736:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004738:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800473a:	3a1f      	subs	r2, #31
 800473c:	4313      	orrs	r3, r2
 800473e:	65e3      	str	r3, [r4, #92]	@ 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8004740:	0020      	movs	r0, r4
 8004742:	f7fe ff43 	bl	80035cc <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004746:	220c      	movs	r2, #12
 8004748:	6823      	ldr	r3, [r4, #0]
 800474a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800474c:	2780      	movs	r7, #128	@ 0x80
 800474e:	422f      	tst	r7, r5
 8004750:	d001      	beq.n	8004756 <HAL_ADC_IRQHandler+0x72>
 8004752:	4237      	tst	r7, r6
 8004754:	d14d      	bne.n	80047f2 <HAL_ADC_IRQHandler+0x10e>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004756:	2780      	movs	r7, #128	@ 0x80
 8004758:	007f      	lsls	r7, r7, #1
 800475a:	423d      	tst	r5, r7
 800475c:	d001      	beq.n	8004762 <HAL_ADC_IRQHandler+0x7e>
 800475e:	423e      	tst	r6, r7
 8004760:	d152      	bne.n	8004808 <HAL_ADC_IRQHandler+0x124>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004762:	2780      	movs	r7, #128	@ 0x80
 8004764:	00bf      	lsls	r7, r7, #2
 8004766:	423d      	tst	r5, r7
 8004768:	d001      	beq.n	800476e <HAL_ADC_IRQHandler+0x8a>
 800476a:	423e      	tst	r6, r7
 800476c:	d136      	bne.n	80047dc <HAL_ADC_IRQHandler+0xf8>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800476e:	2210      	movs	r2, #16
 8004770:	422a      	tst	r2, r5
 8004772:	d001      	beq.n	8004778 <HAL_ADC_IRQHandler+0x94>
 8004774:	4232      	tst	r2, r6
 8004776:	d11b      	bne.n	80047b0 <HAL_ADC_IRQHandler+0xcc>
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8004778:	2780      	movs	r7, #128	@ 0x80
 800477a:	01bf      	lsls	r7, r7, #6
 800477c:	423d      	tst	r5, r7
 800477e:	d001      	beq.n	8004784 <HAL_ADC_IRQHandler+0xa0>
 8004780:	423e      	tst	r6, r7
 8004782:	d14c      	bne.n	800481e <HAL_ADC_IRQHandler+0x13a>
}
 8004784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004786:	2208      	movs	r2, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004788:	422a      	tst	r2, r5
 800478a:	d0df      	beq.n	800474c <HAL_ADC_IRQHandler+0x68>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800478c:	4232      	tst	r2, r6
 800478e:	d0dd      	beq.n	800474c <HAL_ADC_IRQHandler+0x68>
 8004790:	e7b7      	b.n	8004702 <HAL_ADC_IRQHandler+0x1e>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004792:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8004794:	06db      	lsls	r3, r3, #27
 8004796:	d404      	bmi.n	80047a2 <HAL_ADC_IRQHandler+0xbe>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004798:	2380      	movs	r3, #128	@ 0x80
 800479a:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800479c:	011b      	lsls	r3, r3, #4
 800479e:	4313      	orrs	r3, r2
 80047a0:	6583      	str	r3, [r0, #88]	@ 0x58
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80047a2:	0020      	movs	r0, r4
 80047a4:	f000 fa56 	bl	8004c54 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80047a8:	2202      	movs	r2, #2
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	e7a3      	b.n	80046f8 <HAL_ADC_IRQHandler+0x14>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80047b0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80047b2:	2a00      	cmp	r2, #0
 80047b4:	d002      	beq.n	80047bc <HAL_ADC_IRQHandler+0xd8>
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80047b6:	68da      	ldr	r2, [r3, #12]
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80047b8:	0792      	lsls	r2, r2, #30
 80047ba:	d00c      	beq.n	80047d6 <HAL_ADC_IRQHandler+0xf2>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80047bc:	2380      	movs	r3, #128	@ 0x80
 80047be:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	4313      	orrs	r3, r2
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80047c4:	2202      	movs	r2, #2
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80047c6:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80047c8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      HAL_ADC_ErrorCallback(hadc);
 80047ca:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80047cc:	4313      	orrs	r3, r2
 80047ce:	65e3      	str	r3, [r4, #92]	@ 0x5c
      HAL_ADC_ErrorCallback(hadc);
 80047d0:	f7ff ff38 	bl	8004644 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047d4:	6823      	ldr	r3, [r4, #0]
 80047d6:	2210      	movs	r2, #16
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	e7cd      	b.n	8004778 <HAL_ADC_IRQHandler+0x94>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80047dc:	2380      	movs	r3, #128	@ 0x80
 80047de:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80047e0:	02db      	lsls	r3, r3, #11
 80047e2:	4313      	orrs	r3, r2
 80047e4:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80047e6:	0020      	movs	r0, r4
 80047e8:	f000 fa32 	bl	8004c50 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80047ec:	6823      	ldr	r3, [r4, #0]
 80047ee:	601f      	str	r7, [r3, #0]
 80047f0:	e7bd      	b.n	800476e <HAL_ADC_IRQHandler+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80047f2:	2380      	movs	r3, #128	@ 0x80
 80047f4:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80047f6:	025b      	lsls	r3, r3, #9
 80047f8:	4313      	orrs	r3, r2
 80047fa:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80047fc:	0020      	movs	r0, r4
 80047fe:	f7ff ff1f 	bl	8004640 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	601f      	str	r7, [r3, #0]
 8004806:	e7a6      	b.n	8004756 <HAL_ADC_IRQHandler+0x72>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004808:	2380      	movs	r3, #128	@ 0x80
 800480a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800480c:	029b      	lsls	r3, r3, #10
 800480e:	4313      	orrs	r3, r2
 8004810:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004812:	0020      	movs	r0, r4
 8004814:	f000 fa1a 	bl	8004c4c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004818:	6823      	ldr	r3, [r4, #0]
 800481a:	601f      	str	r7, [r3, #0]
 800481c:	e7a1      	b.n	8004762 <HAL_ADC_IRQHandler+0x7e>
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800481e:	0020      	movs	r0, r4
 8004820:	f000 fa1a 	bl	8004c58 <HAL_ADCEx_ChannelConfigReadyCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8004824:	6823      	ldr	r3, [r4, #0]
 8004826:	601f      	str	r7, [r3, #0]
}
 8004828:	e7ac      	b.n	8004784 <HAL_ADC_IRQHandler+0xa0>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800482a:	210c      	movs	r1, #12
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	438a      	bics	r2, r1
 8004830:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8004832:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004834:	4a03      	ldr	r2, [pc, #12]	@ (8004844 <HAL_ADC_IRQHandler+0x160>)
 8004836:	4013      	ands	r3, r2
 8004838:	3204      	adds	r2, #4
 800483a:	32ff      	adds	r2, #255	@ 0xff
 800483c:	4313      	orrs	r3, r2
 800483e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004840:	e77e      	b.n	8004740 <HAL_ADC_IRQHandler+0x5c>
 8004842:	46c0      	nop			@ (mov r8, r8)
 8004844:	fffffefe 	.word	0xfffffefe

08004848 <HAL_ADC_ConfigChannel>:
{
 8004848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800484a:	46de      	mov	lr, fp
 800484c:	4657      	mov	r7, sl
 800484e:	464e      	mov	r6, r9
 8004850:	4645      	mov	r5, r8
  __IO uint32_t wait_loop_index = 0UL;
 8004852:	2300      	movs	r3, #0
{
 8004854:	0004      	movs	r4, r0
 8004856:	b5e0      	push	{r5, r6, r7, lr}
 8004858:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 800485a:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 800485c:	3354      	adds	r3, #84	@ 0x54
 800485e:	5ce2      	ldrb	r2, [r4, r3]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004860:	6900      	ldr	r0, [r0, #16]
  __HAL_LOCK(hadc);
 8004862:	2a01      	cmp	r2, #1
 8004864:	d100      	bne.n	8004868 <HAL_ADC_ConfigChannel+0x20>
 8004866:	e09a      	b.n	800499e <HAL_ADC_ConfigChannel+0x156>
 8004868:	2201      	movs	r2, #1
 800486a:	54e2      	strb	r2, [r4, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800486c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800486e:	3203      	adds	r2, #3
 8004870:	689e      	ldr	r6, [r3, #8]
 8004872:	4232      	tst	r2, r6
 8004874:	d00e      	beq.n	8004894 <HAL_ADC_ConfigChannel+0x4c>
    tmp_hal_status = HAL_ERROR;
 8004876:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004878:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800487a:	321c      	adds	r2, #28
 800487c:	4313      	orrs	r3, r2
 800487e:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8004880:	2354      	movs	r3, #84	@ 0x54
 8004882:	2200      	movs	r2, #0
 8004884:	54e2      	strb	r2, [r4, r3]
}
 8004886:	b005      	add	sp, #20
 8004888:	bcf0      	pop	{r4, r5, r6, r7}
 800488a:	46bb      	mov	fp, r7
 800488c:	46b2      	mov	sl, r6
 800488e:	46a9      	mov	r9, r5
 8004890:	46a0      	mov	r8, r4
 8004892:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 8004894:	684e      	ldr	r6, [r1, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004896:	4390      	bics	r0, r2
 8004898:	4684      	mov	ip, r0
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800489a:	6808      	ldr	r0, [r1, #0]
    if (pConfig->Rank != ADC_RANK_NONE)
 800489c:	2e02      	cmp	r6, #2
 800489e:	d05e      	beq.n	800495e <HAL_ADC_ConfigChannel+0x116>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80048a0:	0347      	lsls	r7, r0, #13
 80048a2:	0b7d      	lsrs	r5, r7, #13
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048a4:	2780      	movs	r7, #128	@ 0x80
 80048a6:	9500      	str	r5, [sp, #0]
 80048a8:	063f      	lsls	r7, r7, #24
 80048aa:	45bc      	cmp	ip, r7
 80048ac:	d053      	beq.n	8004956 <HAL_ADC_ConfigChannel+0x10e>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80048ae:	6e27      	ldr	r7, [r4, #96]	@ 0x60
 80048b0:	46bb      	mov	fp, r7
 80048b2:	271f      	movs	r7, #31
 80048b4:	46b8      	mov	r8, r7
 80048b6:	4037      	ands	r7, r6
 80048b8:	46ba      	mov	sl, r7
 80048ba:	270f      	movs	r7, #15
 80048bc:	4655      	mov	r5, sl
 80048be:	40af      	lsls	r7, r5
 80048c0:	43fd      	mvns	r5, r7
 80048c2:	46bc      	mov	ip, r7
 80048c4:	9501      	str	r5, [sp, #4]
 80048c6:	465f      	mov	r7, fp
 80048c8:	4665      	mov	r5, ip
 80048ca:	43af      	bics	r7, r5
 80048cc:	9d00      	ldr	r5, [sp, #0]
 80048ce:	46b9      	mov	r9, r7
 80048d0:	2d00      	cmp	r5, #0
 80048d2:	d166      	bne.n	80049a2 <HAL_ADC_ConfigChannel+0x15a>
 80048d4:	4645      	mov	r5, r8
 80048d6:	0e82      	lsrs	r2, r0, #26
 80048d8:	4015      	ands	r5, r2
 80048da:	002a      	movs	r2, r5
 80048dc:	4655      	mov	r5, sl
 80048de:	40aa      	lsls	r2, r5
 80048e0:	464d      	mov	r5, r9
 80048e2:	4315      	orrs	r5, r2
 80048e4:	46a9      	mov	r9, r5
 80048e6:	464a      	mov	r2, r9
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80048e8:	08b6      	lsrs	r6, r6, #2
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80048ea:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80048ec:	69e2      	ldr	r2, [r4, #28]
 80048ee:	3601      	adds	r6, #1
 80048f0:	4296      	cmp	r6, r2
 80048f2:	d808      	bhi.n	8004906 <HAL_ADC_ConfigChannel+0xbe>
  MODIFY_REG(ADCx->CHSELR,
 80048f4:	4656      	mov	r6, sl
 80048f6:	0082      	lsls	r2, r0, #2
 80048f8:	0f12      	lsrs	r2, r2, #28
 80048fa:	40b2      	lsls	r2, r6
 80048fc:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
 80048fe:	9e01      	ldr	r6, [sp, #4]
 8004900:	4035      	ands	r5, r6
 8004902:	432a      	orrs	r2, r5
 8004904:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 8004906:	0205      	lsls	r5, r0, #8
 8004908:	688a      	ldr	r2, [r1, #8]
 800490a:	0029      	movs	r1, r5
 800490c:	695e      	ldr	r6, [r3, #20]
 800490e:	402a      	ands	r2, r5
 8004910:	4d66      	ldr	r5, [pc, #408]	@ (8004aac <HAL_ADC_ConfigChannel+0x264>)
 8004912:	438e      	bics	r6, r1
 8004914:	402a      	ands	r2, r5
 8004916:	4332      	orrs	r2, r6
 8004918:	615a      	str	r2, [r3, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800491a:	2800      	cmp	r0, #0
 800491c:	db01      	blt.n	8004922 <HAL_ADC_ConfigChannel+0xda>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800491e:	2000      	movs	r0, #0
 8004920:	e7ae      	b.n	8004880 <HAL_ADC_ConfigChannel+0x38>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004922:	21e0      	movs	r1, #224	@ 0xe0
 8004924:	4d62      	ldr	r5, [pc, #392]	@ (8004ab0 <HAL_ADC_ConfigChannel+0x268>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004926:	4a63      	ldr	r2, [pc, #396]	@ (8004ab4 <HAL_ADC_ConfigChannel+0x26c>)
 8004928:	682b      	ldr	r3, [r5, #0]
 800492a:	0449      	lsls	r1, r1, #17
 800492c:	4019      	ands	r1, r3
 800492e:	4290      	cmp	r0, r2
 8004930:	d04c      	beq.n	80049cc <HAL_ADC_ConfigChannel+0x184>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004932:	4a61      	ldr	r2, [pc, #388]	@ (8004ab8 <HAL_ADC_ConfigChannel+0x270>)
 8004934:	4290      	cmp	r0, r2
 8004936:	d040      	beq.n	80049ba <HAL_ADC_ConfigChannel+0x172>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004938:	4a60      	ldr	r2, [pc, #384]	@ (8004abc <HAL_ADC_ConfigChannel+0x274>)
 800493a:	4290      	cmp	r0, r2
 800493c:	d1ef      	bne.n	800491e <HAL_ADC_ConfigChannel+0xd6>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800493e:	2280      	movs	r2, #128	@ 0x80
 8004940:	03d2      	lsls	r2, r2, #15
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004942:	4213      	tst	r3, r2
 8004944:	d1eb      	bne.n	800491e <HAL_ADC_ConfigChannel+0xd6>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004946:	682b      	ldr	r3, [r5, #0]
 8004948:	485d      	ldr	r0, [pc, #372]	@ (8004ac0 <HAL_ADC_ConfigChannel+0x278>)
 800494a:	4003      	ands	r3, r0
 800494c:	430b      	orrs	r3, r1
 800494e:	431a      	orrs	r2, r3
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004950:	2000      	movs	r0, #0
 8004952:	602a      	str	r2, [r5, #0]
 8004954:	e794      	b.n	8004880 <HAL_ADC_ConfigChannel+0x38>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004956:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004958:	432a      	orrs	r2, r5
 800495a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800495c:	e7d3      	b.n	8004906 <HAL_ADC_ConfigChannel+0xbe>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800495e:	2280      	movs	r2, #128	@ 0x80
 8004960:	0612      	lsls	r2, r2, #24
 8004962:	4594      	cmp	ip, r2
 8004964:	d104      	bne.n	8004970 <HAL_ADC_ConfigChannel+0x128>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004966:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004968:	0341      	lsls	r1, r0, #13
 800496a:	0b49      	lsrs	r1, r1, #13
 800496c:	438a      	bics	r2, r1
 800496e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004970:	2800      	cmp	r0, #0
 8004972:	dad4      	bge.n	800491e <HAL_ADC_ConfigChannel+0xd6>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004974:	4a4e      	ldr	r2, [pc, #312]	@ (8004ab0 <HAL_ADC_ConfigChannel+0x268>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004976:	494f      	ldr	r1, [pc, #316]	@ (8004ab4 <HAL_ADC_ConfigChannel+0x26c>)
 8004978:	6813      	ldr	r3, [r2, #0]
 800497a:	4288      	cmp	r0, r1
 800497c:	d023      	beq.n	80049c6 <HAL_ADC_ConfigChannel+0x17e>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800497e:	494e      	ldr	r1, [pc, #312]	@ (8004ab8 <HAL_ADC_ConfigChannel+0x270>)
 8004980:	4288      	cmp	r0, r1
 8004982:	d04a      	beq.n	8004a1a <HAL_ADC_ConfigChannel+0x1d2>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004984:	494d      	ldr	r1, [pc, #308]	@ (8004abc <HAL_ADC_ConfigChannel+0x274>)
 8004986:	4288      	cmp	r0, r1
 8004988:	d1c9      	bne.n	800491e <HAL_ADC_ConfigChannel+0xd6>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800498a:	20c0      	movs	r0, #192	@ 0xc0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800498c:	6811      	ldr	r1, [r2, #0]
 800498e:	0440      	lsls	r0, r0, #17
 8004990:	4003      	ands	r3, r0
 8004992:	484b      	ldr	r0, [pc, #300]	@ (8004ac0 <HAL_ADC_ConfigChannel+0x278>)
 8004994:	4001      	ands	r1, r0
 8004996:	430b      	orrs	r3, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004998:	2000      	movs	r0, #0
 800499a:	6013      	str	r3, [r2, #0]
 800499c:	e770      	b.n	8004880 <HAL_ADC_ConfigChannel+0x38>
  __HAL_LOCK(hadc);
 800499e:	2002      	movs	r0, #2
 80049a0:	e771      	b.n	8004886 <HAL_ADC_ConfigChannel+0x3e>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80049a2:	2501      	movs	r5, #1
 80049a4:	4205      	tst	r5, r0
 80049a6:	d19e      	bne.n	80048e6 <HAL_ADC_ConfigChannel+0x9e>
 80049a8:	2702      	movs	r7, #2
 80049aa:	4207      	tst	r7, r0
 80049ac:	d02d      	beq.n	8004a0a <HAL_ADC_ConfigChannel+0x1c2>
 80049ae:	4652      	mov	r2, sl
 80049b0:	4095      	lsls	r5, r2
 80049b2:	464a      	mov	r2, r9
 80049b4:	432a      	orrs	r2, r5
 80049b6:	4691      	mov	r9, r2
 80049b8:	e795      	b.n	80048e6 <HAL_ADC_ConfigChannel+0x9e>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80049ba:	2280      	movs	r2, #128	@ 0x80
 80049bc:	0452      	lsls	r2, r2, #17
 80049be:	4213      	tst	r3, r2
 80049c0:	d0c1      	beq.n	8004946 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049c2:	2000      	movs	r0, #0
 80049c4:	e75c      	b.n	8004880 <HAL_ADC_ConfigChannel+0x38>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049c6:	20a0      	movs	r0, #160	@ 0xa0
 80049c8:	6811      	ldr	r1, [r2, #0]
 80049ca:	e7e0      	b.n	800498e <HAL_ADC_ConfigChannel+0x146>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80049cc:	2280      	movs	r2, #128	@ 0x80
 80049ce:	0412      	lsls	r2, r2, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80049d0:	4213      	tst	r3, r2
 80049d2:	d1a4      	bne.n	800491e <HAL_ADC_ConfigChannel+0xd6>
 80049d4:	682b      	ldr	r3, [r5, #0]
 80049d6:	483a      	ldr	r0, [pc, #232]	@ (8004ac0 <HAL_ADC_ConfigChannel+0x278>)
 80049d8:	4003      	ands	r3, r0
 80049da:	430b      	orrs	r3, r1
 80049dc:	431a      	orrs	r2, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049de:	4b39      	ldr	r3, [pc, #228]	@ (8004ac4 <HAL_ADC_ConfigChannel+0x27c>)
 80049e0:	602a      	str	r2, [r5, #0]
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	4938      	ldr	r1, [pc, #224]	@ (8004ac8 <HAL_ADC_ConfigChannel+0x280>)
 80049e6:	f7fb fba7 	bl	8000138 <__udivsi3>
 80049ea:	3001      	adds	r0, #1
 80049ec:	0043      	lsls	r3, r0, #1
 80049ee:	181b      	adds	r3, r3, r0
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 80049f4:	9b03      	ldr	r3, [sp, #12]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d091      	beq.n	800491e <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 80049fa:	9b03      	ldr	r3, [sp, #12]
 80049fc:	3b01      	subs	r3, #1
 80049fe:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8004a00:	9b03      	ldr	r3, [sp, #12]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1f9      	bne.n	80049fa <HAL_ADC_ConfigChannel+0x1b2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a06:	2000      	movs	r0, #0
 8004a08:	e73a      	b.n	8004880 <HAL_ADC_ConfigChannel+0x38>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004a0a:	4202      	tst	r2, r0
 8004a0c:	d009      	beq.n	8004a22 <HAL_ADC_ConfigChannel+0x1da>
 8004a0e:	4652      	mov	r2, sl
 8004a10:	4097      	lsls	r7, r2
 8004a12:	464a      	mov	r2, r9
 8004a14:	433a      	orrs	r2, r7
 8004a16:	4691      	mov	r9, r2
 8004a18:	e765      	b.n	80048e6 <HAL_ADC_ConfigChannel+0x9e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a1a:	20c0      	movs	r0, #192	@ 0xc0
 8004a1c:	6811      	ldr	r1, [r2, #0]
 8004a1e:	0400      	lsls	r0, r0, #16
 8004a20:	e7b6      	b.n	8004990 <HAL_ADC_ConfigChannel+0x148>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004a22:	0702      	lsls	r2, r0, #28
 8004a24:	d501      	bpl.n	8004a2a <HAL_ADC_ConfigChannel+0x1e2>
 8004a26:	2203      	movs	r2, #3
 8004a28:	e758      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a2a:	06c2      	lsls	r2, r0, #27
 8004a2c:	d501      	bpl.n	8004a32 <HAL_ADC_ConfigChannel+0x1ea>
 8004a2e:	2204      	movs	r2, #4
 8004a30:	e754      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a32:	0682      	lsls	r2, r0, #26
 8004a34:	d501      	bpl.n	8004a3a <HAL_ADC_ConfigChannel+0x1f2>
 8004a36:	2205      	movs	r2, #5
 8004a38:	e750      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a3a:	0642      	lsls	r2, r0, #25
 8004a3c:	d501      	bpl.n	8004a42 <HAL_ADC_ConfigChannel+0x1fa>
 8004a3e:	2206      	movs	r2, #6
 8004a40:	e74c      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a42:	0602      	lsls	r2, r0, #24
 8004a44:	d501      	bpl.n	8004a4a <HAL_ADC_ConfigChannel+0x202>
 8004a46:	2207      	movs	r2, #7
 8004a48:	e748      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a4a:	05c2      	lsls	r2, r0, #23
 8004a4c:	d501      	bpl.n	8004a52 <HAL_ADC_ConfigChannel+0x20a>
 8004a4e:	2208      	movs	r2, #8
 8004a50:	e744      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a52:	0582      	lsls	r2, r0, #22
 8004a54:	d501      	bpl.n	8004a5a <HAL_ADC_ConfigChannel+0x212>
 8004a56:	2209      	movs	r2, #9
 8004a58:	e740      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a5a:	0542      	lsls	r2, r0, #21
 8004a5c:	d501      	bpl.n	8004a62 <HAL_ADC_ConfigChannel+0x21a>
 8004a5e:	220a      	movs	r2, #10
 8004a60:	e73c      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a62:	0502      	lsls	r2, r0, #20
 8004a64:	d501      	bpl.n	8004a6a <HAL_ADC_ConfigChannel+0x222>
 8004a66:	220b      	movs	r2, #11
 8004a68:	e738      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a6a:	04c2      	lsls	r2, r0, #19
 8004a6c:	d501      	bpl.n	8004a72 <HAL_ADC_ConfigChannel+0x22a>
 8004a6e:	220c      	movs	r2, #12
 8004a70:	e734      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a72:	0482      	lsls	r2, r0, #18
 8004a74:	d501      	bpl.n	8004a7a <HAL_ADC_ConfigChannel+0x232>
 8004a76:	220d      	movs	r2, #13
 8004a78:	e730      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a7a:	0442      	lsls	r2, r0, #17
 8004a7c:	d501      	bpl.n	8004a82 <HAL_ADC_ConfigChannel+0x23a>
 8004a7e:	220e      	movs	r2, #14
 8004a80:	e72c      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a82:	0402      	lsls	r2, r0, #16
 8004a84:	d504      	bpl.n	8004a90 <HAL_ADC_ConfigChannel+0x248>
 8004a86:	465a      	mov	r2, fp
 8004a88:	4665      	mov	r5, ip
 8004a8a:	432a      	orrs	r2, r5
 8004a8c:	4691      	mov	r9, r2
 8004a8e:	e72a      	b.n	80048e6 <HAL_ADC_ConfigChannel+0x9e>
 8004a90:	03c2      	lsls	r2, r0, #15
 8004a92:	d501      	bpl.n	8004a98 <HAL_ADC_ConfigChannel+0x250>
 8004a94:	2210      	movs	r2, #16
 8004a96:	e721      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004a98:	0382      	lsls	r2, r0, #14
 8004a9a:	d501      	bpl.n	8004aa0 <HAL_ADC_ConfigChannel+0x258>
 8004a9c:	2211      	movs	r2, #17
 8004a9e:	e71d      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004aa0:	0342      	lsls	r2, r0, #13
 8004aa2:	d400      	bmi.n	8004aa6 <HAL_ADC_ConfigChannel+0x25e>
 8004aa4:	e71f      	b.n	80048e6 <HAL_ADC_ConfigChannel+0x9e>
 8004aa6:	2212      	movs	r2, #18
 8004aa8:	e718      	b.n	80048dc <HAL_ADC_ConfigChannel+0x94>
 8004aaa:	46c0      	nop			@ (mov r8, r8)
 8004aac:	07ffff00 	.word	0x07ffff00
 8004ab0:	40012708 	.word	0x40012708
 8004ab4:	b0001000 	.word	0xb0001000
 8004ab8:	b8004000 	.word	0xb8004000
 8004abc:	b4002000 	.word	0xb4002000
 8004ac0:	fe3fffff 	.word	0xfe3fffff
 8004ac4:	20000004 	.word	0x20000004
 8004ac8:	00030d40 	.word	0x00030d40

08004acc <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8004acc:	2300      	movs	r3, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ace:	2201      	movs	r2, #1
{
 8004ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ad2:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004ad4:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ad6:	6803      	ldr	r3, [r0, #0]
{
 8004ad8:	0004      	movs	r4, r0
 8004ada:	6899      	ldr	r1, [r3, #8]
 8004adc:	420a      	tst	r2, r1
 8004ade:	d11f      	bne.n	8004b20 <ADC_Enable+0x54>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004ae0:	6898      	ldr	r0, [r3, #8]
 8004ae2:	4928      	ldr	r1, [pc, #160]	@ (8004b84 <ADC_Enable+0xb8>)
 8004ae4:	4208      	tst	r0, r1
 8004ae6:	d11e      	bne.n	8004b26 <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 8004ae8:	6899      	ldr	r1, [r3, #8]
 8004aea:	4827      	ldr	r0, [pc, #156]	@ (8004b88 <ADC_Enable+0xbc>)
 8004aec:	4001      	ands	r1, r0
 8004aee:	430a      	orrs	r2, r1
 8004af0:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004af2:	4b26      	ldr	r3, [pc, #152]	@ (8004b8c <ADC_Enable+0xc0>)
 8004af4:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8004af6:	021b      	lsls	r3, r3, #8
 8004af8:	d50f      	bpl.n	8004b1a <ADC_Enable+0x4e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004afa:	4b25      	ldr	r3, [pc, #148]	@ (8004b90 <ADC_Enable+0xc4>)
 8004afc:	4925      	ldr	r1, [pc, #148]	@ (8004b94 <ADC_Enable+0xc8>)
 8004afe:	6818      	ldr	r0, [r3, #0]
 8004b00:	f7fb fb1a 	bl	8000138 <__udivsi3>
 8004b04:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8004b06:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8004b08:	9b01      	ldr	r3, [sp, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d005      	beq.n	8004b1a <ADC_Enable+0x4e>
        wait_loop_index--;
 8004b0e:	9b01      	ldr	r3, [sp, #4]
 8004b10:	3b01      	subs	r3, #1
 8004b12:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8004b14:	9b01      	ldr	r3, [sp, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1f9      	bne.n	8004b0e <ADC_Enable+0x42>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004b1a:	7e63      	ldrb	r3, [r4, #25]
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d10b      	bne.n	8004b38 <ADC_Enable+0x6c>
  return HAL_OK;
 8004b20:	2000      	movs	r0, #0
}
 8004b22:	b003      	add	sp, #12
 8004b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b26:	2110      	movs	r1, #16
 8004b28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 8004b2a:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b2c:	430b      	orrs	r3, r1
 8004b2e:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b30:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b32:	4313      	orrs	r3, r2
 8004b34:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8004b36:	e7f4      	b.n	8004b22 <ADC_Enable+0x56>
      tickstart = HAL_GetTick();
 8004b38:	f7ff fc58 	bl	80043ec <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b3c:	6823      	ldr	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8004b3e:	0006      	movs	r6, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	07d2      	lsls	r2, r2, #31
 8004b44:	d4ec      	bmi.n	8004b20 <ADC_Enable+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b46:	2501      	movs	r5, #1
  MODIFY_REG(ADCx->CR,
 8004b48:	4f0f      	ldr	r7, [pc, #60]	@ (8004b88 <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	4215      	tst	r5, r2
 8004b4e:	d103      	bne.n	8004b58 <ADC_Enable+0x8c>
  MODIFY_REG(ADCx->CR,
 8004b50:	689a      	ldr	r2, [r3, #8]
 8004b52:	403a      	ands	r2, r7
 8004b54:	432a      	orrs	r2, r5
 8004b56:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004b58:	f7ff fc48 	bl	80043ec <HAL_GetTick>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b5c:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004b5e:	1b80      	subs	r0, r0, r6
 8004b60:	2802      	cmp	r0, #2
 8004b62:	d902      	bls.n	8004b6a <ADC_Enable+0x9e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	4215      	tst	r5, r2
 8004b68:	d003      	beq.n	8004b72 <ADC_Enable+0xa6>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	4215      	tst	r5, r2
 8004b6e:	d0ec      	beq.n	8004b4a <ADC_Enable+0x7e>
 8004b70:	e7d6      	b.n	8004b20 <ADC_Enable+0x54>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b72:	2210      	movs	r2, #16
 8004b74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 8004b76:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	65a3      	str	r3, [r4, #88]	@ 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b7c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004b7e:	432b      	orrs	r3, r5
 8004b80:	65e3      	str	r3, [r4, #92]	@ 0x5c
            return HAL_ERROR;
 8004b82:	e7ce      	b.n	8004b22 <ADC_Enable+0x56>
 8004b84:	80000017 	.word	0x80000017
 8004b88:	7fffffe8 	.word	0x7fffffe8
 8004b8c:	40012708 	.word	0x40012708
 8004b90:	20000004 	.word	0x20000004
 8004b94:	00030d40 	.word	0x00030d40

08004b98 <HAL_ADC_Start_DMA>:
{
 8004b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b9a:	46c6      	mov	lr, r8
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b9c:	6805      	ldr	r5, [r0, #0]
{
 8004b9e:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ba0:	68ae      	ldr	r6, [r5, #8]
 8004ba2:	4688      	mov	r8, r1
 8004ba4:	0017      	movs	r7, r2
    __HAL_LOCK(hadc);
 8004ba6:	2002      	movs	r0, #2
{
 8004ba8:	b500      	push	{lr}
 8004baa:	0776      	lsls	r6, r6, #29
 8004bac:	d414      	bmi.n	8004bd8 <HAL_ADC_Start_DMA+0x40>
    __HAL_LOCK(hadc);
 8004bae:	2254      	movs	r2, #84	@ 0x54
 8004bb0:	5ca3      	ldrb	r3, [r4, r2]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d010      	beq.n	8004bd8 <HAL_ADC_Start_DMA+0x40>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	54a3      	strb	r3, [r4, r2]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8004bba:	68ea      	ldr	r2, [r5, #12]
 8004bbc:	4213      	tst	r3, r2
 8004bbe:	d106      	bne.n	8004bce <HAL_ADC_Start_DMA+0x36>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004bc0:	68aa      	ldr	r2, [r5, #8]
 8004bc2:	4213      	tst	r3, r2
 8004bc4:	d131      	bne.n	8004c2a <HAL_ADC_Start_DMA+0x92>
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	68eb      	ldr	r3, [r5, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60eb      	str	r3, [r5, #12]
    tmp_hal_status = ADC_Enable(hadc);
 8004bce:	0020      	movs	r0, r4
 8004bd0:	f7ff ff7c 	bl	8004acc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	d002      	beq.n	8004bde <HAL_ADC_Start_DMA+0x46>
}
 8004bd8:	bc80      	pop	{r7}
 8004bda:	46b8      	mov	r8, r7
 8004bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8004bde:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8004be0:	4b15      	ldr	r3, [pc, #84]	@ (8004c38 <HAL_ADC_Start_DMA+0xa0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004be2:	6d25      	ldr	r5, [r4, #80]	@ 0x50
      ADC_STATE_CLR_SET(hadc->State,
 8004be4:	401a      	ands	r2, r3
 8004be6:	2380      	movs	r3, #128	@ 0x80
 8004be8:	005b      	lsls	r3, r3, #1
 8004bea:	4313      	orrs	r3, r2
 8004bec:	65a3      	str	r3, [r4, #88]	@ 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004bee:	4b13      	ldr	r3, [pc, #76]	@ (8004c3c <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 8004bf0:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004bf2:	62eb      	str	r3, [r5, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004bf4:	4b12      	ldr	r3, [pc, #72]	@ (8004c40 <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004bf6:	2210      	movs	r2, #16
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004bf8:	632b      	str	r3, [r5, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004bfa:	4b12      	ldr	r3, [pc, #72]	@ (8004c44 <HAL_ADC_Start_DMA+0xac>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004bfc:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004bfe:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004c00:	231c      	movs	r3, #28
 8004c02:	600b      	str	r3, [r1, #0]
      __HAL_UNLOCK(hadc);
 8004c04:	3338      	adds	r3, #56	@ 0x38
 8004c06:	54e0      	strb	r0, [r4, r3]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004c08:	684b      	ldr	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c0a:	0028      	movs	r0, r5
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c10:	4642      	mov	r2, r8
 8004c12:	003b      	movs	r3, r7
 8004c14:	3140      	adds	r1, #64	@ 0x40
 8004c16:	f000 f9e1 	bl	8004fdc <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004c1a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004c1c:	490a      	ldr	r1, [pc, #40]	@ (8004c48 <HAL_ADC_Start_DMA+0xb0>)
 8004c1e:	6893      	ldr	r3, [r2, #8]
 8004c20:	400b      	ands	r3, r1
 8004c22:	2104      	movs	r1, #4
 8004c24:	430b      	orrs	r3, r1
 8004c26:	6093      	str	r3, [r2, #8]
}
 8004c28:	e7d6      	b.n	8004bd8 <HAL_ADC_Start_DMA+0x40>
  MODIFY_REG(ADCx->CR,
 8004c2a:	68ab      	ldr	r3, [r5, #8]
 8004c2c:	4a06      	ldr	r2, [pc, #24]	@ (8004c48 <HAL_ADC_Start_DMA+0xb0>)
 8004c2e:	4013      	ands	r3, r2
 8004c30:	4303      	orrs	r3, r0
 8004c32:	60ab      	str	r3, [r5, #8]
}
 8004c34:	e7c7      	b.n	8004bc6 <HAL_ADC_Start_DMA+0x2e>
 8004c36:	46c0      	nop			@ (mov r8, r8)
 8004c38:	fffff0fe 	.word	0xfffff0fe
 8004c3c:	08004665 	.word	0x08004665
 8004c40:	08004635 	.word	0x08004635
 8004c44:	08004649 	.word	0x08004649
 8004c48:	7fffffe8 	.word	0x7fffffe8

08004c4c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004c4c:	4770      	bx	lr
 8004c4e:	46c0      	nop			@ (mov r8, r8)

08004c50 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 8004c50:	4770      	bx	lr
 8004c52:	46c0      	nop			@ (mov r8, r8)

08004c54 <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 8004c54:	4770      	bx	lr
 8004c56:	46c0      	nop			@ (mov r8, r8)

08004c58 <HAL_ADCEx_ChannelConfigReadyCallback>:
/**
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
 8004c58:	4770      	bx	lr
 8004c5a:	46c0      	nop			@ (mov r8, r8)

08004c5c <HAL_NVIC_SetPriority>:
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c5c:	22ff      	movs	r2, #255	@ 0xff
 8004c5e:	2303      	movs	r3, #3
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c60:	b510      	push	{r4, lr}
 8004c62:	0014      	movs	r4, r2
 8004c64:	4003      	ands	r3, r0
 8004c66:	00db      	lsls	r3, r3, #3
 8004c68:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004c6a:	0189      	lsls	r1, r1, #6
 8004c6c:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c6e:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004c70:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 8004c72:	2800      	cmp	r0, #0
 8004c74:	db0b      	blt.n	8004c8e <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c76:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca8 <HAL_NVIC_SetPriority+0x4c>)
 8004c78:	21c0      	movs	r1, #192	@ 0xc0
 8004c7a:	469c      	mov	ip, r3
 8004c7c:	0880      	lsrs	r0, r0, #2
 8004c7e:	0080      	lsls	r0, r0, #2
 8004c80:	4460      	add	r0, ip
 8004c82:	0089      	lsls	r1, r1, #2
 8004c84:	5843      	ldr	r3, [r0, r1]
 8004c86:	4023      	ands	r3, r4
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	5043      	str	r3, [r0, r1]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8004c8c:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c8e:	230f      	movs	r3, #15
 8004c90:	4906      	ldr	r1, [pc, #24]	@ (8004cac <HAL_NVIC_SetPriority+0x50>)
 8004c92:	4003      	ands	r3, r0
 8004c94:	468c      	mov	ip, r1
 8004c96:	3b08      	subs	r3, #8
 8004c98:	089b      	lsrs	r3, r3, #2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	4463      	add	r3, ip
 8004c9e:	69d9      	ldr	r1, [r3, #28]
 8004ca0:	400c      	ands	r4, r1
 8004ca2:	4314      	orrs	r4, r2
 8004ca4:	61dc      	str	r4, [r3, #28]
 8004ca6:	e7f1      	b.n	8004c8c <HAL_NVIC_SetPriority+0x30>
 8004ca8:	e000e100 	.word	0xe000e100
 8004cac:	e000ed00 	.word	0xe000ed00

08004cb0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	db05      	blt.n	8004cc0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cb4:	221f      	movs	r2, #31
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	4002      	ands	r2, r0
 8004cba:	4093      	lsls	r3, r2
 8004cbc:	4a01      	ldr	r2, [pc, #4]	@ (8004cc4 <HAL_NVIC_EnableIRQ+0x14>)
 8004cbe:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004cc0:	4770      	bx	lr
 8004cc2:	46c0      	nop			@ (mov r8, r8)
 8004cc4:	e000e100 	.word	0xe000e100

08004cc8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cc8:	2280      	movs	r2, #128	@ 0x80
 8004cca:	1e43      	subs	r3, r0, #1
 8004ccc:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cce:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d20e      	bcs.n	8004cf2 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cd4:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cd6:	4a07      	ldr	r2, [pc, #28]	@ (8004cf4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cd8:	4807      	ldr	r0, [pc, #28]	@ (8004cf8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cda:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cdc:	6a03      	ldr	r3, [r0, #32]
 8004cde:	0609      	lsls	r1, r1, #24
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	0a1b      	lsrs	r3, r3, #8
 8004ce4:	430b      	orrs	r3, r1
 8004ce6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ce8:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004cea:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cec:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cee:	3307      	adds	r3, #7
 8004cf0:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8004cf2:	4770      	bx	lr
 8004cf4:	e000e010 	.word	0xe000e010
 8004cf8:	e000ed00 	.word	0xe000ed00

08004cfc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	1e04      	subs	r4, r0, #0
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004d00:	d00f      	beq.n	8004d22 <HAL_DAC_Init+0x26>
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004d02:	7903      	ldrb	r3, [r0, #4]
 8004d04:	b2da      	uxtb	r2, r3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d007      	beq.n	8004d1a <HAL_DAC_Init+0x1e>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004d0e:	2300      	movs	r3, #0

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;

  /* Return function status */
  return HAL_OK;
 8004d10:	2000      	movs	r0, #0
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004d12:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004d14:	3301      	adds	r3, #1
 8004d16:	7123      	strb	r3, [r4, #4]
}
 8004d18:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004d1a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004d1c:	f7ff f99e 	bl	800405c <HAL_DAC_MspInit>
 8004d20:	e7f3      	b.n	8004d0a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8004d22:	2001      	movs	r0, #1
 8004d24:	e7f8      	b.n	8004d18 <HAL_DAC_Init+0x1c>
 8004d26:	46c0      	nop			@ (mov r8, r8)

08004d28 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004d28:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004d2a:	2800      	cmp	r0, #0
 8004d2c:	d029      	beq.n	8004d82 <HAL_DAC_Start+0x5a>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004d2e:	7943      	ldrb	r3, [r0, #5]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d028      	beq.n	8004d86 <HAL_DAC_Start+0x5e>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004d34:	2601      	movs	r6, #1
 8004d36:	2210      	movs	r2, #16
 8004d38:	0034      	movs	r4, r6
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d3a:	2502      	movs	r5, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 8004d3c:	400a      	ands	r2, r1
 8004d3e:	4094      	lsls	r4, r2
 8004d40:	6803      	ldr	r3, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d42:	7105      	strb	r5, [r0, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8004d44:	681f      	ldr	r7, [r3, #0]
 8004d46:	433c      	orrs	r4, r7
 8004d48:	601c      	str	r4, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004d4a:	2900      	cmp	r1, #0
 8004d4c:	d10d      	bne.n	8004d6a <HAL_DAC_Start+0x42>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004d4e:	223e      	movs	r2, #62	@ 0x3e
 8004d50:	6819      	ldr	r1, [r3, #0]
 8004d52:	400a      	ands	r2, r1
 8004d54:	2a02      	cmp	r2, #2
 8004d56:	d102      	bne.n	8004d5e <HAL_DAC_Start+0x36>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	4332      	orrs	r2, r6
 8004d5c:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	7103      	strb	r3, [r0, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004d62:	2300      	movs	r3, #0
 8004d64:	7143      	strb	r3, [r0, #5]

  /* Return function status */
  return HAL_OK;
 8004d66:	2000      	movs	r0, #0
}
 8004d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004d6a:	24f8      	movs	r4, #248	@ 0xf8
 8004d6c:	6819      	ldr	r1, [r3, #0]
 8004d6e:	03a4      	lsls	r4, r4, #14
 8004d70:	4021      	ands	r1, r4
 8004d72:	002c      	movs	r4, r5
 8004d74:	4094      	lsls	r4, r2
 8004d76:	42a1      	cmp	r1, r4
 8004d78:	d1f1      	bne.n	8004d5e <HAL_DAC_Start+0x36>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	432a      	orrs	r2, r5
 8004d7e:	605a      	str	r2, [r3, #4]
 8004d80:	e7ed      	b.n	8004d5e <HAL_DAC_Start+0x36>
    return HAL_ERROR;
 8004d82:	2001      	movs	r0, #1
 8004d84:	e7f0      	b.n	8004d68 <HAL_DAC_Start+0x40>
  __HAL_LOCK(hdac);
 8004d86:	2002      	movs	r0, #2
 8004d88:	e7ee      	b.n	8004d68 <HAL_DAC_Start+0x40>
 8004d8a:	46c0      	nop			@ (mov r8, r8)

08004d8c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004d8c:	b510      	push	{r4, lr}
  __IO uint32_t tmp = 0UL;
 8004d8e:	2400      	movs	r4, #0
{
 8004d90:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0UL;
 8004d92:	9401      	str	r4, [sp, #4]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004d94:	2800      	cmp	r0, #0
 8004d96:	d011      	beq.n	8004dbc <HAL_DAC_SetValue+0x30>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004d98:	6800      	ldr	r0, [r0, #0]
 8004d9a:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8004d9c:	2900      	cmp	r1, #0
 8004d9e:	d008      	beq.n	8004db2 <HAL_DAC_SetValue+0x26>
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004da0:	9901      	ldr	r1, [sp, #4]
 8004da2:	3114      	adds	r1, #20
 8004da4:	188a      	adds	r2, r1, r2
 8004da6:	9201      	str	r2, [sp, #4]

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;

  /* Return function status */
  return HAL_OK;
 8004da8:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8004daa:	9a01      	ldr	r2, [sp, #4]
 8004dac:	6013      	str	r3, [r2, #0]
}
 8004dae:	b002      	add	sp, #8
 8004db0:	bd10      	pop	{r4, pc}
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004db2:	9901      	ldr	r1, [sp, #4]
 8004db4:	3108      	adds	r1, #8
 8004db6:	188a      	adds	r2, r1, r2
 8004db8:	9201      	str	r2, [sp, #4]
 8004dba:	e7f5      	b.n	8004da8 <HAL_DAC_SetValue+0x1c>
    return HAL_ERROR;
 8004dbc:	2001      	movs	r0, #1
 8004dbe:	e7f6      	b.n	8004dae <HAL_DAC_SetValue+0x22>

08004dc0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dc2:	46c6      	mov	lr, r8
 8004dc4:	0004      	movs	r4, r0
 8004dc6:	000d      	movs	r5, r1
 8004dc8:	0016      	movs	r6, r2
 8004dca:	b500      	push	{lr}
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	d040      	beq.n	8004e52 <HAL_DAC_ConfigChannel+0x92>
 8004dd0:	2900      	cmp	r1, #0
 8004dd2:	d03e      	beq.n	8004e52 <HAL_DAC_ConfigChannel+0x92>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004dd4:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004dd6:	680f      	ldr	r7, [r1, #0]
  __HAL_LOCK(hdac);
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d100      	bne.n	8004dde <HAL_DAC_ConfigChannel+0x1e>
 8004ddc:	e07f      	b.n	8004ede <HAL_DAC_ConfigChannel+0x11e>
 8004dde:	2301      	movs	r3, #1
 8004de0:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004de2:	3301      	adds	r3, #1
 8004de4:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004de6:	2f04      	cmp	r7, #4
 8004de8:	d035      	beq.n	8004e56 <HAL_DAC_ConfigChannel+0x96>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004dea:	2210      	movs	r2, #16

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004dec:	6803      	ldr	r3, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004dee:	4032      	ands	r2, r6
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004df0:	6929      	ldr	r1, [r5, #16]
 8004df2:	2901      	cmp	r1, #1
 8004df4:	d107      	bne.n	8004e06 <HAL_DAC_ConfigChannel+0x46>
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004df6:	311e      	adds	r1, #30
 8004df8:	4091      	lsls	r1, r2
    tmpreg1 = hdac->Instance->CCR;
 8004dfa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004dfc:	4388      	bics	r0, r1
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004dfe:	6969      	ldr	r1, [r5, #20]
 8004e00:	4091      	lsls	r1, r2
 8004e02:	4301      	orrs	r1, r0
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004e04:	6399      	str	r1, [r3, #56]	@ 0x38
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004e06:	2107      	movs	r1, #7
 8004e08:	4091      	lsls	r1, r2
  tmpreg1 = hdac->Instance->MCR;
 8004e0a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004e0c:	68ee      	ldr	r6, [r5, #12]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004e0e:	4388      	bics	r0, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004e10:	68a9      	ldr	r1, [r5, #8]
 8004e12:	4331      	orrs	r1, r6
 8004e14:	4339      	orrs	r1, r7
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e16:	4091      	lsls	r1, r2
 8004e18:	4301      	orrs	r1, r0
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004e1a:	2080      	movs	r0, #128	@ 0x80
 8004e1c:	01c0      	lsls	r0, r0, #7
 8004e1e:	4090      	lsls	r0, r2
  hdac->Instance->MCR = tmpreg1;
 8004e20:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004e22:	6819      	ldr	r1, [r3, #0]
 8004e24:	4381      	bics	r1, r0
 8004e26:	6019      	str	r1, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004e28:	492f      	ldr	r1, [pc, #188]	@ (8004ee8 <HAL_DAC_ConfigChannel+0x128>)
  tmpreg1 = hdac->Instance->CR;
 8004e2a:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004e2c:	4091      	lsls	r1, r2
 8004e2e:	4388      	bics	r0, r1
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e30:	6869      	ldr	r1, [r5, #4]
 8004e32:	4091      	lsls	r1, r2
 8004e34:	4301      	orrs	r1, r0
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004e36:	20c0      	movs	r0, #192	@ 0xc0
 8004e38:	4090      	lsls	r0, r2
  hdac->Instance->CR = tmpreg1;
 8004e3a:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004e3c:	6819      	ldr	r1, [r3, #0]
 8004e3e:	4381      	bics	r1, r0
 8004e40:	6019      	str	r1, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004e42:	2301      	movs	r3, #1
 8004e44:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004e46:	2300      	movs	r3, #0

  /* Return function status */
  return status;
 8004e48:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdac);
 8004e4a:	7163      	strb	r3, [r4, #5]
}
 8004e4c:	bc80      	pop	{r7}
 8004e4e:	46b8      	mov	r8, r7
 8004e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004e52:	2001      	movs	r0, #1
 8004e54:	e7fa      	b.n	8004e4c <HAL_DAC_ConfigChannel+0x8c>
    tickstart = HAL_GetTick();
 8004e56:	f7ff fac9 	bl	80043ec <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e5a:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8004e5c:	0007      	movs	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    if (Channel == DAC_CHANNEL_1)
 8004e60:	2e00      	cmp	r6, #0
 8004e62:	d129      	bne.n	8004eb8 <HAL_DAC_ConfigChannel+0xf8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e64:	2180      	movs	r1, #128	@ 0x80
 8004e66:	0209      	lsls	r1, r1, #8
 8004e68:	4688      	mov	r8, r1
 8004e6a:	420a      	tst	r2, r1
 8004e6c:	d00d      	beq.n	8004e8a <HAL_DAC_ConfigChannel+0xca>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004e6e:	f7ff fabd 	bl	80043ec <HAL_GetTick>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e72:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004e74:	1bc0      	subs	r0, r0, r7
 8004e76:	2801      	cmp	r0, #1
 8004e78:	d903      	bls.n	8004e82 <HAL_DAC_ConfigChannel+0xc2>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e7a:	4641      	mov	r1, r8
 8004e7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e7e:	420a      	tst	r2, r1
 8004e80:	d125      	bne.n	8004ece <HAL_DAC_ConfigChannel+0x10e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004e82:	4641      	mov	r1, r8
 8004e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e86:	420a      	tst	r2, r1
 8004e88:	d1f1      	bne.n	8004e6e <HAL_DAC_ConfigChannel+0xae>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004e8a:	69aa      	ldr	r2, [r5, #24]
 8004e8c:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004e8e:	2210      	movs	r2, #16
 8004e90:	4816      	ldr	r0, [pc, #88]	@ (8004eec <HAL_DAC_ConfigChannel+0x12c>)
 8004e92:	4032      	ands	r2, r6
 8004e94:	4090      	lsls	r0, r2
 8004e96:	6c99      	ldr	r1, [r3, #72]	@ 0x48
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004e98:	682f      	ldr	r7, [r5, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004e9a:	4381      	bics	r1, r0
 8004e9c:	69e8      	ldr	r0, [r5, #28]
 8004e9e:	4090      	lsls	r0, r2
 8004ea0:	4301      	orrs	r1, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004ea2:	20ff      	movs	r0, #255	@ 0xff
 8004ea4:	4090      	lsls	r0, r2
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004ea6:	6499      	str	r1, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004ea8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004eaa:	4381      	bics	r1, r0
 8004eac:	6a28      	ldr	r0, [r5, #32]
 8004eae:	4090      	lsls	r0, r2
 8004eb0:	4301      	orrs	r1, r0
 8004eb2:	64d9      	str	r1, [r3, #76]	@ 0x4c
 8004eb4:	e79c      	b.n	8004df0 <HAL_DAC_ConfigChannel+0x30>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004eb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004eb8:	2a00      	cmp	r2, #0
 8004eba:	da12      	bge.n	8004ee2 <HAL_DAC_ConfigChannel+0x122>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ebc:	f7ff fa96 	bl	80043ec <HAL_GetTick>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004ec0:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ec2:	1bc0      	subs	r0, r0, r7
 8004ec4:	2801      	cmp	r0, #1
 8004ec6:	d9f6      	bls.n	8004eb6 <HAL_DAC_ConfigChannel+0xf6>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004ec8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004eca:	2a00      	cmp	r2, #0
 8004ecc:	daf3      	bge.n	8004eb6 <HAL_DAC_ConfigChannel+0xf6>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ece:	2208      	movs	r2, #8
 8004ed0:	6923      	ldr	r3, [r4, #16]
            return HAL_TIMEOUT;
 8004ed2:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	7123      	strb	r3, [r4, #4]
            return HAL_TIMEOUT;
 8004edc:	e7b6      	b.n	8004e4c <HAL_DAC_ConfigChannel+0x8c>
  __HAL_LOCK(hdac);
 8004ede:	2002      	movs	r0, #2
 8004ee0:	e7b4      	b.n	8004e4c <HAL_DAC_ConfigChannel+0x8c>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004ee2:	69aa      	ldr	r2, [r5, #24]
 8004ee4:	645a      	str	r2, [r3, #68]	@ 0x44
 8004ee6:	e7d2      	b.n	8004e8e <HAL_DAC_ConfigChannel+0xce>
 8004ee8:	00000ffe 	.word	0x00000ffe
 8004eec:	000003ff 	.word	0x000003ff

08004ef0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ef2:	46c6      	mov	lr, r8
 8004ef4:	0004      	movs	r4, r0
 8004ef6:	b500      	push	{lr}
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004ef8:	2800      	cmp	r0, #0
 8004efa:	d060      	beq.n	8004fbe <HAL_DMA_Init+0xce>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004efc:	6805      	ldr	r5, [r0, #0]
 8004efe:	4b31      	ldr	r3, [pc, #196]	@ (8004fc4 <HAL_DMA_Init+0xd4>)
 8004f00:	2114      	movs	r1, #20
 8004f02:	18e8      	adds	r0, r5, r3
 8004f04:	f7fb f918 	bl	8000138 <__udivsi3>
 8004f08:	0083      	lsls	r3, r0, #2
 8004f0a:	6423      	str	r3, [r4, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	2325      	movs	r3, #37	@ 0x25
 8004f10:	54e2      	strb	r2, [r4, r3]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004f12:	682b      	ldr	r3, [r5, #0]
 8004f14:	4a2c      	ldr	r2, [pc, #176]	@ (8004fc8 <HAL_DMA_Init+0xd8>)
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004f16:	68a6      	ldr	r6, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004f18:	4013      	ands	r3, r2
 8004f1a:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004f1c:	68e3      	ldr	r3, [r4, #12]
 8004f1e:	6921      	ldr	r1, [r4, #16]
 8004f20:	4333      	orrs	r3, r6
 8004f22:	430b      	orrs	r3, r1
 8004f24:	6961      	ldr	r1, [r4, #20]
 8004f26:	682a      	ldr	r2, [r5, #0]
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	69a1      	ldr	r1, [r4, #24]
 8004f2c:	430b      	orrs	r3, r1
 8004f2e:	69e1      	ldr	r1, [r4, #28]
 8004f30:	430b      	orrs	r3, r1
 8004f32:	6a21      	ldr	r1, [r4, #32]
 8004f34:	430b      	orrs	r3, r1
 8004f36:	4313      	orrs	r3, r2
 8004f38:	602b      	str	r3, [r5, #0]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f3a:	4b24      	ldr	r3, [pc, #144]	@ (8004fcc <HAL_DMA_Init+0xdc>)

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f3c:	2114      	movs	r1, #20
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f3e:	469c      	mov	ip, r3
 8004f40:	4460      	add	r0, ip
 8004f42:	0087      	lsls	r7, r0, #2
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f44:	20ff      	movs	r0, #255	@ 0xff
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f46:	4b22      	ldr	r3, [pc, #136]	@ (8004fd0 <HAL_DMA_Init+0xe0>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f48:	4028      	ands	r0, r5
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f4a:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f4c:	6467      	str	r7, [r4, #68]	@ 0x44
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f4e:	3808      	subs	r0, #8
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f50:	4698      	mov	r8, r3
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f52:	f7fb f8f1 	bl	8000138 <__udivsi3>

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f56:	231f      	movs	r3, #31
 8004f58:	2201      	movs	r2, #1
 8004f5a:	4003      	ands	r3, r0
 8004f5c:	0010      	movs	r0, r2
 8004f5e:	4098      	lsls	r0, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f60:	2380      	movs	r3, #128	@ 0x80
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f62:	64e0      	str	r0, [r4, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004f64:	01db      	lsls	r3, r3, #7
 8004f66:	429e      	cmp	r6, r3
 8004f68:	d01f      	beq.n	8004faa <HAL_DMA_Init+0xba>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f6a:	233f      	movs	r3, #63	@ 0x3f
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f6c:	4645      	mov	r5, r8
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f6e:	6861      	ldr	r1, [r4, #4]
 8004f70:	400b      	ands	r3, r1
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004f72:	3901      	subs	r1, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004f74:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f76:	6068      	str	r0, [r5, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004f78:	2903      	cmp	r1, #3
 8004f7a:	d81b      	bhi.n	8004fb4 <HAL_DMA_Init+0xc4>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f7c:	4915      	ldr	r1, [pc, #84]	@ (8004fd4 <HAL_DMA_Init+0xe4>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f7e:	4816      	ldr	r0, [pc, #88]	@ (8004fd8 <HAL_DMA_Init+0xe8>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f80:	1859      	adds	r1, r3, r1

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004f82:	3b01      	subs	r3, #1
 8004f84:	409a      	lsls	r2, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f86:	2300      	movs	r3, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004f88:	0089      	lsls	r1, r1, #2
 8004f8a:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004f8c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004f8e:	65a2      	str	r2, [r4, #88]	@ 0x58
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004f90:	600b      	str	r3, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f92:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f94:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004f96:	2225      	movs	r2, #37	@ 0x25
 8004f98:	2101      	movs	r1, #1
  return HAL_OK;
 8004f9a:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f9c:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8004f9e:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8004fa0:	3a01      	subs	r2, #1
 8004fa2:	54a3      	strb	r3, [r4, r2]
}
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	46b8      	mov	r8, r7
 8004fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004faa:	2300      	movs	r3, #0
 8004fac:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004fae:	603b      	str	r3, [r7, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004fb0:	4643      	mov	r3, r8
 8004fb2:	6058      	str	r0, [r3, #4]
    hdma->DMAmuxRequestGen = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004fb8:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004fba:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004fbc:	e7ea      	b.n	8004f94 <HAL_DMA_Init+0xa4>
    return HAL_ERROR;
 8004fbe:	2001      	movs	r0, #1
 8004fc0:	e7f0      	b.n	8004fa4 <HAL_DMA_Init+0xb4>
 8004fc2:	46c0      	nop			@ (mov r8, r8)
 8004fc4:	bffdfff8 	.word	0xbffdfff8
 8004fc8:	ffff800f 	.word	0xffff800f
 8004fcc:	10008200 	.word	0x10008200
 8004fd0:	40020880 	.word	0x40020880
 8004fd4:	1000823f 	.word	0x1000823f
 8004fd8:	40020940 	.word	0x40020940

08004fdc <HAL_DMA_Start_IT>:
{
 8004fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fde:	46c6      	mov	lr, r8
  __HAL_LOCK(hdma);
 8004fe0:	2424      	movs	r4, #36	@ 0x24
{
 8004fe2:	b500      	push	{lr}
  __HAL_LOCK(hdma);
 8004fe4:	5d05      	ldrb	r5, [r0, r4]
 8004fe6:	2d01      	cmp	r5, #1
 8004fe8:	d04f      	beq.n	800508a <HAL_DMA_Start_IT+0xae>
 8004fea:	2501      	movs	r5, #1
  if (hdma->State == HAL_DMA_STATE_READY)
 8004fec:	2625      	movs	r6, #37	@ 0x25
  __HAL_LOCK(hdma);
 8004fee:	5505      	strb	r5, [r0, r4]
  if (hdma->State == HAL_DMA_STATE_READY)
 8004ff0:	5d85      	ldrb	r5, [r0, r6]
 8004ff2:	b2ef      	uxtb	r7, r5
 8004ff4:	2d01      	cmp	r5, #1
 8004ff6:	d007      	beq.n	8005008 <HAL_DMA_Start_IT+0x2c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004ff8:	2380      	movs	r3, #128	@ 0x80
 8004ffa:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	5503      	strb	r3, [r0, r4]
    status = HAL_ERROR;
 8005000:	2001      	movs	r0, #1
}
 8005002:	bc80      	pop	{r7}
 8005004:	46b8      	mov	r8, r7
 8005006:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8005008:	3c22      	subs	r4, #34	@ 0x22
 800500a:	5584      	strb	r4, [r0, r6]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800500c:	2400      	movs	r4, #0
 800500e:	63c4      	str	r4, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8005010:	6804      	ldr	r4, [r0, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005012:	6cc6      	ldr	r6, [r0, #76]	@ 0x4c
    __HAL_DMA_DISABLE(hdma);
 8005014:	6825      	ldr	r5, [r4, #0]
 8005016:	43bd      	bics	r5, r7
 8005018:	6025      	str	r5, [r4, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800501a:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 800501c:	606e      	str	r6, [r5, #4]
  if (hdma->DMAmuxRequestGen != 0U)
 800501e:	6d06      	ldr	r6, [r0, #80]	@ 0x50
 8005020:	2e00      	cmp	r6, #0
 8005022:	d002      	beq.n	800502a <HAL_DMA_Start_IT+0x4e>
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005024:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 8005026:	6d87      	ldr	r7, [r0, #88]	@ 0x58
 8005028:	606f      	str	r7, [r5, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800502a:	4d1f      	ldr	r5, [pc, #124]	@ (80050a8 <HAL_DMA_Start_IT+0xcc>)
 800502c:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 800502e:	46ac      	mov	ip, r5
 8005030:	686d      	ldr	r5, [r5, #4]
 8005032:	46a8      	mov	r8, r5
 8005034:	251c      	movs	r5, #28
 8005036:	402f      	ands	r7, r5
 8005038:	3d1b      	subs	r5, #27
 800503a:	40bd      	lsls	r5, r7
 800503c:	4647      	mov	r7, r8
 800503e:	433d      	orrs	r5, r7
 8005040:	4667      	mov	r7, ip
 8005042:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8005044:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005046:	6883      	ldr	r3, [r0, #8]
 8005048:	2b10      	cmp	r3, #16
 800504a:	d020      	beq.n	800508e <HAL_DMA_Start_IT+0xb2>
    hdma->Instance->CPAR = SrcAddress;
 800504c:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 800504e:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8005050:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005052:	2b00      	cmp	r3, #0
 8005054:	d01e      	beq.n	8005094 <HAL_DMA_Start_IT+0xb8>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005056:	220e      	movs	r2, #14
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	4313      	orrs	r3, r2
 800505c:	6023      	str	r3, [r4, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800505e:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8005060:	6813      	ldr	r3, [r2, #0]
 8005062:	03db      	lsls	r3, r3, #15
 8005064:	d504      	bpl.n	8005070 <HAL_DMA_Start_IT+0x94>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005066:	2380      	movs	r3, #128	@ 0x80
 8005068:	6811      	ldr	r1, [r2, #0]
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	430b      	orrs	r3, r1
 800506e:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005070:	2e00      	cmp	r6, #0
 8005072:	d004      	beq.n	800507e <HAL_DMA_Start_IT+0xa2>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005074:	2380      	movs	r3, #128	@ 0x80
 8005076:	6832      	ldr	r2, [r6, #0]
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	4313      	orrs	r3, r2
 800507c:	6033      	str	r3, [r6, #0]
    __HAL_DMA_ENABLE(hdma);
 800507e:	2201      	movs	r2, #1
 8005080:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005082:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005084:	4313      	orrs	r3, r2
 8005086:	6023      	str	r3, [r4, #0]
 8005088:	e7bb      	b.n	8005002 <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 800508a:	2002      	movs	r0, #2
 800508c:	e7b9      	b.n	8005002 <HAL_DMA_Start_IT+0x26>
    hdma->Instance->CPAR = DstAddress;
 800508e:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005090:	60e1      	str	r1, [r4, #12]
 8005092:	e7dd      	b.n	8005050 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005094:	2204      	movs	r2, #4
 8005096:	6823      	ldr	r3, [r4, #0]
 8005098:	4393      	bics	r3, r2
 800509a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	3206      	adds	r2, #6
 80050a0:	4313      	orrs	r3, r2
 80050a2:	6023      	str	r3, [r4, #0]
 80050a4:	e7db      	b.n	800505e <HAL_DMA_Start_IT+0x82>
 80050a6:	46c0      	nop			@ (mov r8, r8)
 80050a8:	40020000 	.word	0x40020000

080050ac <HAL_DMA_Abort>:
{
 80050ac:	b570      	push	{r4, r5, r6, lr}
  if (NULL == hdma)
 80050ae:	2800      	cmp	r0, #0
 80050b0:	d032      	beq.n	8005118 <HAL_DMA_Abort+0x6c>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80050b2:	2325      	movs	r3, #37	@ 0x25
 80050b4:	5cc3      	ldrb	r3, [r0, r3]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d129      	bne.n	800510e <HAL_DMA_Abort+0x62>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050ba:	210e      	movs	r1, #14
 80050bc:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050be:	4c17      	ldr	r4, [pc, #92]	@ (800511c <HAL_DMA_Abort+0x70>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050c0:	6813      	ldr	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80050c2:	261c      	movs	r6, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050c4:	438b      	bics	r3, r1
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050c6:	6c41      	ldr	r1, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050c8:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050ca:	680b      	ldr	r3, [r1, #0]
 80050cc:	4023      	ands	r3, r4
 80050ce:	600b      	str	r3, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 80050d0:	2301      	movs	r3, #1
 80050d2:	6811      	ldr	r1, [r2, #0]
 80050d4:	4399      	bics	r1, r3
 80050d6:	6011      	str	r1, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80050d8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80050da:	4911      	ldr	r1, [pc, #68]	@ (8005120 <HAL_DMA_Abort+0x74>)
 80050dc:	4032      	ands	r2, r6
 80050de:	4093      	lsls	r3, r2
 80050e0:	684d      	ldr	r5, [r1, #4]
 80050e2:	432b      	orrs	r3, r5
 80050e4:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050e6:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 80050e8:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80050ea:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80050ec:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d005      	beq.n	80050fe <HAL_DMA_Abort+0x52>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	4022      	ands	r2, r4
 80050f6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050f8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80050fa:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80050fc:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80050fe:	2325      	movs	r3, #37	@ 0x25
 8005100:	2201      	movs	r2, #1
 8005102:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8005104:	2200      	movs	r2, #0
 8005106:	3b01      	subs	r3, #1
 8005108:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 800510a:	2000      	movs	r0, #0
}
 800510c:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800510e:	2304      	movs	r3, #4
    __HAL_UNLOCK(hdma);
 8005110:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005112:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8005114:	3320      	adds	r3, #32
 8005116:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8005118:	2001      	movs	r0, #1
 800511a:	e7f7      	b.n	800510c <HAL_DMA_Abort+0x60>
 800511c:	fffffeff 	.word	0xfffffeff
 8005120:	40020000 	.word	0x40020000

08005124 <HAL_DMA_Abort_IT>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005124:	2325      	movs	r3, #37	@ 0x25
{
 8005126:	b570      	push	{r4, r5, r6, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005128:	5cc3      	ldrb	r3, [r0, r3]
 800512a:	2b02      	cmp	r3, #2
 800512c:	d003      	beq.n	8005136 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800512e:	2304      	movs	r3, #4
 8005130:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8005132:	2001      	movs	r0, #1
}
 8005134:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005136:	210e      	movs	r1, #14
 8005138:	6802      	ldr	r2, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800513a:	261c      	movs	r6, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800513c:	6813      	ldr	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800513e:	4c15      	ldr	r4, [pc, #84]	@ (8005194 <HAL_DMA_Abort_IT+0x70>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005140:	438b      	bics	r3, r1
 8005142:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005144:	2301      	movs	r3, #1
 8005146:	6811      	ldr	r1, [r2, #0]
 8005148:	4399      	bics	r1, r3
 800514a:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800514c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800514e:	680a      	ldr	r2, [r1, #0]
 8005150:	4022      	ands	r2, r4
 8005152:	600a      	str	r2, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005154:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8005156:	4910      	ldr	r1, [pc, #64]	@ (8005198 <HAL_DMA_Abort_IT+0x74>)
 8005158:	4032      	ands	r2, r6
 800515a:	4093      	lsls	r3, r2
 800515c:	684d      	ldr	r5, [r1, #4]
 800515e:	432b      	orrs	r3, r5
 8005160:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005162:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8005164:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8005166:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005168:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800516a:	2b00      	cmp	r3, #0
 800516c:	d005      	beq.n	800517a <HAL_DMA_Abort_IT+0x56>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	4022      	ands	r2, r4
 8005172:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005174:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8005176:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8005178:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800517a:	2325      	movs	r3, #37	@ 0x25
 800517c:	2201      	movs	r2, #1
 800517e:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8005180:	2200      	movs	r2, #0
 8005182:	3b01      	subs	r3, #1
 8005184:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 8005186:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005188:	2b00      	cmp	r3, #0
 800518a:	d000      	beq.n	800518e <HAL_DMA_Abort_IT+0x6a>
      hdma->XferAbortCallback(hdma);
 800518c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800518e:	2000      	movs	r0, #0
 8005190:	e7d0      	b.n	8005134 <HAL_DMA_Abort_IT+0x10>
 8005192:	46c0      	nop			@ (mov r8, r8)
 8005194:	fffffeff 	.word	0xfffffeff
 8005198:	40020000 	.word	0x40020000

0800519c <HAL_DMA_IRQHandler>:
{
 800519c:	b570      	push	{r4, r5, r6, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800519e:	211c      	movs	r1, #28
 80051a0:	2404      	movs	r4, #4
  uint32_t flag_it = DMA1->ISR;
 80051a2:	4b2b      	ldr	r3, [pc, #172]	@ (8005250 <HAL_DMA_IRQHandler+0xb4>)
  uint32_t source_it = hdma->Instance->CCR;
 80051a4:	6806      	ldr	r6, [r0, #0]
  uint32_t flag_it = DMA1->ISR;
 80051a6:	681a      	ldr	r2, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80051a8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80051aa:	6835      	ldr	r5, [r6, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80051ac:	400b      	ands	r3, r1
 80051ae:	0021      	movs	r1, r4
 80051b0:	4099      	lsls	r1, r3
 80051b2:	420a      	tst	r2, r1
 80051b4:	d010      	beq.n	80051d8 <HAL_DMA_IRQHandler+0x3c>
 80051b6:	422c      	tst	r4, r5
 80051b8:	d00e      	beq.n	80051d8 <HAL_DMA_IRQHandler+0x3c>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051ba:	6833      	ldr	r3, [r6, #0]
 80051bc:	069b      	lsls	r3, r3, #26
 80051be:	d402      	bmi.n	80051c6 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80051c0:	6833      	ldr	r3, [r6, #0]
 80051c2:	43a3      	bics	r3, r4
 80051c4:	6033      	str	r3, [r6, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80051c6:	4b22      	ldr	r3, [pc, #136]	@ (8005250 <HAL_DMA_IRQHandler+0xb4>)
 80051c8:	685a      	ldr	r2, [r3, #4]
 80051ca:	4311      	orrs	r1, r2
 80051cc:	6059      	str	r1, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 80051ce:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d000      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 80051d4:	4798      	blx	r3
}
 80051d6:	bd70      	pop	{r4, r5, r6, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80051d8:	2402      	movs	r4, #2
 80051da:	0021      	movs	r1, r4
 80051dc:	4099      	lsls	r1, r3
 80051de:	420a      	tst	r2, r1
 80051e0:	d017      	beq.n	8005212 <HAL_DMA_IRQHandler+0x76>
 80051e2:	422c      	tst	r4, r5
 80051e4:	d015      	beq.n	8005212 <HAL_DMA_IRQHandler+0x76>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051e6:	6833      	ldr	r3, [r6, #0]
 80051e8:	069b      	lsls	r3, r3, #26
 80051ea:	d406      	bmi.n	80051fa <HAL_DMA_IRQHandler+0x5e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80051ec:	220a      	movs	r2, #10
 80051ee:	6833      	ldr	r3, [r6, #0]
 80051f0:	4393      	bics	r3, r2
 80051f2:	6033      	str	r3, [r6, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80051f4:	2325      	movs	r3, #37	@ 0x25
 80051f6:	3a09      	subs	r2, #9
 80051f8:	54c2      	strb	r2, [r0, r3]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80051fa:	4b15      	ldr	r3, [pc, #84]	@ (8005250 <HAL_DMA_IRQHandler+0xb4>)
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	4311      	orrs	r1, r2
 8005200:	6059      	str	r1, [r3, #4]
      __HAL_UNLOCK(hdma);
 8005202:	2200      	movs	r2, #0
 8005204:	2324      	movs	r3, #36	@ 0x24
 8005206:	54c2      	strb	r2, [r0, r3]
      if (hdma->XferCpltCallback != NULL)
 8005208:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0e3      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 800520e:	4798      	blx	r3
  return;
 8005210:	e7e1      	b.n	80051d6 <HAL_DMA_IRQHandler+0x3a>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005212:	2108      	movs	r1, #8
 8005214:	000c      	movs	r4, r1
 8005216:	409c      	lsls	r4, r3
 8005218:	4222      	tst	r2, r4
 800521a:	d0dc      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x3a>
 800521c:	4229      	tst	r1, r5
 800521e:	d0da      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x3a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005220:	6832      	ldr	r2, [r6, #0]
 8005222:	3106      	adds	r1, #6
 8005224:	438a      	bics	r2, r1
 8005226:	6032      	str	r2, [r6, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005228:	2201      	movs	r2, #1
 800522a:	0015      	movs	r5, r2
 800522c:	409d      	lsls	r5, r3
 800522e:	002b      	movs	r3, r5
 8005230:	4907      	ldr	r1, [pc, #28]	@ (8005250 <HAL_DMA_IRQHandler+0xb4>)
 8005232:	684c      	ldr	r4, [r1, #4]
 8005234:	4323      	orrs	r3, r4
 8005236:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005238:	2325      	movs	r3, #37	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800523a:	63c2      	str	r2, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800523c:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 800523e:	2200      	movs	r2, #0
 8005240:	3b01      	subs	r3, #1
 8005242:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8005244:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0c5      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x3a>
      hdma->XferErrorCallback(hdma);
 800524a:	4798      	blx	r3
  return;
 800524c:	e7c3      	b.n	80051d6 <HAL_DMA_IRQHandler+0x3a>
 800524e:	46c0      	nop			@ (mov r8, r8)
 8005250:	40020000 	.word	0x40020000

08005254 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005256:	46de      	mov	lr, fp
 8005258:	4657      	mov	r7, sl
 800525a:	464e      	mov	r6, r9
 800525c:	4645      	mov	r5, r8
 800525e:	b5e0      	push	{r5, r6, r7, lr}
 8005260:	b085      	sub	sp, #20
 8005262:	9303      	str	r3, [sp, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005264:	4b5f      	ldr	r3, [pc, #380]	@ (80053e4 <HAL_FLASH_Program+0x190>)
{
 8005266:	4683      	mov	fp, r0
  __HAL_LOCK(&pFlash);
 8005268:	469a      	mov	sl, r3
 800526a:	781b      	ldrb	r3, [r3, #0]
{
 800526c:	9101      	str	r1, [sp, #4]
 800526e:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(&pFlash);
 8005270:	2b01      	cmp	r3, #1
 8005272:	d100      	bne.n	8005276 <HAL_FLASH_Program+0x22>
 8005274:	e092      	b.n	800539c <HAL_FLASH_Program+0x148>
 8005276:	4652      	mov	r2, sl
 8005278:	2301      	movs	r3, #1
 800527a:	7013      	strb	r3, [r2, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800527c:	2300      	movs	r3, #0
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 800527e:	2580      	movs	r5, #128	@ 0x80
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005280:	24fa      	movs	r4, #250	@ 0xfa
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005282:	6053      	str	r3, [r2, #4]
  uint32_t tickstart = HAL_GetTick();
 8005284:	f7ff f8b2 	bl	80043ec <HAL_GetTick>
  while ((FLASH->SR & error) != 0x00U)
 8005288:	4f57      	ldr	r7, [pc, #348]	@ (80053e8 <HAL_FLASH_Program+0x194>)
  uint32_t tickstart = HAL_GetTick();
 800528a:	0006      	movs	r6, r0
  while ((FLASH->SR & error) != 0x00U)
 800528c:	026d      	lsls	r5, r5, #9
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800528e:	00a4      	lsls	r4, r4, #2
  while ((FLASH->SR & error) != 0x00U)
 8005290:	e004      	b.n	800529c <HAL_FLASH_Program+0x48>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005292:	f7ff f8ab 	bl	80043ec <HAL_GetTick>
 8005296:	1b80      	subs	r0, r0, r6
 8005298:	42a0      	cmp	r0, r4
 800529a:	d26d      	bcs.n	8005378 <HAL_FLASH_Program+0x124>
  while ((FLASH->SR & error) != 0x00U)
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	422b      	tst	r3, r5
 80052a0:	d1f7      	bne.n	8005292 <HAL_FLASH_Program+0x3e>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4b51      	ldr	r3, [pc, #324]	@ (80053ec <HAL_FLASH_Program+0x198>)
 80052a6:	0010      	movs	r0, r2

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 80052a8:	4951      	ldr	r1, [pc, #324]	@ (80053f0 <HAL_FLASH_Program+0x19c>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80052aa:	4018      	ands	r0, r3
  FLASH->SR = FLASH_SR_CLEAR;
 80052ac:	6139      	str	r1, [r7, #16]

  if (error != 0x00U)
 80052ae:	421a      	tst	r2, r3
 80052b0:	d000      	beq.n	80052b4 <HAL_FLASH_Program+0x60>
 80052b2:	e075      	b.n	80053a0 <HAL_FLASH_Program+0x14c>
    pFlash.ErrorCode = error;
    return HAL_ERROR;
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80052b4:	4b4c      	ldr	r3, [pc, #304]	@ (80053e8 <HAL_FLASH_Program+0x194>)
 80052b6:	2780      	movs	r7, #128	@ 0x80
 80052b8:	4698      	mov	r8, r3
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80052ba:	23fa      	movs	r3, #250	@ 0xfa
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4699      	mov	r9, r3
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80052c0:	02ff      	lsls	r7, r7, #11
 80052c2:	e004      	b.n	80052ce <HAL_FLASH_Program+0x7a>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80052c4:	f7ff f892 	bl	80043ec <HAL_GetTick>
 80052c8:	1b80      	subs	r0, r0, r6
 80052ca:	4548      	cmp	r0, r9
 80052cc:	d254      	bcs.n	8005378 <HAL_FLASH_Program+0x124>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80052ce:	4643      	mov	r3, r8
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	423b      	tst	r3, r7
 80052d4:	d1f6      	bne.n	80052c4 <HAL_FLASH_Program+0x70>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80052d6:	465b      	mov	r3, fp
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d065      	beq.n	80053a8 <HAL_FLASH_Program+0x154>
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80052dc:	4643      	mov	r3, r8
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	431f      	orrs	r7, r3
 80052e2:	4643      	mov	r3, r8
 80052e4:	615f      	str	r7, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052e6:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80052ea:	b672      	cpsid	i
  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
 80052ec:	9a01      	ldr	r2, [sp, #4]
 80052ee:	9902      	ldr	r1, [sp, #8]
 80052f0:	0013      	movs	r3, r2
 80052f2:	430b      	orrs	r3, r1
 80052f4:	075b      	lsls	r3, r3, #29
 80052f6:	d169      	bne.n	80053cc <HAL_FLASH_Program+0x178>
 80052f8:	1d0b      	adds	r3, r1, #4
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d066      	beq.n	80053cc <HAL_FLASH_Program+0x178>
 80052fe:	000c      	movs	r4, r1
 8005300:	1c48      	adds	r0, r1, #1
 8005302:	30ff      	adds	r0, #255	@ 0xff
 8005304:	1a55      	subs	r5, r2, r1
  {
    *(uint32_t *)dest = *(uint32_t *)src;
 8005306:	1929      	adds	r1, r5, r4
 8005308:	6822      	ldr	r2, [r4, #0]
 800530a:	6863      	ldr	r3, [r4, #4]
 800530c:	3408      	adds	r4, #8
 800530e:	600a      	str	r2, [r1, #0]
 8005310:	604b      	str	r3, [r1, #4]
  while (index < 64U)
 8005312:	4284      	cmp	r4, r0
 8005314:	d1f7      	bne.n	8005306 <HAL_FLASH_Program+0xb2>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
 8005316:	2280      	movs	r2, #128	@ 0x80
 8005318:	4933      	ldr	r1, [pc, #204]	@ (80053e8 <HAL_FLASH_Program+0x194>)
 800531a:	0252      	lsls	r2, r2, #9
 800531c:	690b      	ldr	r3, [r1, #16]
 800531e:	4213      	tst	r3, r2
 8005320:	d1fc      	bne.n	800531c <HAL_FLASH_Program+0xc8>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005322:	f386 8810 	msr	PRIMASK, r6
  uint32_t tickstart = HAL_GetTick();
 8005326:	f7ff f861 	bl	80043ec <HAL_GetTick>
  while ((FLASH->SR & error) != 0x00U)
 800532a:	2680      	movs	r6, #128	@ 0x80
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800532c:	27fa      	movs	r7, #250	@ 0xfa
  uint32_t tickstart = HAL_GetTick();
 800532e:	0004      	movs	r4, r0
  while ((FLASH->SR & error) != 0x00U)
 8005330:	4d2d      	ldr	r5, [pc, #180]	@ (80053e8 <HAL_FLASH_Program+0x194>)
 8005332:	0276      	lsls	r6, r6, #9
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005334:	00bf      	lsls	r7, r7, #2
  while ((FLASH->SR & error) != 0x00U)
 8005336:	e004      	b.n	8005342 <HAL_FLASH_Program+0xee>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005338:	f7ff f858 	bl	80043ec <HAL_GetTick>
 800533c:	1b00      	subs	r0, r0, r4
 800533e:	42b8      	cmp	r0, r7
 8005340:	d225      	bcs.n	800538e <HAL_FLASH_Program+0x13a>
  while ((FLASH->SR & error) != 0x00U)
 8005342:	692b      	ldr	r3, [r5, #16]
 8005344:	4233      	tst	r3, r6
 8005346:	d1f7      	bne.n	8005338 <HAL_FLASH_Program+0xe4>
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8005348:	692a      	ldr	r2, [r5, #16]
 800534a:	4b28      	ldr	r3, [pc, #160]	@ (80053ec <HAL_FLASH_Program+0x198>)
 800534c:	0010      	movs	r0, r2
  FLASH->SR = FLASH_SR_CLEAR;
 800534e:	4928      	ldr	r1, [pc, #160]	@ (80053f0 <HAL_FLASH_Program+0x19c>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8005350:	4018      	ands	r0, r3
  FLASH->SR = FLASH_SR_CLEAR;
 8005352:	6129      	str	r1, [r5, #16]
  if (error != 0x00U)
 8005354:	421a      	tst	r2, r3
 8005356:	d135      	bne.n	80053c4 <HAL_FLASH_Program+0x170>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8005358:	2580      	movs	r5, #128	@ 0x80
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800535a:	27fa      	movs	r7, #250	@ 0xfa
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800535c:	4e22      	ldr	r6, [pc, #136]	@ (80053e8 <HAL_FLASH_Program+0x194>)
 800535e:	02ed      	lsls	r5, r5, #11
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005360:	00bf      	lsls	r7, r7, #2
 8005362:	e004      	b.n	800536e <HAL_FLASH_Program+0x11a>
 8005364:	f7ff f842 	bl	80043ec <HAL_GetTick>
 8005368:	1b00      	subs	r0, r0, r4
 800536a:	42b8      	cmp	r0, r7
 800536c:	d20f      	bcs.n	800538e <HAL_FLASH_Program+0x13a>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800536e:	6933      	ldr	r3, [r6, #16]
 8005370:	422b      	tst	r3, r5
 8005372:	d1f7      	bne.n	8005364 <HAL_FLASH_Program+0x110>
  return HAL_OK;
 8005374:	2000      	movs	r0, #0
 8005376:	e00b      	b.n	8005390 <HAL_FLASH_Program+0x13c>
        return HAL_TIMEOUT;
 8005378:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 800537a:	2300      	movs	r3, #0
 800537c:	4652      	mov	r2, sl
 800537e:	7013      	strb	r3, [r2, #0]
}
 8005380:	b005      	add	sp, #20
 8005382:	bcf0      	pop	{r4, r5, r6, r7}
 8005384:	46bb      	mov	fp, r7
 8005386:	46b2      	mov	sl, r6
 8005388:	46a9      	mov	r9, r5
 800538a:	46a0      	mov	r8, r4
 800538c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800538e:	2003      	movs	r0, #3
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8005390:	4659      	mov	r1, fp
 8005392:	4a15      	ldr	r2, [pc, #84]	@ (80053e8 <HAL_FLASH_Program+0x194>)
 8005394:	6953      	ldr	r3, [r2, #20]
 8005396:	438b      	bics	r3, r1
 8005398:	6153      	str	r3, [r2, #20]
 800539a:	e7ee      	b.n	800537a <HAL_FLASH_Program+0x126>
  __HAL_LOCK(&pFlash);
 800539c:	2002      	movs	r0, #2
 800539e:	e7ef      	b.n	8005380 <HAL_FLASH_Program+0x12c>
    pFlash.ErrorCode = error;
 80053a0:	4653      	mov	r3, sl
 80053a2:	6058      	str	r0, [r3, #4]
    return HAL_ERROR;
 80053a4:	2001      	movs	r0, #1
 80053a6:	e7e8      	b.n	800537a <HAL_FLASH_Program+0x126>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80053a8:	4643      	mov	r3, r8
 80053aa:	465a      	mov	r2, fp
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	4642      	mov	r2, r8
 80053b2:	6153      	str	r3, [r2, #20]
  *(uint32_t *)Address = (uint32_t)Data;
 80053b4:	9b01      	ldr	r3, [sp, #4]
 80053b6:	9a02      	ldr	r2, [sp, #8]
 80053b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80053ba:	f3bf 8f6f 	isb	sy
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80053be:	9a03      	ldr	r2, [sp, #12]
 80053c0:	605a      	str	r2, [r3, #4]
}
 80053c2:	e7b0      	b.n	8005326 <HAL_FLASH_Program+0xd2>
    pFlash.ErrorCode = error;
 80053c4:	4653      	mov	r3, sl
 80053c6:	6058      	str	r0, [r3, #4]
    return HAL_ERROR;
 80053c8:	2001      	movs	r0, #1
 80053ca:	e7e1      	b.n	8005390 <HAL_FLASH_Program+0x13c>
 80053cc:	9c02      	ldr	r4, [sp, #8]
 80053ce:	9b01      	ldr	r3, [sp, #4]
 80053d0:	1c62      	adds	r2, r4, #1
 80053d2:	32ff      	adds	r2, #255	@ 0xff
 80053d4:	1b1d      	subs	r5, r3, r4
    *(uint32_t *)dest = *(uint32_t *)src;
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	512b      	str	r3, [r5, r4]
    src += 4U;
 80053da:	3404      	adds	r4, #4
  while (index < 64U)
 80053dc:	42a2      	cmp	r2, r4
 80053de:	d1fa      	bne.n	80053d6 <HAL_FLASH_Program+0x182>
 80053e0:	e799      	b.n	8005316 <HAL_FLASH_Program+0xc2>
 80053e2:	46c0      	nop			@ (mov r8, r8)
 80053e4:	200005c4 	.word	0x200005c4
 80053e8:	40022000 	.word	0x40022000
 80053ec:	0000c3fa 	.word	0x0000c3fa
 80053f0:	0000c3fb 	.word	0x0000c3fb

080053f4 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 80053f4:	4b05      	ldr	r3, [pc, #20]	@ (800540c <HAL_FLASH_Unlock+0x18>)
  HAL_StatusTypeDef status = HAL_OK;
 80053f6:	2000      	movs	r0, #0
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 80053f8:	695a      	ldr	r2, [r3, #20]
 80053fa:	2a00      	cmp	r2, #0
 80053fc:	da05      	bge.n	800540a <HAL_FLASH_Unlock+0x16>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80053fe:	4a04      	ldr	r2, [pc, #16]	@ (8005410 <HAL_FLASH_Unlock+0x1c>)
 8005400:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005402:	4a04      	ldr	r2, [pc, #16]	@ (8005414 <HAL_FLASH_Unlock+0x20>)
 8005404:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8005406:	6958      	ldr	r0, [r3, #20]
 8005408:	0fc0      	lsrs	r0, r0, #31
}
 800540a:	4770      	bx	lr
 800540c:	40022000 	.word	0x40022000
 8005410:	45670123 	.word	0x45670123
 8005414:	cdef89ab 	.word	0xcdef89ab

08005418 <HAL_FLASH_Lock>:
{
 8005418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = HAL_GetTick();
 800541a:	f7fe ffe7 	bl	80043ec <HAL_GetTick>
  while ((FLASH->SR & error) != 0x00U)
 800541e:	2680      	movs	r6, #128	@ 0x80
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005420:	27fa      	movs	r7, #250	@ 0xfa
  uint32_t tickstart = HAL_GetTick();
 8005422:	0004      	movs	r4, r0
  while ((FLASH->SR & error) != 0x00U)
 8005424:	4d17      	ldr	r5, [pc, #92]	@ (8005484 <HAL_FLASH_Lock+0x6c>)
 8005426:	0276      	lsls	r6, r6, #9
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005428:	00bf      	lsls	r7, r7, #2
  while ((FLASH->SR & error) != 0x00U)
 800542a:	e004      	b.n	8005436 <HAL_FLASH_Lock+0x1e>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800542c:	f7fe ffde 	bl	80043ec <HAL_GetTick>
 8005430:	1b00      	subs	r0, r0, r4
 8005432:	42b8      	cmp	r0, r7
 8005434:	d218      	bcs.n	8005468 <HAL_FLASH_Lock+0x50>
  while ((FLASH->SR & error) != 0x00U)
 8005436:	692b      	ldr	r3, [r5, #16]
 8005438:	4233      	tst	r3, r6
 800543a:	d1f7      	bne.n	800542c <HAL_FLASH_Lock+0x14>
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800543c:	692a      	ldr	r2, [r5, #16]
 800543e:	4b12      	ldr	r3, [pc, #72]	@ (8005488 <HAL_FLASH_Lock+0x70>)
 8005440:	0010      	movs	r0, r2
  FLASH->SR = FLASH_SR_CLEAR;
 8005442:	4912      	ldr	r1, [pc, #72]	@ (800548c <HAL_FLASH_Lock+0x74>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8005444:	4018      	ands	r0, r3
  FLASH->SR = FLASH_SR_CLEAR;
 8005446:	6129      	str	r1, [r5, #16]
  if (error != 0x00U)
 8005448:	421a      	tst	r2, r3
 800544a:	d117      	bne.n	800547c <HAL_FLASH_Lock+0x64>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800544c:	2580      	movs	r5, #128	@ 0x80
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800544e:	27fa      	movs	r7, #250	@ 0xfa
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8005450:	4e0c      	ldr	r6, [pc, #48]	@ (8005484 <HAL_FLASH_Lock+0x6c>)
 8005452:	02ed      	lsls	r5, r5, #11
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005454:	00bf      	lsls	r7, r7, #2
 8005456:	e004      	b.n	8005462 <HAL_FLASH_Lock+0x4a>
 8005458:	f7fe ffc8 	bl	80043ec <HAL_GetTick>
 800545c:	1b00      	subs	r0, r0, r4
 800545e:	42b8      	cmp	r0, r7
 8005460:	d202      	bcs.n	8005468 <HAL_FLASH_Lock+0x50>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8005462:	6933      	ldr	r3, [r6, #16]
 8005464:	422b      	tst	r3, r5
 8005466:	d1f7      	bne.n	8005458 <HAL_FLASH_Lock+0x40>
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005468:	2280      	movs	r2, #128	@ 0x80
 800546a:	4b06      	ldr	r3, [pc, #24]	@ (8005484 <HAL_FLASH_Lock+0x6c>)
 800546c:	0612      	lsls	r2, r2, #24
 800546e:	6959      	ldr	r1, [r3, #20]
 8005470:	430a      	orrs	r2, r1
 8005472:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8005474:	6958      	ldr	r0, [r3, #20]
 8005476:	43c0      	mvns	r0, r0
  return status;
 8005478:	0fc0      	lsrs	r0, r0, #31
}
 800547a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = error;
 800547c:	4b04      	ldr	r3, [pc, #16]	@ (8005490 <HAL_FLASH_Lock+0x78>)
 800547e:	6058      	str	r0, [r3, #4]
    return HAL_ERROR;
 8005480:	e7f2      	b.n	8005468 <HAL_FLASH_Lock+0x50>
 8005482:	46c0      	nop			@ (mov r8, r8)
 8005484:	40022000 	.word	0x40022000
 8005488:	0000c3fa 	.word	0x0000c3fa
 800548c:	0000c3fb 	.word	0x0000c3fb
 8005490:	200005c4 	.word	0x200005c4

08005494 <FLASH_WaitForLastOperation>:
{
 8005494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005496:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005498:	f7fe ffa8 	bl	80043ec <HAL_GetTick>
 800549c:	0005      	movs	r5, r0
  while ((FLASH->SR & error) != 0x00U)
 800549e:	1c63      	adds	r3, r4, #1
 80054a0:	d119      	bne.n	80054d6 <FLASH_WaitForLastOperation+0x42>
 80054a2:	2180      	movs	r1, #128	@ 0x80
 80054a4:	4a1d      	ldr	r2, [pc, #116]	@ (800551c <FLASH_WaitForLastOperation+0x88>)
 80054a6:	0249      	lsls	r1, r1, #9
 80054a8:	6913      	ldr	r3, [r2, #16]
 80054aa:	420b      	tst	r3, r1
 80054ac:	d1fc      	bne.n	80054a8 <FLASH_WaitForLastOperation+0x14>
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80054ae:	6911      	ldr	r1, [r2, #16]
 80054b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005520 <FLASH_WaitForLastOperation+0x8c>)
 80054b2:	000e      	movs	r6, r1
  FLASH->SR = FLASH_SR_CLEAR;
 80054b4:	481b      	ldr	r0, [pc, #108]	@ (8005524 <FLASH_WaitForLastOperation+0x90>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80054b6:	401e      	ands	r6, r3
  FLASH->SR = FLASH_SR_CLEAR;
 80054b8:	6110      	str	r0, [r2, #16]
  if (error != 0x00U)
 80054ba:	4219      	tst	r1, r3
 80054bc:	d107      	bne.n	80054ce <FLASH_WaitForLastOperation+0x3a>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80054be:	2280      	movs	r2, #128	@ 0x80
 80054c0:	4916      	ldr	r1, [pc, #88]	@ (800551c <FLASH_WaitForLastOperation+0x88>)
 80054c2:	02d2      	lsls	r2, r2, #11
 80054c4:	690b      	ldr	r3, [r1, #16]
 80054c6:	4213      	tst	r3, r2
 80054c8:	d1fc      	bne.n	80054c4 <FLASH_WaitForLastOperation+0x30>
  return HAL_OK;
 80054ca:	2000      	movs	r0, #0
}
 80054cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = error;
 80054ce:	4b16      	ldr	r3, [pc, #88]	@ (8005528 <FLASH_WaitForLastOperation+0x94>)
    return HAL_ERROR;
 80054d0:	2001      	movs	r0, #1
    pFlash.ErrorCode = error;
 80054d2:	605e      	str	r6, [r3, #4]
    return HAL_ERROR;
 80054d4:	e7fa      	b.n	80054cc <FLASH_WaitForLastOperation+0x38>
  while ((FLASH->SR & error) != 0x00U)
 80054d6:	2680      	movs	r6, #128	@ 0x80
 80054d8:	4f10      	ldr	r7, [pc, #64]	@ (800551c <FLASH_WaitForLastOperation+0x88>)
 80054da:	0276      	lsls	r6, r6, #9
 80054dc:	e004      	b.n	80054e8 <FLASH_WaitForLastOperation+0x54>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80054de:	f7fe ff85 	bl	80043ec <HAL_GetTick>
 80054e2:	1b40      	subs	r0, r0, r5
 80054e4:	42a0      	cmp	r0, r4
 80054e6:	d217      	bcs.n	8005518 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	4233      	tst	r3, r6
 80054ec:	d1f7      	bne.n	80054de <FLASH_WaitForLastOperation+0x4a>
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005520 <FLASH_WaitForLastOperation+0x8c>)
 80054f2:	0016      	movs	r6, r2
  FLASH->SR = FLASH_SR_CLEAR;
 80054f4:	490b      	ldr	r1, [pc, #44]	@ (8005524 <FLASH_WaitForLastOperation+0x90>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80054f6:	401e      	ands	r6, r3
  FLASH->SR = FLASH_SR_CLEAR;
 80054f8:	6139      	str	r1, [r7, #16]
  if (error != 0x00U)
 80054fa:	421a      	tst	r2, r3
 80054fc:	d1e7      	bne.n	80054ce <FLASH_WaitForLastOperation+0x3a>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80054fe:	2680      	movs	r6, #128	@ 0x80
 8005500:	4f06      	ldr	r7, [pc, #24]	@ (800551c <FLASH_WaitForLastOperation+0x88>)
 8005502:	02f6      	lsls	r6, r6, #11
 8005504:	e004      	b.n	8005510 <FLASH_WaitForLastOperation+0x7c>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005506:	f7fe ff71 	bl	80043ec <HAL_GetTick>
 800550a:	1b40      	subs	r0, r0, r5
 800550c:	42a0      	cmp	r0, r4
 800550e:	d203      	bcs.n	8005518 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	4233      	tst	r3, r6
 8005514:	d1f7      	bne.n	8005506 <FLASH_WaitForLastOperation+0x72>
 8005516:	e7d8      	b.n	80054ca <FLASH_WaitForLastOperation+0x36>
        return HAL_TIMEOUT;
 8005518:	2003      	movs	r0, #3
 800551a:	e7d7      	b.n	80054cc <FLASH_WaitForLastOperation+0x38>
 800551c:	40022000 	.word	0x40022000
 8005520:	0000c3fa 	.word	0x0000c3fa
 8005524:	0000c3fb 	.word	0x0000c3fb
 8005528:	200005c4 	.word	0x200005c4

0800552c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800552c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800552e:	464f      	mov	r7, r9
 8005530:	4646      	mov	r6, r8
 8005532:	46d6      	mov	lr, sl

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005534:	4b2b      	ldr	r3, [pc, #172]	@ (80055e4 <HAL_FLASHEx_Erase+0xb8>)
{
 8005536:	0005      	movs	r5, r0
  __HAL_LOCK(&pFlash);
 8005538:	4698      	mov	r8, r3
 800553a:	781b      	ldrb	r3, [r3, #0]
{
 800553c:	4689      	mov	r9, r1
 800553e:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8005540:	2b01      	cmp	r3, #1
 8005542:	d041      	beq.n	80055c8 <HAL_FLASHEx_Erase+0x9c>
 8005544:	4642      	mov	r2, r8
 8005546:	2301      	movs	r3, #1

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005548:	20fa      	movs	r0, #250	@ 0xfa
  __HAL_LOCK(&pFlash);
 800554a:	7013      	strb	r3, [r2, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800554c:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800554e:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005550:	6053      	str	r3, [r2, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005552:	f7ff ff9f 	bl	8005494 <FLASH_WaitForLastOperation>
 8005556:	1e07      	subs	r7, r0, #0

  if (status == HAL_OK)
 8005558:	d12d      	bne.n	80055b6 <HAL_FLASHEx_Erase+0x8a>
  {
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 800555a:	2304      	movs	r3, #4
 800555c:	606b      	str	r3, [r5, #4]
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800555e:	682b      	ldr	r3, [r5, #0]
 8005560:	2b04      	cmp	r3, #4
 8005562:	d033      	beq.n	80055cc <HAL_FLASHEx_Erase+0xa0>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8005564:	2301      	movs	r3, #1
 8005566:	464a      	mov	r2, r9
 8005568:	425b      	negs	r3, r3
 800556a:	6013      	str	r3, [r2, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800556c:	68ac      	ldr	r4, [r5, #8]
 800556e:	68eb      	ldr	r3, [r5, #12]
 8005570:	18e3      	adds	r3, r4, r3
 8005572:	429c      	cmp	r4, r3
 8005574:	d21a      	bcs.n	80055ac <HAL_FLASHEx_Erase+0x80>
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8005576:	4b1c      	ldr	r3, [pc, #112]	@ (80055e8 <HAL_FLASHEx_Erase+0xbc>)
 8005578:	4e1c      	ldr	r6, [pc, #112]	@ (80055ec <HAL_FLASHEx_Erase+0xc0>)
 800557a:	469a      	mov	sl, r3
 800557c:	e005      	b.n	800558a <HAL_FLASHEx_Erase+0x5e>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800557e:	68ab      	ldr	r3, [r5, #8]
 8005580:	68ea      	ldr	r2, [r5, #12]
 8005582:	3401      	adds	r4, #1
 8005584:	189b      	adds	r3, r3, r2
 8005586:	42a3      	cmp	r3, r4
 8005588:	d910      	bls.n	80055ac <HAL_FLASHEx_Erase+0x80>
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800558a:	4651      	mov	r1, sl
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800558c:	20fa      	movs	r0, #250	@ 0xfa
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800558e:	6972      	ldr	r2, [r6, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8005590:	00e3      	lsls	r3, r4, #3
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8005592:	400a      	ands	r2, r1
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8005594:	4313      	orrs	r3, r2
 8005596:	4a16      	ldr	r2, [pc, #88]	@ (80055f0 <HAL_FLASHEx_Erase+0xc4>)
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005598:	0080      	lsls	r0, r0, #2
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800559a:	4313      	orrs	r3, r2
 800559c:	6173      	str	r3, [r6, #20]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800559e:	f7ff ff79 	bl	8005494 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 80055a2:	2800      	cmp	r0, #0
 80055a4:	d0eb      	beq.n	800557e <HAL_FLASHEx_Erase+0x52>
          *PageError = index;
 80055a6:	464b      	mov	r3, r9
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80055a8:	0007      	movs	r7, r0
          *PageError = index;
 80055aa:	601c      	str	r4, [r3, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80055ac:	2102      	movs	r1, #2
 80055ae:	4a0f      	ldr	r2, [pc, #60]	@ (80055ec <HAL_FLASHEx_Erase+0xc0>)
 80055b0:	6953      	ldr	r3, [r2, #20]
 80055b2:	438b      	bics	r3, r1
 80055b4:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 80055b6:	2300      	movs	r3, #0
 80055b8:	4642      	mov	r2, r8
 80055ba:	7013      	strb	r3, [r2, #0]
}
 80055bc:	0038      	movs	r0, r7
 80055be:	bce0      	pop	{r5, r6, r7}
 80055c0:	46ba      	mov	sl, r7
 80055c2:	46b1      	mov	r9, r6
 80055c4:	46a8      	mov	r8, r5
 80055c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 80055c8:	2702      	movs	r7, #2
 80055ca:	e7f7      	b.n	80055bc <HAL_FLASHEx_Erase+0x90>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80055cc:	20fa      	movs	r0, #250	@ 0xfa
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80055ce:	4a07      	ldr	r2, [pc, #28]	@ (80055ec <HAL_FLASHEx_Erase+0xc0>)
 80055d0:	4b08      	ldr	r3, [pc, #32]	@ (80055f4 <HAL_FLASHEx_Erase+0xc8>)
 80055d2:	6951      	ldr	r1, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80055d4:	0080      	lsls	r0, r0, #2
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80055d6:	430b      	orrs	r3, r1
 80055d8:	6153      	str	r3, [r2, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80055da:	f7ff ff5b 	bl	8005494 <FLASH_WaitForLastOperation>
 80055de:	0007      	movs	r7, r0
 80055e0:	e7e9      	b.n	80055b6 <HAL_FLASHEx_Erase+0x8a>
 80055e2:	46c0      	nop			@ (mov r8, r8)
 80055e4:	200005c4 	.word	0x200005c4
 80055e8:	ffffe007 	.word	0xffffe007
 80055ec:	40022000 	.word	0x40022000
 80055f0:	00010002 	.word	0x00010002
 80055f4:	00010004 	.word	0x00010004

080055f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055fa:	46de      	mov	lr, fp
 80055fc:	4657      	mov	r7, sl
 80055fe:	464e      	mov	r6, r9
 8005600:	4645      	mov	r5, r8
 8005602:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005604:	680c      	ldr	r4, [r1, #0]
{
 8005606:	468b      	mov	fp, r1
  uint32_t position = 0x00u;
 8005608:	2300      	movs	r3, #0
{
 800560a:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800560c:	2c00      	cmp	r4, #0
 800560e:	d068      	beq.n	80056e2 <HAL_GPIO_Init+0xea>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005610:	2201      	movs	r2, #1
 8005612:	409a      	lsls	r2, r3
 8005614:	4694      	mov	ip, r2
 8005616:	4022      	ands	r2, r4
 8005618:	4692      	mov	sl, r2

    if (iocurrent != 0x00u)
 800561a:	4662      	mov	r2, ip
 800561c:	4214      	tst	r4, r2
 800561e:	d05c      	beq.n	80056da <HAL_GPIO_Init+0xe2>
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005620:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005622:	465a      	mov	r2, fp
 8005624:	005f      	lsls	r7, r3, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005626:	40b9      	lsls	r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005628:	6855      	ldr	r5, [r2, #4]
 800562a:	2203      	movs	r2, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800562c:	43c9      	mvns	r1, r1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800562e:	402a      	ands	r2, r5
 8005630:	1e56      	subs	r6, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005632:	9100      	str	r1, [sp, #0]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005634:	2e01      	cmp	r6, #1
 8005636:	d95b      	bls.n	80056f0 <HAL_GPIO_Init+0xf8>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005638:	2a03      	cmp	r2, #3
 800563a:	d000      	beq.n	800563e <HAL_GPIO_Init+0x46>
 800563c:	e0ad      	b.n	800579a <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800563e:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8005640:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005642:	9900      	ldr	r1, [sp, #0]
 8005644:	4031      	ands	r1, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005646:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 8005648:	6002      	str	r2, [r0, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800564a:	22c0      	movs	r2, #192	@ 0xc0
 800564c:	0292      	lsls	r2, r2, #10
 800564e:	4215      	tst	r5, r2
 8005650:	d043      	beq.n	80056da <HAL_GPIO_Init+0xe2>
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005652:	2703      	movs	r7, #3
 8005654:	260f      	movs	r6, #15
 8005656:	495d      	ldr	r1, [pc, #372]	@ (80057cc <HAL_GPIO_Init+0x1d4>)
 8005658:	401f      	ands	r7, r3
 800565a:	468c      	mov	ip, r1
 800565c:	00ff      	lsls	r7, r7, #3
 800565e:	40be      	lsls	r6, r7
        temp = EXTI->EXTICR[position >> 2u];
 8005660:	089a      	lsrs	r2, r3, #2
 8005662:	0092      	lsls	r2, r2, #2
 8005664:	4462      	add	r2, ip
 8005666:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005668:	43b1      	bics	r1, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800566a:	26a0      	movs	r6, #160	@ 0xa0
 800566c:	05f6      	lsls	r6, r6, #23
 800566e:	42b0      	cmp	r0, r6
 8005670:	d00e      	beq.n	8005690 <HAL_GPIO_Init+0x98>
 8005672:	4e57      	ldr	r6, [pc, #348]	@ (80057d0 <HAL_GPIO_Init+0x1d8>)
 8005674:	42b0      	cmp	r0, r6
 8005676:	d100      	bne.n	800567a <HAL_GPIO_Init+0x82>
 8005678:	e0a0      	b.n	80057bc <HAL_GPIO_Init+0x1c4>
 800567a:	4e56      	ldr	r6, [pc, #344]	@ (80057d4 <HAL_GPIO_Init+0x1dc>)
 800567c:	42b0      	cmp	r0, r6
 800567e:	d100      	bne.n	8005682 <HAL_GPIO_Init+0x8a>
 8005680:	e0a0      	b.n	80057c4 <HAL_GPIO_Init+0x1cc>
 8005682:	4e55      	ldr	r6, [pc, #340]	@ (80057d8 <HAL_GPIO_Init+0x1e0>)
 8005684:	42b0      	cmp	r0, r6
 8005686:	d100      	bne.n	800568a <HAL_GPIO_Init+0x92>
 8005688:	e094      	b.n	80057b4 <HAL_GPIO_Init+0x1bc>
 800568a:	2605      	movs	r6, #5
 800568c:	40be      	lsls	r6, r7
 800568e:	4331      	orrs	r1, r6
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005690:	2680      	movs	r6, #128	@ 0x80
        EXTI->EXTICR[position >> 2u] = temp;
 8005692:	6611      	str	r1, [r2, #96]	@ 0x60
        temp &= ~(iocurrent);
 8005694:	4651      	mov	r1, sl
        temp = EXTI->RTSR1;
 8005696:	4a4d      	ldr	r2, [pc, #308]	@ (80057cc <HAL_GPIO_Init+0x1d4>)
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005698:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 800569a:	43c9      	mvns	r1, r1
        temp = EXTI->RTSR1;
 800569c:	6812      	ldr	r2, [r2, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800569e:	4235      	tst	r5, r6
 80056a0:	d000      	beq.n	80056a4 <HAL_GPIO_Init+0xac>
 80056a2:	e077      	b.n	8005794 <HAL_GPIO_Init+0x19c>
        temp &= ~(iocurrent);
 80056a4:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80056a6:	4e49      	ldr	r6, [pc, #292]	@ (80057cc <HAL_GPIO_Init+0x1d4>)
 80056a8:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
 80056aa:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80056ac:	2680      	movs	r6, #128	@ 0x80
 80056ae:	03b6      	lsls	r6, r6, #14
 80056b0:	4235      	tst	r5, r6
 80056b2:	d16c      	bne.n	800578e <HAL_GPIO_Init+0x196>
        temp &= ~(iocurrent);
 80056b4:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 80056b6:	4e45      	ldr	r6, [pc, #276]	@ (80057cc <HAL_GPIO_Init+0x1d4>)
 80056b8:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80056ba:	2284      	movs	r2, #132	@ 0x84
 80056bc:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80056be:	03af      	lsls	r7, r5, #14
 80056c0:	d462      	bmi.n	8005788 <HAL_GPIO_Init+0x190>
        temp &= ~(iocurrent);
 80056c2:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 80056c4:	2784      	movs	r7, #132	@ 0x84
 80056c6:	4e41      	ldr	r6, [pc, #260]	@ (80057cc <HAL_GPIO_Init+0x1d4>)
 80056c8:	51f2      	str	r2, [r6, r7]

        temp = EXTI->IMR1;
 80056ca:	2280      	movs	r2, #128	@ 0x80
 80056cc:	58b2      	ldr	r2, [r6, r2]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80056ce:	03ed      	lsls	r5, r5, #15
 80056d0:	d456      	bmi.n	8005780 <HAL_GPIO_Init+0x188>
        temp &= ~(iocurrent);
 80056d2:	400a      	ands	r2, r1
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 80056d4:	2180      	movs	r1, #128	@ 0x80
 80056d6:	4d3d      	ldr	r5, [pc, #244]	@ (80057cc <HAL_GPIO_Init+0x1d4>)
 80056d8:	506a      	str	r2, [r5, r1]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056da:	0022      	movs	r2, r4
      }
    }

    position++;
 80056dc:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056de:	40da      	lsrs	r2, r3
 80056e0:	d196      	bne.n	8005610 <HAL_GPIO_Init+0x18>
  }
}
 80056e2:	b003      	add	sp, #12
 80056e4:	bcf0      	pop	{r4, r5, r6, r7}
 80056e6:	46bb      	mov	fp, r7
 80056e8:	46b2      	mov	sl, r6
 80056ea:	46a9      	mov	r9, r5
 80056ec:	46a0      	mov	r8, r4
 80056ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 80056f0:	6881      	ldr	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80056f2:	000e      	movs	r6, r1
 80056f4:	9900      	ldr	r1, [sp, #0]
 80056f6:	400e      	ands	r6, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 80056f8:	4659      	mov	r1, fp
 80056fa:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80056fc:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 80056fe:	000e      	movs	r6, r1
 8005700:	40be      	lsls	r6, r7
 8005702:	46b0      	mov	r8, r6
 8005704:	464e      	mov	r6, r9
 8005706:	4641      	mov	r1, r8
 8005708:	430e      	orrs	r6, r1
        GPIOx->OSPEEDR = temp;
 800570a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800570c:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800570e:	000e      	movs	r6, r1
 8005710:	4661      	mov	r1, ip
 8005712:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005714:	0929      	lsrs	r1, r5, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005716:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005718:	000e      	movs	r6, r1
 800571a:	2101      	movs	r1, #1
 800571c:	400e      	ands	r6, r1
 800571e:	409e      	lsls	r6, r3
 8005720:	46b4      	mov	ip, r6
 8005722:	4646      	mov	r6, r8
 8005724:	4661      	mov	r1, ip
 8005726:	430e      	orrs	r6, r1
        GPIOx->OTYPER = temp;
 8005728:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 800572a:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800572c:	000e      	movs	r6, r1
 800572e:	9900      	ldr	r1, [sp, #0]
 8005730:	400e      	ands	r6, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005732:	4659      	mov	r1, fp
 8005734:	6889      	ldr	r1, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005736:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005738:	000e      	movs	r6, r1
 800573a:	40be      	lsls	r6, r7
 800573c:	46b4      	mov	ip, r6
 800573e:	4646      	mov	r6, r8
 8005740:	4661      	mov	r1, ip
 8005742:	430e      	orrs	r6, r1
        GPIOx->PUPDR = temp;
 8005744:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005746:	2a02      	cmp	r2, #2
 8005748:	d000      	beq.n	800574c <HAL_GPIO_Init+0x154>
 800574a:	e778      	b.n	800563e <HAL_GPIO_Init+0x46>
        temp = GPIOx->AFR[position >> 3u];
 800574c:	08d9      	lsrs	r1, r3, #3
 800574e:	0089      	lsls	r1, r1, #2
 8005750:	468c      	mov	ip, r1
 8005752:	4484      	add	ip, r0
 8005754:	4661      	mov	r1, ip
 8005756:	6a0e      	ldr	r6, [r1, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005758:	2107      	movs	r1, #7
 800575a:	4019      	ands	r1, r3
 800575c:	0089      	lsls	r1, r1, #2
 800575e:	4688      	mov	r8, r1
        temp = GPIOx->AFR[position >> 3u];
 8005760:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005762:	210f      	movs	r1, #15
 8005764:	4646      	mov	r6, r8
 8005766:	40b1      	lsls	r1, r6
 8005768:	9e01      	ldr	r6, [sp, #4]
 800576a:	438e      	bics	r6, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800576c:	4659      	mov	r1, fp
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800576e:	9601      	str	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005770:	4646      	mov	r6, r8
 8005772:	6909      	ldr	r1, [r1, #16]
 8005774:	40b1      	lsls	r1, r6
 8005776:	9e01      	ldr	r6, [sp, #4]
 8005778:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3u] = temp;
 800577a:	4661      	mov	r1, ip
 800577c:	620e      	str	r6, [r1, #32]
 800577e:	e75e      	b.n	800563e <HAL_GPIO_Init+0x46>
          temp |= iocurrent;
 8005780:	4651      	mov	r1, sl
 8005782:	4311      	orrs	r1, r2
 8005784:	000a      	movs	r2, r1
 8005786:	e7a5      	b.n	80056d4 <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 8005788:	4656      	mov	r6, sl
 800578a:	4332      	orrs	r2, r6
 800578c:	e79a      	b.n	80056c4 <HAL_GPIO_Init+0xcc>
          temp |= iocurrent;
 800578e:	4656      	mov	r6, sl
 8005790:	4332      	orrs	r2, r6
 8005792:	e790      	b.n	80056b6 <HAL_GPIO_Init+0xbe>
          temp |= iocurrent;
 8005794:	4656      	mov	r6, sl
 8005796:	4332      	orrs	r2, r6
 8005798:	e785      	b.n	80056a6 <HAL_GPIO_Init+0xae>
 800579a:	000e      	movs	r6, r1
        temp = GPIOx->PUPDR;
 800579c:	68c1      	ldr	r1, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800579e:	4031      	ands	r1, r6
 80057a0:	4688      	mov	r8, r1
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80057a2:	4659      	mov	r1, fp
 80057a4:	6889      	ldr	r1, [r1, #8]
 80057a6:	40b9      	lsls	r1, r7
 80057a8:	468c      	mov	ip, r1
 80057aa:	4641      	mov	r1, r8
 80057ac:	4666      	mov	r6, ip
 80057ae:	4331      	orrs	r1, r6
        GPIOx->PUPDR = temp;
 80057b0:	60c1      	str	r1, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057b2:	e744      	b.n	800563e <HAL_GPIO_Init+0x46>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80057b4:	2603      	movs	r6, #3
 80057b6:	40be      	lsls	r6, r7
 80057b8:	4331      	orrs	r1, r6
 80057ba:	e769      	b.n	8005690 <HAL_GPIO_Init+0x98>
 80057bc:	2601      	movs	r6, #1
 80057be:	40be      	lsls	r6, r7
 80057c0:	4331      	orrs	r1, r6
 80057c2:	e765      	b.n	8005690 <HAL_GPIO_Init+0x98>
 80057c4:	2602      	movs	r6, #2
 80057c6:	40be      	lsls	r6, r7
 80057c8:	4331      	orrs	r1, r6
 80057ca:	e761      	b.n	8005690 <HAL_GPIO_Init+0x98>
 80057cc:	40021800 	.word	0x40021800
 80057d0:	50000400 	.word	0x50000400
 80057d4:	50000800 	.word	0x50000800
 80057d8:	50000c00 	.word	0x50000c00

080057dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80057dc:	b570      	push	{r4, r5, r6, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80057de:	4c13      	ldr	r4, [pc, #76]	@ (800582c <HAL_PWREx_ControlVoltageScaling+0x50>)
 80057e0:	4a13      	ldr	r2, [pc, #76]	@ (8005830 <HAL_PWREx_ControlVoltageScaling+0x54>)
 80057e2:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80057e4:	2500      	movs	r5, #0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80057e6:	4013      	ands	r3, r2
 80057e8:	4303      	orrs	r3, r0
 80057ea:	6023      	str	r3, [r4, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057ec:	2380      	movs	r3, #128	@ 0x80
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4298      	cmp	r0, r3
 80057f2:	d001      	beq.n	80057f8 <HAL_PWREx_ControlVoltageScaling+0x1c>
}
 80057f4:	0028      	movs	r0, r5
 80057f6:	bd70      	pop	{r4, r5, r6, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80057f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005834 <HAL_PWREx_ControlVoltageScaling+0x58>)
 80057fa:	490f      	ldr	r1, [pc, #60]	@ (8005838 <HAL_PWREx_ControlVoltageScaling+0x5c>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	0058      	lsls	r0, r3, #1
 8005800:	18c0      	adds	r0, r0, r3
 8005802:	0040      	lsls	r0, r0, #1
 8005804:	f7fa fc98 	bl	8000138 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005808:	2280      	movs	r2, #128	@ 0x80
 800580a:	6963      	ldr	r3, [r4, #20]
 800580c:	00d2      	lsls	r2, r2, #3
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800580e:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005810:	4213      	tst	r3, r2
 8005812:	d102      	bne.n	800581a <HAL_PWREx_ControlVoltageScaling+0x3e>
 8005814:	e7ee      	b.n	80057f4 <HAL_PWREx_ControlVoltageScaling+0x18>
      if (wait_loop_index != 0U)
 8005816:	2800      	cmp	r0, #0
 8005818:	d005      	beq.n	8005826 <HAL_PWREx_ControlVoltageScaling+0x4a>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800581a:	6963      	ldr	r3, [r4, #20]
        wait_loop_index--;
 800581c:	3801      	subs	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800581e:	4213      	tst	r3, r2
 8005820:	d1f9      	bne.n	8005816 <HAL_PWREx_ControlVoltageScaling+0x3a>
  return HAL_OK;
 8005822:	2500      	movs	r5, #0
 8005824:	e7e6      	b.n	80057f4 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8005826:	2503      	movs	r5, #3
 8005828:	e7e4      	b.n	80057f4 <HAL_PWREx_ControlVoltageScaling+0x18>
 800582a:	46c0      	nop			@ (mov r8, r8)
 800582c:	40007000 	.word	0x40007000
 8005830:	fffff9ff 	.word	0xfffff9ff
 8005834:	20000004 	.word	0x20000004
 8005838:	000f4240 	.word	0x000f4240

0800583c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800583c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800583e:	46ce      	mov	lr, r9
 8005840:	4647      	mov	r7, r8
 8005842:	b580      	push	{r7, lr}
 8005844:	0004      	movs	r4, r0
 8005846:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005848:	2800      	cmp	r0, #0
 800584a:	d027      	beq.n	800589c <HAL_RCC_OscConfig+0x60>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800584c:	6803      	ldr	r3, [r0, #0]
 800584e:	07da      	lsls	r2, r3, #31
 8005850:	d511      	bpl.n	8005876 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005852:	2238      	movs	r2, #56	@ 0x38
 8005854:	49c0      	ldr	r1, [pc, #768]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 8005856:	6888      	ldr	r0, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005858:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800585a:	4002      	ands	r2, r0

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800585c:	2a10      	cmp	r2, #16
 800585e:	d100      	bne.n	8005862 <HAL_RCC_OscConfig+0x26>
 8005860:	e0cc      	b.n	80059fc <HAL_RCC_OscConfig+0x1c0>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8005862:	2a08      	cmp	r2, #8
 8005864:	d000      	beq.n	8005868 <HAL_RCC_OscConfig+0x2c>
 8005866:	e0cd      	b.n	8005a04 <HAL_RCC_OscConfig+0x1c8>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005868:	4abb      	ldr	r2, [pc, #748]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 800586a:	6812      	ldr	r2, [r2, #0]
 800586c:	0392      	lsls	r2, r2, #14
 800586e:	d502      	bpl.n	8005876 <HAL_RCC_OscConfig+0x3a>
 8005870:	6862      	ldr	r2, [r4, #4]
 8005872:	2a00      	cmp	r2, #0
 8005874:	d012      	beq.n	800589c <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005876:	079a      	lsls	r2, r3, #30
 8005878:	d532      	bpl.n	80058e0 <HAL_RCC_OscConfig+0xa4>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800587a:	2338      	movs	r3, #56	@ 0x38
 800587c:	4ab6      	ldr	r2, [pc, #728]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 800587e:	6891      	ldr	r1, [r2, #8]
 8005880:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005882:	68d1      	ldr	r1, [r2, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005884:	2b10      	cmp	r3, #16
 8005886:	d100      	bne.n	800588a <HAL_RCC_OscConfig+0x4e>
 8005888:	e10b      	b.n	8005aa2 <HAL_RCC_OscConfig+0x266>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800588a:	2b00      	cmp	r3, #0
 800588c:	d000      	beq.n	8005890 <HAL_RCC_OscConfig+0x54>
 800588e:	e10d      	b.n	8005aac <HAL_RCC_OscConfig+0x270>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005890:	6813      	ldr	r3, [r2, #0]
 8005892:	055b      	lsls	r3, r3, #21
 8005894:	d508      	bpl.n	80058a8 <HAL_RCC_OscConfig+0x6c>
 8005896:	68e3      	ldr	r3, [r4, #12]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d105      	bne.n	80058a8 <HAL_RCC_OscConfig+0x6c>
    return HAL_ERROR;
 800589c:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 800589e:	b003      	add	sp, #12
 80058a0:	bcc0      	pop	{r6, r7}
 80058a2:	46b9      	mov	r9, r7
 80058a4:	46b0      	mov	r8, r6
 80058a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058a8:	6851      	ldr	r1, [r2, #4]
 80058aa:	6963      	ldr	r3, [r4, #20]
 80058ac:	48ab      	ldr	r0, [pc, #684]	@ (8005b5c <HAL_RCC_OscConfig+0x320>)
 80058ae:	021b      	lsls	r3, r3, #8
 80058b0:	4001      	ands	r1, r0
 80058b2:	430b      	orrs	r3, r1
 80058b4:	6053      	str	r3, [r2, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80058b6:	4aa8      	ldr	r2, [pc, #672]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 80058b8:	49a9      	ldr	r1, [pc, #676]	@ (8005b60 <HAL_RCC_OscConfig+0x324>)
 80058ba:	6813      	ldr	r3, [r2, #0]
 80058bc:	400b      	ands	r3, r1
 80058be:	6921      	ldr	r1, [r4, #16]
 80058c0:	430b      	orrs	r3, r1
 80058c2:	6013      	str	r3, [r2, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80058c4:	6813      	ldr	r3, [r2, #0]
 80058c6:	4aa7      	ldr	r2, [pc, #668]	@ (8005b64 <HAL_RCC_OscConfig+0x328>)
 80058c8:	049b      	lsls	r3, r3, #18
 80058ca:	0f5b      	lsrs	r3, r3, #29
 80058cc:	40da      	lsrs	r2, r3
 80058ce:	49a6      	ldr	r1, [pc, #664]	@ (8005b68 <HAL_RCC_OscConfig+0x32c>)
 80058d0:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80058d2:	4ba6      	ldr	r3, [pc, #664]	@ (8005b6c <HAL_RCC_OscConfig+0x330>)
 80058d4:	6818      	ldr	r0, [r3, #0]
 80058d6:	f7fe fd43 	bl	8004360 <HAL_InitTick>
 80058da:	2800      	cmp	r0, #0
 80058dc:	d1de      	bne.n	800589c <HAL_RCC_OscConfig+0x60>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	071a      	lsls	r2, r3, #28
 80058e2:	d46d      	bmi.n	80059c0 <HAL_RCC_OscConfig+0x184>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058e4:	075b      	lsls	r3, r3, #29
 80058e6:	d545      	bpl.n	8005974 <HAL_RCC_OscConfig+0x138>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80058e8:	2338      	movs	r3, #56	@ 0x38
 80058ea:	4a9b      	ldr	r2, [pc, #620]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 80058ec:	6891      	ldr	r1, [r2, #8]
 80058ee:	400b      	ands	r3, r1
 80058f0:	2b20      	cmp	r3, #32
 80058f2:	d100      	bne.n	80058f6 <HAL_RCC_OscConfig+0xba>
 80058f4:	e0cc      	b.n	8005a90 <HAL_RCC_OscConfig+0x254>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058f6:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80058f8:	2000      	movs	r0, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058fa:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80058fc:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80058fe:	4681      	mov	r9, r0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005900:	4219      	tst	r1, r3
 8005902:	d108      	bne.n	8005916 <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_PWR_CLK_ENABLE();
 8005904:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005906:	4319      	orrs	r1, r3
 8005908:	63d1      	str	r1, [r2, #60]	@ 0x3c
 800590a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800590c:	4013      	ands	r3, r2
 800590e:	9301      	str	r3, [sp, #4]
 8005910:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8005912:	2301      	movs	r3, #1
 8005914:	4699      	mov	r9, r3
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005916:	2780      	movs	r7, #128	@ 0x80
 8005918:	4e95      	ldr	r6, [pc, #596]	@ (8005b70 <HAL_RCC_OscConfig+0x334>)
 800591a:	007f      	lsls	r7, r7, #1
 800591c:	6833      	ldr	r3, [r6, #0]
 800591e:	423b      	tst	r3, r7
 8005920:	d100      	bne.n	8005924 <HAL_RCC_OscConfig+0xe8>
 8005922:	e0ff      	b.n	8005b24 <HAL_RCC_OscConfig+0x2e8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005924:	68a3      	ldr	r3, [r4, #8]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d100      	bne.n	800592c <HAL_RCC_OscConfig+0xf0>
 800592a:	e0e5      	b.n	8005af8 <HAL_RCC_OscConfig+0x2bc>
 800592c:	2b05      	cmp	r3, #5
 800592e:	d100      	bne.n	8005932 <HAL_RCC_OscConfig+0xf6>
 8005930:	e1d1      	b.n	8005cd6 <HAL_RCC_OscConfig+0x49a>
 8005932:	2101      	movs	r1, #1
 8005934:	4e88      	ldr	r6, [pc, #544]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 8005936:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8005938:	438a      	bics	r2, r1
 800593a:	65f2      	str	r2, [r6, #92]	@ 0x5c
 800593c:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 800593e:	3103      	adds	r1, #3
 8005940:	438a      	bics	r2, r1
 8005942:	65f2      	str	r2, [r6, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005944:	2b00      	cmp	r3, #0
 8005946:	d000      	beq.n	800594a <HAL_RCC_OscConfig+0x10e>
 8005948:	e0da      	b.n	8005b00 <HAL_RCC_OscConfig+0x2c4>
        tickstart = HAL_GetTick();
 800594a:	f7fe fd4f 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800594e:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8005950:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005952:	4698      	mov	r8, r3
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005954:	4d87      	ldr	r5, [pc, #540]	@ (8005b74 <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005956:	e005      	b.n	8005964 <HAL_RCC_OscConfig+0x128>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005958:	f7fe fd48 	bl	80043ec <HAL_GetTick>
 800595c:	1bc0      	subs	r0, r0, r7
 800595e:	42a8      	cmp	r0, r5
 8005960:	d900      	bls.n	8005964 <HAL_RCC_OscConfig+0x128>
 8005962:	e0ee      	b.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005964:	4642      	mov	r2, r8
 8005966:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8005968:	421a      	tst	r2, r3
 800596a:	d1f5      	bne.n	8005958 <HAL_RCC_OscConfig+0x11c>
      if (pwrclkchanged == SET)
 800596c:	464b      	mov	r3, r9
 800596e:	2b01      	cmp	r3, #1
 8005970:	d100      	bne.n	8005974 <HAL_RCC_OscConfig+0x138>
 8005972:	e16a      	b.n	8005c4a <HAL_RCC_OscConfig+0x40e>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005974:	69e3      	ldr	r3, [r4, #28]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d020      	beq.n	80059bc <HAL_RCC_OscConfig+0x180>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800597a:	2238      	movs	r2, #56	@ 0x38
 800597c:	4d76      	ldr	r5, [pc, #472]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 800597e:	68a9      	ldr	r1, [r5, #8]
 8005980:	400a      	ands	r2, r1
 8005982:	2a10      	cmp	r2, #16
 8005984:	d100      	bne.n	8005988 <HAL_RCC_OscConfig+0x14c>
 8005986:	e11d      	b.n	8005bc4 <HAL_RCC_OscConfig+0x388>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005988:	2b02      	cmp	r3, #2
 800598a:	d100      	bne.n	800598e <HAL_RCC_OscConfig+0x152>
 800598c:	e163      	b.n	8005c56 <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_PLL_DISABLE();
 800598e:	682b      	ldr	r3, [r5, #0]
 8005990:	4a79      	ldr	r2, [pc, #484]	@ (8005b78 <HAL_RCC_OscConfig+0x33c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005992:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8005994:	4013      	ands	r3, r2
 8005996:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005998:	f7fe fd28 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800599c:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 800599e:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059a0:	e005      	b.n	80059ae <HAL_RCC_OscConfig+0x172>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059a2:	f7fe fd23 	bl	80043ec <HAL_GetTick>
 80059a6:	1b00      	subs	r0, r0, r4
 80059a8:	2802      	cmp	r0, #2
 80059aa:	d900      	bls.n	80059ae <HAL_RCC_OscConfig+0x172>
 80059ac:	e0c9      	b.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059ae:	682b      	ldr	r3, [r5, #0]
 80059b0:	4233      	tst	r3, r6
 80059b2:	d1f6      	bne.n	80059a2 <HAL_RCC_OscConfig+0x166>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80059b4:	68eb      	ldr	r3, [r5, #12]
 80059b6:	4a71      	ldr	r2, [pc, #452]	@ (8005b7c <HAL_RCC_OscConfig+0x340>)
 80059b8:	4013      	ands	r3, r2
 80059ba:	60eb      	str	r3, [r5, #12]
  return HAL_OK;
 80059bc:	2000      	movs	r0, #0
 80059be:	e76e      	b.n	800589e <HAL_RCC_OscConfig+0x62>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80059c0:	2238      	movs	r2, #56	@ 0x38
 80059c2:	4d65      	ldr	r5, [pc, #404]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 80059c4:	68a9      	ldr	r1, [r5, #8]
 80059c6:	400a      	ands	r2, r1
 80059c8:	2a18      	cmp	r2, #24
 80059ca:	d043      	beq.n	8005a54 <HAL_RCC_OscConfig+0x218>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059cc:	69a3      	ldr	r3, [r4, #24]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d100      	bne.n	80059d4 <HAL_RCC_OscConfig+0x198>
 80059d2:	e0b8      	b.n	8005b46 <HAL_RCC_OscConfig+0x30a>
        __HAL_RCC_LSI_ENABLE();
 80059d4:	2201      	movs	r2, #1
 80059d6:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059d8:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80059da:	4313      	orrs	r3, r2
 80059dc:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80059de:	f7fe fd05 	bl	80043ec <HAL_GetTick>
 80059e2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059e4:	e005      	b.n	80059f2 <HAL_RCC_OscConfig+0x1b6>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059e6:	f7fe fd01 	bl	80043ec <HAL_GetTick>
 80059ea:	1b80      	subs	r0, r0, r6
 80059ec:	2802      	cmp	r0, #2
 80059ee:	d900      	bls.n	80059f2 <HAL_RCC_OscConfig+0x1b6>
 80059f0:	e0a7      	b.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059f2:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80059f4:	421f      	tst	r7, r3
 80059f6:	d0f6      	beq.n	80059e6 <HAL_RCC_OscConfig+0x1aa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059f8:	6823      	ldr	r3, [r4, #0]
 80059fa:	e773      	b.n	80058e4 <HAL_RCC_OscConfig+0xa8>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059fc:	43c9      	mvns	r1, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80059fe:	0789      	lsls	r1, r1, #30
 8005a00:	d100      	bne.n	8005a04 <HAL_RCC_OscConfig+0x1c8>
 8005a02:	e731      	b.n	8005868 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a04:	2280      	movs	r2, #128	@ 0x80
 8005a06:	6863      	ldr	r3, [r4, #4]
 8005a08:	0252      	lsls	r2, r2, #9
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d02b      	beq.n	8005a66 <HAL_RCC_OscConfig+0x22a>
 8005a0e:	21a0      	movs	r1, #160	@ 0xa0
 8005a10:	02c9      	lsls	r1, r1, #11
 8005a12:	428b      	cmp	r3, r1
 8005a14:	d100      	bne.n	8005a18 <HAL_RCC_OscConfig+0x1dc>
 8005a16:	e103      	b.n	8005c20 <HAL_RCC_OscConfig+0x3e4>
 8005a18:	4d4f      	ldr	r5, [pc, #316]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 8005a1a:	4959      	ldr	r1, [pc, #356]	@ (8005b80 <HAL_RCC_OscConfig+0x344>)
 8005a1c:	682a      	ldr	r2, [r5, #0]
 8005a1e:	400a      	ands	r2, r1
 8005a20:	602a      	str	r2, [r5, #0]
 8005a22:	682a      	ldr	r2, [r5, #0]
 8005a24:	4957      	ldr	r1, [pc, #348]	@ (8005b84 <HAL_RCC_OscConfig+0x348>)
 8005a26:	400a      	ands	r2, r1
 8005a28:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d11f      	bne.n	8005a6e <HAL_RCC_OscConfig+0x232>
        tickstart = HAL_GetTick();
 8005a2e:	f7fe fcdd 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a32:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005a34:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a36:	02bf      	lsls	r7, r7, #10
 8005a38:	e004      	b.n	8005a44 <HAL_RCC_OscConfig+0x208>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a3a:	f7fe fcd7 	bl	80043ec <HAL_GetTick>
 8005a3e:	1b80      	subs	r0, r0, r6
 8005a40:	2864      	cmp	r0, #100	@ 0x64
 8005a42:	d87e      	bhi.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	423b      	tst	r3, r7
 8005a48:	d1f7      	bne.n	8005a3a <HAL_RCC_OscConfig+0x1fe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	079a      	lsls	r2, r3, #30
 8005a4e:	d400      	bmi.n	8005a52 <HAL_RCC_OscConfig+0x216>
 8005a50:	e746      	b.n	80058e0 <HAL_RCC_OscConfig+0xa4>
 8005a52:	e712      	b.n	800587a <HAL_RCC_OscConfig+0x3e>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005a54:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 8005a56:	0792      	lsls	r2, r2, #30
 8005a58:	d400      	bmi.n	8005a5c <HAL_RCC_OscConfig+0x220>
 8005a5a:	e743      	b.n	80058e4 <HAL_RCC_OscConfig+0xa8>
 8005a5c:	69a2      	ldr	r2, [r4, #24]
 8005a5e:	2a00      	cmp	r2, #0
 8005a60:	d000      	beq.n	8005a64 <HAL_RCC_OscConfig+0x228>
 8005a62:	e73f      	b.n	80058e4 <HAL_RCC_OscConfig+0xa8>
 8005a64:	e71a      	b.n	800589c <HAL_RCC_OscConfig+0x60>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a66:	4a3c      	ldr	r2, [pc, #240]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 8005a68:	6811      	ldr	r1, [r2, #0]
 8005a6a:	430b      	orrs	r3, r1
 8005a6c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005a6e:	f7fe fcbd 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a72:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005a74:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a76:	4f38      	ldr	r7, [pc, #224]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 8005a78:	02b6      	lsls	r6, r6, #10
 8005a7a:	e004      	b.n	8005a86 <HAL_RCC_OscConfig+0x24a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a7c:	f7fe fcb6 	bl	80043ec <HAL_GetTick>
 8005a80:	1b40      	subs	r0, r0, r5
 8005a82:	2864      	cmp	r0, #100	@ 0x64
 8005a84:	d85d      	bhi.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	4233      	tst	r3, r6
 8005a8a:	d0f7      	beq.n	8005a7c <HAL_RCC_OscConfig+0x240>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	e7dd      	b.n	8005a4c <HAL_RCC_OscConfig+0x210>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005a90:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8005a92:	079b      	lsls	r3, r3, #30
 8005a94:	d400      	bmi.n	8005a98 <HAL_RCC_OscConfig+0x25c>
 8005a96:	e76d      	b.n	8005974 <HAL_RCC_OscConfig+0x138>
 8005a98:	68a3      	ldr	r3, [r4, #8]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d000      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x264>
 8005a9e:	e769      	b.n	8005974 <HAL_RCC_OscConfig+0x138>
 8005aa0:	e6fc      	b.n	800589c <HAL_RCC_OscConfig+0x60>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005aa2:	3b0d      	subs	r3, #13
 8005aa4:	400b      	ands	r3, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d100      	bne.n	8005aac <HAL_RCC_OscConfig+0x270>
 8005aaa:	e0c3      	b.n	8005c34 <HAL_RCC_OscConfig+0x3f8>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005aac:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005aae:	4d2a      	ldr	r5, [pc, #168]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d073      	beq.n	8005b9c <HAL_RCC_OscConfig+0x360>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005ab4:	682b      	ldr	r3, [r5, #0]
 8005ab6:	4a2a      	ldr	r2, [pc, #168]	@ (8005b60 <HAL_RCC_OscConfig+0x324>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ab8:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005aba:	4013      	ands	r3, r2
 8005abc:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005abe:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8005ac4:	2380      	movs	r3, #128	@ 0x80
 8005ac6:	682a      	ldr	r2, [r5, #0]
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	4313      	orrs	r3, r2
 8005acc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005ace:	f7fe fc8d 	bl	80043ec <HAL_GetTick>
 8005ad2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ad4:	e004      	b.n	8005ae0 <HAL_RCC_OscConfig+0x2a4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ad6:	f7fe fc89 	bl	80043ec <HAL_GetTick>
 8005ada:	1b80      	subs	r0, r0, r6
 8005adc:	2802      	cmp	r0, #2
 8005ade:	d830      	bhi.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ae0:	682b      	ldr	r3, [r5, #0]
 8005ae2:	423b      	tst	r3, r7
 8005ae4:	d0f7      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ae6:	686a      	ldr	r2, [r5, #4]
 8005ae8:	6963      	ldr	r3, [r4, #20]
 8005aea:	491c      	ldr	r1, [pc, #112]	@ (8005b5c <HAL_RCC_OscConfig+0x320>)
 8005aec:	021b      	lsls	r3, r3, #8
 8005aee:	400a      	ands	r2, r1
 8005af0:	4313      	orrs	r3, r2
 8005af2:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005af4:	6823      	ldr	r3, [r4, #0]
 8005af6:	e6f3      	b.n	80058e0 <HAL_RCC_OscConfig+0xa4>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005af8:	4917      	ldr	r1, [pc, #92]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
 8005afa:	6dca      	ldr	r2, [r1, #92]	@ 0x5c
 8005afc:	4313      	orrs	r3, r2
 8005afe:	65cb      	str	r3, [r1, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8005b00:	f7fe fc74 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b04:	4b14      	ldr	r3, [pc, #80]	@ (8005b58 <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8005b06:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b08:	4698      	mov	r8, r3
 8005b0a:	2702      	movs	r7, #2
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b0c:	4d19      	ldr	r5, [pc, #100]	@ (8005b74 <HAL_RCC_OscConfig+0x338>)
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b0e:	e004      	b.n	8005b1a <HAL_RCC_OscConfig+0x2de>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b10:	f7fe fc6c 	bl	80043ec <HAL_GetTick>
 8005b14:	1b80      	subs	r0, r0, r6
 8005b16:	42a8      	cmp	r0, r5
 8005b18:	d813      	bhi.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b1a:	4643      	mov	r3, r8
 8005b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b1e:	421f      	tst	r7, r3
 8005b20:	d0f6      	beq.n	8005b10 <HAL_RCC_OscConfig+0x2d4>
 8005b22:	e723      	b.n	800596c <HAL_RCC_OscConfig+0x130>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b24:	6833      	ldr	r3, [r6, #0]
 8005b26:	433b      	orrs	r3, r7
 8005b28:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8005b2a:	f7fe fc5f 	bl	80043ec <HAL_GetTick>
 8005b2e:	0005      	movs	r5, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b30:	6833      	ldr	r3, [r6, #0]
 8005b32:	423b      	tst	r3, r7
 8005b34:	d000      	beq.n	8005b38 <HAL_RCC_OscConfig+0x2fc>
 8005b36:	e6f5      	b.n	8005924 <HAL_RCC_OscConfig+0xe8>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b38:	f7fe fc58 	bl	80043ec <HAL_GetTick>
 8005b3c:	1b40      	subs	r0, r0, r5
 8005b3e:	2802      	cmp	r0, #2
 8005b40:	d9f6      	bls.n	8005b30 <HAL_RCC_OscConfig+0x2f4>
            return HAL_TIMEOUT;
 8005b42:	2003      	movs	r0, #3
 8005b44:	e6ab      	b.n	800589e <HAL_RCC_OscConfig+0x62>
        __HAL_RCC_LSI_DISABLE();
 8005b46:	2201      	movs	r2, #1
 8005b48:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b4a:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8005b4c:	4393      	bics	r3, r2
 8005b4e:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005b50:	f7fe fc4c 	bl	80043ec <HAL_GetTick>
 8005b54:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b56:	e01c      	b.n	8005b92 <HAL_RCC_OscConfig+0x356>
 8005b58:	40021000 	.word	0x40021000
 8005b5c:	ffff80ff 	.word	0xffff80ff
 8005b60:	ffffc7ff 	.word	0xffffc7ff
 8005b64:	00f42400 	.word	0x00f42400
 8005b68:	20000004 	.word	0x20000004
 8005b6c:	2000000c 	.word	0x2000000c
 8005b70:	40007000 	.word	0x40007000
 8005b74:	00001388 	.word	0x00001388
 8005b78:	feffffff 	.word	0xfeffffff
 8005b7c:	eefefffc 	.word	0xeefefffc
 8005b80:	fffeffff 	.word	0xfffeffff
 8005b84:	fffbffff 	.word	0xfffbffff
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b88:	f7fe fc30 	bl	80043ec <HAL_GetTick>
 8005b8c:	1b80      	subs	r0, r0, r6
 8005b8e:	2802      	cmp	r0, #2
 8005b90:	d8d7      	bhi.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b92:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8005b94:	421f      	tst	r7, r3
 8005b96:	d1f7      	bne.n	8005b88 <HAL_RCC_OscConfig+0x34c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b98:	6823      	ldr	r3, [r4, #0]
 8005b9a:	e6a3      	b.n	80058e4 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_HSI_DISABLE();
 8005b9c:	682b      	ldr	r3, [r5, #0]
 8005b9e:	4a55      	ldr	r2, [pc, #340]	@ (8005cf4 <HAL_RCC_OscConfig+0x4b8>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ba0:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005ba6:	f7fe fc21 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005baa:	00ff      	lsls	r7, r7, #3
        tickstart = HAL_GetTick();
 8005bac:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bae:	e004      	b.n	8005bba <HAL_RCC_OscConfig+0x37e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bb0:	f7fe fc1c 	bl	80043ec <HAL_GetTick>
 8005bb4:	1b80      	subs	r0, r0, r6
 8005bb6:	2802      	cmp	r0, #2
 8005bb8:	d8c3      	bhi.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bba:	682b      	ldr	r3, [r5, #0]
 8005bbc:	423b      	tst	r3, r7
 8005bbe:	d1f7      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x374>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bc0:	6823      	ldr	r3, [r4, #0]
 8005bc2:	e68d      	b.n	80058e0 <HAL_RCC_OscConfig+0xa4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d100      	bne.n	8005bca <HAL_RCC_OscConfig+0x38e>
 8005bc8:	e668      	b.n	800589c <HAL_RCC_OscConfig+0x60>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bca:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8005bcc:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bce:	6a21      	ldr	r1, [r4, #32]
 8005bd0:	4002      	ands	r2, r0
 8005bd2:	428a      	cmp	r2, r1
 8005bd4:	d000      	beq.n	8005bd8 <HAL_RCC_OscConfig+0x39c>
 8005bd6:	e661      	b.n	800589c <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005bd8:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bda:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005bdc:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bde:	428a      	cmp	r2, r1
 8005be0:	d000      	beq.n	8005be4 <HAL_RCC_OscConfig+0x3a8>
 8005be2:	e65b      	b.n	800589c <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005be4:	21fe      	movs	r1, #254	@ 0xfe
 8005be6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8005be8:	01c9      	lsls	r1, r1, #7
 8005bea:	4001      	ands	r1, r0
 8005bec:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005bee:	4291      	cmp	r1, r2
 8005bf0:	d000      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x3b8>
 8005bf2:	e653      	b.n	800589c <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005bf4:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bf6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005bf8:	0392      	lsls	r2, r2, #14
 8005bfa:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bfc:	428a      	cmp	r2, r1
 8005bfe:	d000      	beq.n	8005c02 <HAL_RCC_OscConfig+0x3c6>
 8005c00:	e64c      	b.n	800589c <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005c02:	22e0      	movs	r2, #224	@ 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005c04:	6b21      	ldr	r1, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005c06:	0512      	lsls	r2, r2, #20
 8005c08:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005c0a:	428a      	cmp	r2, r1
 8005c0c:	d000      	beq.n	8005c10 <HAL_RCC_OscConfig+0x3d4>
 8005c0e:	e645      	b.n	800589c <HAL_RCC_OscConfig+0x60>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005c10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005c12:	0f40      	lsrs	r0, r0, #29
 8005c14:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005c16:	1ac0      	subs	r0, r0, r3
 8005c18:	1e43      	subs	r3, r0, #1
 8005c1a:	4198      	sbcs	r0, r3
 8005c1c:	b2c0      	uxtb	r0, r0
 8005c1e:	e63e      	b.n	800589e <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c20:	2180      	movs	r1, #128	@ 0x80
 8005c22:	4b35      	ldr	r3, [pc, #212]	@ (8005cf8 <HAL_RCC_OscConfig+0x4bc>)
 8005c24:	02c9      	lsls	r1, r1, #11
 8005c26:	6818      	ldr	r0, [r3, #0]
 8005c28:	4301      	orrs	r1, r0
 8005c2a:	6019      	str	r1, [r3, #0]
 8005c2c:	6819      	ldr	r1, [r3, #0]
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c32:	e71c      	b.n	8005a6e <HAL_RCC_OscConfig+0x232>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c34:	6813      	ldr	r3, [r2, #0]
 8005c36:	055b      	lsls	r3, r3, #21
 8005c38:	d457      	bmi.n	8005cea <HAL_RCC_OscConfig+0x4ae>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c3a:	6851      	ldr	r1, [r2, #4]
 8005c3c:	6963      	ldr	r3, [r4, #20]
 8005c3e:	482f      	ldr	r0, [pc, #188]	@ (8005cfc <HAL_RCC_OscConfig+0x4c0>)
 8005c40:	021b      	lsls	r3, r3, #8
 8005c42:	4001      	ands	r1, r0
 8005c44:	430b      	orrs	r3, r1
 8005c46:	6053      	str	r3, [r2, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c48:	e643      	b.n	80058d2 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_PWR_CLK_DISABLE();
 8005c4a:	4a2b      	ldr	r2, [pc, #172]	@ (8005cf8 <HAL_RCC_OscConfig+0x4bc>)
 8005c4c:	492c      	ldr	r1, [pc, #176]	@ (8005d00 <HAL_RCC_OscConfig+0x4c4>)
 8005c4e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8005c50:	400b      	ands	r3, r1
 8005c52:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8005c54:	e68e      	b.n	8005974 <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_PLL_DISABLE();
 8005c56:	682b      	ldr	r3, [r5, #0]
 8005c58:	4a2a      	ldr	r2, [pc, #168]	@ (8005d04 <HAL_RCC_OscConfig+0x4c8>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c5a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005c60:	f7fe fbc4 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c64:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8005c66:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c68:	e005      	b.n	8005c76 <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c6a:	f7fe fbbf 	bl	80043ec <HAL_GetTick>
 8005c6e:	1b80      	subs	r0, r0, r6
 8005c70:	2802      	cmp	r0, #2
 8005c72:	d900      	bls.n	8005c76 <HAL_RCC_OscConfig+0x43a>
 8005c74:	e765      	b.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c76:	682b      	ldr	r3, [r5, #0]
 8005c78:	423b      	tst	r3, r7
 8005c7a:	d1f6      	bne.n	8005c6a <HAL_RCC_OscConfig+0x42e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c7c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005c7e:	6a23      	ldr	r3, [r4, #32]
 8005c80:	68ea      	ldr	r2, [r5, #12]
 8005c82:	430b      	orrs	r3, r1
 8005c84:	4920      	ldr	r1, [pc, #128]	@ (8005d08 <HAL_RCC_OscConfig+0x4cc>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c86:	4e1c      	ldr	r6, [pc, #112]	@ (8005cf8 <HAL_RCC_OscConfig+0x4bc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c88:	400a      	ands	r2, r1
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005c92:	4313      	orrs	r3, r2
 8005c94:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8005c96:	4313      	orrs	r3, r2
 8005c98:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8005c9a:	0212      	lsls	r2, r2, #8
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8005ca0:	2380      	movs	r3, #128	@ 0x80
 8005ca2:	682a      	ldr	r2, [r5, #0]
 8005ca4:	045b      	lsls	r3, r3, #17
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005caa:	2380      	movs	r3, #128	@ 0x80
 8005cac:	68ea      	ldr	r2, [r5, #12]
 8005cae:	055b      	lsls	r3, r3, #21
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8005cb4:	f7fe fb9a 	bl	80043ec <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cb8:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005cba:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cbc:	04ad      	lsls	r5, r5, #18
 8005cbe:	e005      	b.n	8005ccc <HAL_RCC_OscConfig+0x490>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc0:	f7fe fb94 	bl	80043ec <HAL_GetTick>
 8005cc4:	1b00      	subs	r0, r0, r4
 8005cc6:	2802      	cmp	r0, #2
 8005cc8:	d900      	bls.n	8005ccc <HAL_RCC_OscConfig+0x490>
 8005cca:	e73a      	b.n	8005b42 <HAL_RCC_OscConfig+0x306>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ccc:	6833      	ldr	r3, [r6, #0]
 8005cce:	422b      	tst	r3, r5
 8005cd0:	d0f6      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x484>
  return HAL_OK;
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	e5e3      	b.n	800589e <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cd6:	2104      	movs	r1, #4
 8005cd8:	4b07      	ldr	r3, [pc, #28]	@ (8005cf8 <HAL_RCC_OscConfig+0x4bc>)
 8005cda:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005ce0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ce2:	3903      	subs	r1, #3
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	65da      	str	r2, [r3, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ce8:	e70a      	b.n	8005b00 <HAL_RCC_OscConfig+0x2c4>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cea:	68e3      	ldr	r3, [r4, #12]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1a4      	bne.n	8005c3a <HAL_RCC_OscConfig+0x3fe>
 8005cf0:	e5d4      	b.n	800589c <HAL_RCC_OscConfig+0x60>
 8005cf2:	46c0      	nop			@ (mov r8, r8)
 8005cf4:	fffffeff 	.word	0xfffffeff
 8005cf8:	40021000 	.word	0x40021000
 8005cfc:	ffff80ff 	.word	0xffff80ff
 8005d00:	efffffff 	.word	0xefffffff
 8005d04:	feffffff 	.word	0xfeffffff
 8005d08:	11c1808c 	.word	0x11c1808c

08005d0c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d0c:	2338      	movs	r3, #56	@ 0x38
 8005d0e:	4a22      	ldr	r2, [pc, #136]	@ (8005d98 <HAL_RCC_GetSysClockFreq+0x8c>)
{
 8005d10:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d12:	6891      	ldr	r1, [r2, #8]
 8005d14:	420b      	tst	r3, r1
 8005d16:	d105      	bne.n	8005d24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005d18:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005d1a:	4820      	ldr	r0, [pc, #128]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0x90>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005d1c:	049b      	lsls	r3, r3, #18
 8005d1e:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005d20:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8005d22:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d24:	6891      	ldr	r1, [r2, #8]
 8005d26:	4019      	ands	r1, r3
 8005d28:	2908      	cmp	r1, #8
 8005d2a:	d014      	beq.n	8005d56 <HAL_RCC_GetSysClockFreq+0x4a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d2c:	6891      	ldr	r1, [r2, #8]
 8005d2e:	4019      	ands	r1, r3
 8005d30:	2910      	cmp	r1, #16
 8005d32:	d012      	beq.n	8005d5a <HAL_RCC_GetSysClockFreq+0x4e>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005d34:	6891      	ldr	r1, [r2, #8]
 8005d36:	4019      	ands	r1, r3
 8005d38:	2920      	cmp	r1, #32
 8005d3a:	d024      	beq.n	8005d86 <HAL_RCC_GetSysClockFreq+0x7a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005d3c:	6890      	ldr	r0, [r2, #8]
 8005d3e:	4018      	ands	r0, r3
    sysclockfreq = LSI_VALUE;
 8005d40:	3818      	subs	r0, #24
 8005d42:	1e43      	subs	r3, r0, #1
 8005d44:	4198      	sbcs	r0, r3
 8005d46:	4b16      	ldr	r3, [pc, #88]	@ (8005da0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005d48:	4240      	negs	r0, r0
 8005d4a:	4018      	ands	r0, r3
 8005d4c:	23fa      	movs	r3, #250	@ 0xfa
 8005d4e:	01db      	lsls	r3, r3, #7
 8005d50:	469c      	mov	ip, r3
 8005d52:	4460      	add	r0, ip
 8005d54:	e7e5      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8005d56:	4813      	ldr	r0, [pc, #76]	@ (8005da4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005d58:	e7e3      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x16>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005d5a:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d5c:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005d5e:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005d60:	68d4      	ldr	r4, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d62:	0649      	lsls	r1, r1, #25
 8005d64:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005d66:	0464      	lsls	r4, r4, #17
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d68:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005d6a:	0e64      	lsrs	r4, r4, #25
    switch (pllsource)
 8005d6c:	079b      	lsls	r3, r3, #30
 8005d6e:	d00d      	beq.n	8005d8c <HAL_RCC_GetSysClockFreq+0x80>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005d70:	480a      	ldr	r0, [pc, #40]	@ (8005d9c <HAL_RCC_GetSysClockFreq+0x90>)
 8005d72:	f7fa f9e1 	bl	8000138 <__udivsi3>
 8005d76:	4360      	muls	r0, r4
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005d78:	4b07      	ldr	r3, [pc, #28]	@ (8005d98 <HAL_RCC_GetSysClockFreq+0x8c>)
 8005d7a:	68d9      	ldr	r1, [r3, #12]
 8005d7c:	0f49      	lsrs	r1, r1, #29
 8005d7e:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8005d80:	f7fa f9da 	bl	8000138 <__udivsi3>
  return sysclockfreq;
 8005d84:	e7cd      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8005d86:	2080      	movs	r0, #128	@ 0x80
 8005d88:	0200      	lsls	r0, r0, #8
 8005d8a:	e7ca      	b.n	8005d22 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d8c:	4805      	ldr	r0, [pc, #20]	@ (8005da4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005d8e:	f7fa f9d3 	bl	8000138 <__udivsi3>
 8005d92:	4360      	muls	r0, r4
        break;
 8005d94:	e7f0      	b.n	8005d78 <HAL_RCC_GetSysClockFreq+0x6c>
 8005d96:	46c0      	nop			@ (mov r8, r8)
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	00f42400 	.word	0x00f42400
 8005da0:	ffff8300 	.word	0xffff8300
 8005da4:	007a1200 	.word	0x007a1200

08005da8 <HAL_RCC_ClockConfig>:
{
 8005da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005daa:	46ce      	mov	lr, r9
 8005dac:	4647      	mov	r7, r8
 8005dae:	0005      	movs	r5, r0
 8005db0:	000c      	movs	r4, r1
 8005db2:	b580      	push	{r7, lr}
  if (RCC_ClkInitStruct == NULL)
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d026      	beq.n	8005e06 <HAL_RCC_ClockConfig+0x5e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005db8:	2207      	movs	r2, #7
 8005dba:	4e57      	ldr	r6, [pc, #348]	@ (8005f18 <HAL_RCC_ClockConfig+0x170>)
 8005dbc:	6833      	ldr	r3, [r6, #0]
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	428b      	cmp	r3, r1
 8005dc2:	d35e      	bcc.n	8005e82 <HAL_RCC_ClockConfig+0xda>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	079a      	lsls	r2, r3, #30
 8005dc8:	d50e      	bpl.n	8005de8 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dca:	075a      	lsls	r2, r3, #29
 8005dcc:	d505      	bpl.n	8005dda <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005dce:	22e0      	movs	r2, #224	@ 0xe0
 8005dd0:	4952      	ldr	r1, [pc, #328]	@ (8005f1c <HAL_RCC_ClockConfig+0x174>)
 8005dd2:	01d2      	lsls	r2, r2, #7
 8005dd4:	6888      	ldr	r0, [r1, #8]
 8005dd6:	4302      	orrs	r2, r0
 8005dd8:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005dda:	4950      	ldr	r1, [pc, #320]	@ (8005f1c <HAL_RCC_ClockConfig+0x174>)
 8005ddc:	4850      	ldr	r0, [pc, #320]	@ (8005f20 <HAL_RCC_ClockConfig+0x178>)
 8005dde:	688a      	ldr	r2, [r1, #8]
 8005de0:	4002      	ands	r2, r0
 8005de2:	68a8      	ldr	r0, [r5, #8]
 8005de4:	4302      	orrs	r2, r0
 8005de6:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005de8:	07db      	lsls	r3, r3, #31
 8005dea:	d52b      	bpl.n	8005e44 <HAL_RCC_ClockConfig+0x9c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dec:	686b      	ldr	r3, [r5, #4]
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dee:	4a4b      	ldr	r2, [pc, #300]	@ (8005f1c <HAL_RCC_ClockConfig+0x174>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d100      	bne.n	8005df6 <HAL_RCC_ClockConfig+0x4e>
 8005df4:	e07c      	b.n	8005ef0 <HAL_RCC_ClockConfig+0x148>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d007      	beq.n	8005e0a <HAL_RCC_ClockConfig+0x62>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d000      	beq.n	8005e00 <HAL_RCC_ClockConfig+0x58>
 8005dfe:	e07d      	b.n	8005efc <HAL_RCC_ClockConfig+0x154>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e00:	6812      	ldr	r2, [r2, #0]
 8005e02:	0552      	lsls	r2, r2, #21
 8005e04:	d404      	bmi.n	8005e10 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005e06:	2001      	movs	r0, #1
 8005e08:	e037      	b.n	8005e7a <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e0a:	6812      	ldr	r2, [r2, #0]
 8005e0c:	0192      	lsls	r2, r2, #6
 8005e0e:	d5fa      	bpl.n	8005e06 <HAL_RCC_ClockConfig+0x5e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e10:	2107      	movs	r1, #7
 8005e12:	4e42      	ldr	r6, [pc, #264]	@ (8005f1c <HAL_RCC_ClockConfig+0x174>)
 8005e14:	68b2      	ldr	r2, [r6, #8]
 8005e16:	438a      	bics	r2, r1
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005e1c:	f7fe fae6 	bl	80043ec <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e20:	2338      	movs	r3, #56	@ 0x38
 8005e22:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e24:	4b3f      	ldr	r3, [pc, #252]	@ (8005f24 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8005e26:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e28:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e2a:	e004      	b.n	8005e36 <HAL_RCC_ClockConfig+0x8e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e2c:	f7fe fade 	bl	80043ec <HAL_GetTick>
 8005e30:	1bc0      	subs	r0, r0, r7
 8005e32:	4548      	cmp	r0, r9
 8005e34:	d83b      	bhi.n	8005eae <HAL_RCC_ClockConfig+0x106>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e36:	4643      	mov	r3, r8
 8005e38:	68b2      	ldr	r2, [r6, #8]
 8005e3a:	401a      	ands	r2, r3
 8005e3c:	686b      	ldr	r3, [r5, #4]
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d1f3      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x84>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e44:	2207      	movs	r2, #7
 8005e46:	4e34      	ldr	r6, [pc, #208]	@ (8005f18 <HAL_RCC_ClockConfig+0x170>)
 8005e48:	6833      	ldr	r3, [r6, #0]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	d838      	bhi.n	8005ec2 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e50:	682b      	ldr	r3, [r5, #0]
 8005e52:	075b      	lsls	r3, r3, #29
 8005e54:	d42d      	bmi.n	8005eb2 <HAL_RCC_ClockConfig+0x10a>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005e56:	f7ff ff59 	bl	8005d0c <HAL_RCC_GetSysClockFreq>
 8005e5a:	4b30      	ldr	r3, [pc, #192]	@ (8005f1c <HAL_RCC_ClockConfig+0x174>)
 8005e5c:	4a32      	ldr	r2, [pc, #200]	@ (8005f28 <HAL_RCC_ClockConfig+0x180>)
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	4932      	ldr	r1, [pc, #200]	@ (8005f2c <HAL_RCC_ClockConfig+0x184>)
 8005e62:	051b      	lsls	r3, r3, #20
 8005e64:	0f1b      	lsrs	r3, r3, #28
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	589b      	ldr	r3, [r3, r2]
 8005e6a:	221f      	movs	r2, #31
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	40d8      	lsrs	r0, r3
  return HAL_InitTick(uwTickPrio);
 8005e70:	4b2f      	ldr	r3, [pc, #188]	@ (8005f30 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005e72:	6008      	str	r0, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005e74:	6818      	ldr	r0, [r3, #0]
 8005e76:	f7fe fa73 	bl	8004360 <HAL_InitTick>
}
 8005e7a:	bcc0      	pop	{r6, r7}
 8005e7c:	46b9      	mov	r9, r7
 8005e7e:	46b0      	mov	r8, r6
 8005e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e82:	6833      	ldr	r3, [r6, #0]
 8005e84:	4393      	bics	r3, r2
 8005e86:	430b      	orrs	r3, r1
 8005e88:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005e8a:	f7fe faaf 	bl	80043ec <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e8e:	2307      	movs	r3, #7
 8005e90:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e92:	4b24      	ldr	r3, [pc, #144]	@ (8005f24 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8005e94:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e96:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005e98:	4642      	mov	r2, r8
 8005e9a:	6833      	ldr	r3, [r6, #0]
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	42a3      	cmp	r3, r4
 8005ea0:	d100      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0xfc>
 8005ea2:	e78f      	b.n	8005dc4 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ea4:	f7fe faa2 	bl	80043ec <HAL_GetTick>
 8005ea8:	1bc0      	subs	r0, r0, r7
 8005eaa:	4548      	cmp	r0, r9
 8005eac:	d9f4      	bls.n	8005e98 <HAL_RCC_ClockConfig+0xf0>
        return HAL_TIMEOUT;
 8005eae:	2003      	movs	r0, #3
 8005eb0:	e7e3      	b.n	8005e7a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005eb2:	4a1a      	ldr	r2, [pc, #104]	@ (8005f1c <HAL_RCC_ClockConfig+0x174>)
 8005eb4:	491f      	ldr	r1, [pc, #124]	@ (8005f34 <HAL_RCC_ClockConfig+0x18c>)
 8005eb6:	6893      	ldr	r3, [r2, #8]
 8005eb8:	400b      	ands	r3, r1
 8005eba:	68e9      	ldr	r1, [r5, #12]
 8005ebc:	430b      	orrs	r3, r1
 8005ebe:	6093      	str	r3, [r2, #8]
 8005ec0:	e7c9      	b.n	8005e56 <HAL_RCC_ClockConfig+0xae>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ec2:	6833      	ldr	r3, [r6, #0]
 8005ec4:	4393      	bics	r3, r2
 8005ec6:	4323      	orrs	r3, r4
 8005ec8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005eca:	f7fe fa8f 	bl	80043ec <HAL_GetTick>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005ece:	2307      	movs	r3, #7
 8005ed0:	4698      	mov	r8, r3
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ed2:	4b14      	ldr	r3, [pc, #80]	@ (8005f24 <HAL_RCC_ClockConfig+0x17c>)
    tickstart = HAL_GetTick();
 8005ed4:	0007      	movs	r7, r0
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ed6:	4699      	mov	r9, r3
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005ed8:	4642      	mov	r2, r8
 8005eda:	6833      	ldr	r3, [r6, #0]
 8005edc:	4013      	ands	r3, r2
 8005ede:	42a3      	cmp	r3, r4
 8005ee0:	d0b6      	beq.n	8005e50 <HAL_RCC_ClockConfig+0xa8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ee2:	f7fe fa83 	bl	80043ec <HAL_GetTick>
 8005ee6:	1bc0      	subs	r0, r0, r7
 8005ee8:	4548      	cmp	r0, r9
 8005eea:	d9f5      	bls.n	8005ed8 <HAL_RCC_ClockConfig+0x130>
        return HAL_TIMEOUT;
 8005eec:	2003      	movs	r0, #3
 8005eee:	e7c4      	b.n	8005e7a <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ef0:	6812      	ldr	r2, [r2, #0]
 8005ef2:	0392      	lsls	r2, r2, #14
 8005ef4:	d500      	bpl.n	8005ef8 <HAL_RCC_ClockConfig+0x150>
 8005ef6:	e78b      	b.n	8005e10 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005ef8:	2001      	movs	r0, #1
 8005efa:	e7be      	b.n	8005e7a <HAL_RCC_ClockConfig+0xd2>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005efc:	2b03      	cmp	r3, #3
 8005efe:	d005      	beq.n	8005f0c <HAL_RCC_ClockConfig+0x164>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f00:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005f02:	0792      	lsls	r2, r2, #30
 8005f04:	d500      	bpl.n	8005f08 <HAL_RCC_ClockConfig+0x160>
 8005f06:	e783      	b.n	8005e10 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005f08:	2001      	movs	r0, #1
 8005f0a:	e7b6      	b.n	8005e7a <HAL_RCC_ClockConfig+0xd2>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f0c:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8005f0e:	0792      	lsls	r2, r2, #30
 8005f10:	d500      	bpl.n	8005f14 <HAL_RCC_ClockConfig+0x16c>
 8005f12:	e77d      	b.n	8005e10 <HAL_RCC_ClockConfig+0x68>
    return HAL_ERROR;
 8005f14:	2001      	movs	r0, #1
 8005f16:	e7b0      	b.n	8005e7a <HAL_RCC_ClockConfig+0xd2>
 8005f18:	40022000 	.word	0x40022000
 8005f1c:	40021000 	.word	0x40021000
 8005f20:	fffff0ff 	.word	0xfffff0ff
 8005f24:	00001388 	.word	0x00001388
 8005f28:	0800cab4 	.word	0x0800cab4
 8005f2c:	20000004 	.word	0x20000004
 8005f30:	2000000c 	.word	0x2000000c
 8005f34:	ffff8fff 	.word	0xffff8fff

08005f38 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005f38:	4b06      	ldr	r3, [pc, #24]	@ (8005f54 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005f3a:	4907      	ldr	r1, [pc, #28]	@ (8005f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f3c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005f3e:	4a07      	ldr	r2, [pc, #28]	@ (8005f5c <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005f40:	045b      	lsls	r3, r3, #17
 8005f42:	0f5b      	lsrs	r3, r3, #29
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	585b      	ldr	r3, [r3, r1]
 8005f48:	211f      	movs	r1, #31
 8005f4a:	6810      	ldr	r0, [r2, #0]
 8005f4c:	400b      	ands	r3, r1
 8005f4e:	40d8      	lsrs	r0, r3
}
 8005f50:	4770      	bx	lr
 8005f52:	46c0      	nop			@ (mov r8, r8)
 8005f54:	40021000 	.word	0x40021000
 8005f58:	0800ca94 	.word	0x0800ca94
 8005f5c:	20000004 	.word	0x20000004

08005f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f62:	46d6      	mov	lr, sl
 8005f64:	464f      	mov	r7, r9
 8005f66:	4646      	mov	r6, r8
 8005f68:	b5c0      	push	{r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f6a:	6803      	ldr	r3, [r0, #0]
{
 8005f6c:	0004      	movs	r4, r0
 8005f6e:	b082      	sub	sp, #8
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f70:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f72:	039a      	lsls	r2, r3, #14
 8005f74:	d553      	bpl.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xbe>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f76:	2280      	movs	r2, #128	@ 0x80
 8005f78:	4b72      	ldr	r3, [pc, #456]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005f7a:	0552      	lsls	r2, r2, #21
 8005f7c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8005f7e:	4682      	mov	sl, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f80:	4211      	tst	r1, r2
 8005f82:	d100      	bne.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005f84:	e0b2      	b.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x18c>
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f86:	2780      	movs	r7, #128	@ 0x80
 8005f88:	4d6f      	ldr	r5, [pc, #444]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005f8a:	007f      	lsls	r7, r7, #1
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	433b      	orrs	r3, r7
 8005f90:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f92:	f7fe fa2b 	bl	80043ec <HAL_GetTick>
 8005f96:	0006      	movs	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f98:	e005      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f9a:	f7fe fa27 	bl	80043ec <HAL_GetTick>
 8005f9e:	1b80      	subs	r0, r0, r6
 8005fa0:	2802      	cmp	r0, #2
 8005fa2:	d900      	bls.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x46>
 8005fa4:	e0ac      	b.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fa6:	682b      	ldr	r3, [r5, #0]
 8005fa8:	423b      	tst	r3, r7
 8005faa:	d0f6      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x3a>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005fac:	4d65      	ldr	r5, [pc, #404]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005fae:	23c0      	movs	r3, #192	@ 0xc0
 8005fb0:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	0010      	movs	r0, r2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fb6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005fb8:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fba:	421a      	tst	r2, r3
 8005fbc:	d023      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8005fbe:	4288      	cmp	r0, r1
 8005fc0:	d021      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xa6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fc2:	2080      	movs	r0, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fc4:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fc6:	6dee      	ldr	r6, [r5, #92]	@ 0x5c
 8005fc8:	0240      	lsls	r0, r0, #9
 8005fca:	4330      	orrs	r0, r6
 8005fcc:	65e8      	str	r0, [r5, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fce:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fd0:	4a5e      	ldr	r2, [pc, #376]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fd2:	4e5f      	ldr	r6, [pc, #380]	@ (8006150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fd4:	401a      	ands	r2, r3
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fd6:	4030      	ands	r0, r6
 8005fd8:	65e8      	str	r0, [r5, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005fda:	65ea      	str	r2, [r5, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fdc:	07db      	lsls	r3, r3, #31
 8005fde:	d512      	bpl.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xa6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe0:	f7fe fa04 	bl	80043ec <HAL_GetTick>

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	4698      	mov	r8, r3
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fe8:	4b5a      	ldr	r3, [pc, #360]	@ (8006154 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
        tickstart = HAL_GetTick();
 8005fea:	0006      	movs	r6, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fec:	4699      	mov	r9, r3
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fee:	e005      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ff0:	f7fe f9fc 	bl	80043ec <HAL_GetTick>
 8005ff4:	1b80      	subs	r0, r0, r6
 8005ff6:	4548      	cmp	r0, r9
 8005ff8:	d900      	bls.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005ffa:	e081      	b.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ffc:	4642      	mov	r2, r8
 8005ffe:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8006000:	421a      	tst	r2, r3
 8006002:	d0f5      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x90>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006004:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8006006:	4a4f      	ldr	r2, [pc, #316]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006008:	4850      	ldr	r0, [pc, #320]	@ (800614c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800600a:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 800600c:	4003      	ands	r3, r0
 800600e:	430b      	orrs	r3, r1
 8006010:	65d3      	str	r3, [r2, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006012:	4652      	mov	r2, sl
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006014:	2000      	movs	r0, #0
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006016:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 8006018:	2a01      	cmp	r2, #1
 800601a:	d100      	bne.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800601c:	e076      	b.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800601e:	07da      	lsls	r2, r3, #31
 8006020:	d506      	bpl.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006022:	2503      	movs	r5, #3
 8006024:	4947      	ldr	r1, [pc, #284]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006026:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006028:	43aa      	bics	r2, r5
 800602a:	6865      	ldr	r5, [r4, #4]
 800602c:	432a      	orrs	r2, r5
 800602e:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006030:	06da      	lsls	r2, r3, #27
 8006032:	d506      	bpl.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006034:	4943      	ldr	r1, [pc, #268]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006036:	4d48      	ldr	r5, [pc, #288]	@ (8006158 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006038:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800603a:	402a      	ands	r2, r5
 800603c:	68a5      	ldr	r5, [r4, #8]
 800603e:	432a      	orrs	r2, r5
 8006040:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006042:	059a      	lsls	r2, r3, #22
 8006044:	d506      	bpl.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0xf4>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006046:	493f      	ldr	r1, [pc, #252]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006048:	4d44      	ldr	r5, [pc, #272]	@ (800615c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800604a:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800604c:	402a      	ands	r2, r5
 800604e:	6965      	ldr	r5, [r4, #20]
 8006050:	432a      	orrs	r2, r5
 8006052:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006054:	055a      	lsls	r2, r3, #21
 8006056:	d506      	bpl.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006058:	493a      	ldr	r1, [pc, #232]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800605a:	4d41      	ldr	r5, [pc, #260]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800605c:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800605e:	402a      	ands	r2, r5
 8006060:	69a5      	ldr	r5, [r4, #24]
 8006062:	432a      	orrs	r2, r5
 8006064:	654a      	str	r2, [r1, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006066:	069a      	lsls	r2, r3, #26
 8006068:	d506      	bpl.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800606a:	4936      	ldr	r1, [pc, #216]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800606c:	4d3d      	ldr	r5, [pc, #244]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 800606e:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006070:	402a      	ands	r2, r5
 8006072:	68e5      	ldr	r5, [r4, #12]
 8006074:	432a      	orrs	r2, r5
 8006076:	654a      	str	r2, [r1, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006078:	045a      	lsls	r2, r3, #17
 800607a:	d50a      	bpl.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800607c:	4931      	ldr	r1, [pc, #196]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800607e:	69e5      	ldr	r5, [r4, #28]
 8006080:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 8006082:	0092      	lsls	r2, r2, #2
 8006084:	0892      	lsrs	r2, r2, #2
 8006086:	432a      	orrs	r2, r5
 8006088:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800608a:	2280      	movs	r2, #128	@ 0x80
 800608c:	05d2      	lsls	r2, r2, #23
 800608e:	4295      	cmp	r5, r2
 8006090:	d042      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006092:	029a      	lsls	r2, r3, #10
 8006094:	d50a      	bpl.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006096:	492b      	ldr	r1, [pc, #172]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006098:	4e33      	ldr	r6, [pc, #204]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800609a:	6d4a      	ldr	r2, [r1, #84]	@ 0x54
 800609c:	6a25      	ldr	r5, [r4, #32]
 800609e:	4032      	ands	r2, r6
 80060a0:	432a      	orrs	r2, r5
 80060a2:	654a      	str	r2, [r1, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80060a4:	2280      	movs	r2, #128	@ 0x80
 80060a6:	03d2      	lsls	r2, r2, #15
 80060a8:	4295      	cmp	r5, r2
 80060aa:	d03b      	beq.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80060ac:	025a      	lsls	r2, r3, #9
 80060ae:	d50a      	bpl.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80060b0:	4d24      	ldr	r5, [pc, #144]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80060b2:	4e2e      	ldr	r6, [pc, #184]	@ (800616c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80060b4:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80060b6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80060b8:	4032      	ands	r2, r6
 80060ba:	430a      	orrs	r2, r1
 80060bc:	656a      	str	r2, [r5, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80060be:	2280      	movs	r2, #128	@ 0x80
 80060c0:	0452      	lsls	r2, r2, #17
 80060c2:	4291      	cmp	r1, r2
 80060c4:	d034      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80060c6:	051b      	lsls	r3, r3, #20
 80060c8:	d50a      	bpl.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80060ca:	4a1e      	ldr	r2, [pc, #120]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80060cc:	6921      	ldr	r1, [r4, #16]
 80060ce:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80060d0:	4c27      	ldr	r4, [pc, #156]	@ (8006170 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80060d2:	4023      	ands	r3, r4
 80060d4:	430b      	orrs	r3, r1
 80060d6:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80060d8:	2380      	movs	r3, #128	@ 0x80
 80060da:	01db      	lsls	r3, r3, #7
 80060dc:	4299      	cmp	r1, r3
 80060de:	d02b      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80060e0:	b002      	add	sp, #8
 80060e2:	bce0      	pop	{r5, r6, r7}
 80060e4:	46ba      	mov	sl, r7
 80060e6:	46b1      	mov	r9, r6
 80060e8:	46a8      	mov	r8, r5
 80060ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80060ec:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80060ee:	4311      	orrs	r1, r2
 80060f0:	63d9      	str	r1, [r3, #60]	@ 0x3c
 80060f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f4:	4013      	ands	r3, r2
 80060f6:	9301      	str	r3, [sp, #4]
 80060f8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80060fa:	2301      	movs	r3, #1
 80060fc:	469a      	mov	sl, r3
 80060fe:	e742      	b.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x26>
    if (pwrclkchanged == SET)
 8006100:	4652      	mov	r2, sl
        status = ret;
 8006102:	2003      	movs	r0, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006104:	6823      	ldr	r3, [r4, #0]
    if (pwrclkchanged == SET)
 8006106:	2a01      	cmp	r2, #1
 8006108:	d000      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800610a:	e788      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 800610c:	490d      	ldr	r1, [pc, #52]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800610e:	4d19      	ldr	r5, [pc, #100]	@ (8006174 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8006110:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 8006112:	402a      	ands	r2, r5
 8006114:	63ca      	str	r2, [r1, #60]	@ 0x3c
 8006116:	e782      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xbe>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006118:	2280      	movs	r2, #128	@ 0x80
 800611a:	68cd      	ldr	r5, [r1, #12]
 800611c:	0252      	lsls	r2, r2, #9
 800611e:	432a      	orrs	r2, r5
 8006120:	60ca      	str	r2, [r1, #12]
 8006122:	e7b6      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x132>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006124:	2280      	movs	r2, #128	@ 0x80
 8006126:	68cd      	ldr	r5, [r1, #12]
 8006128:	0452      	lsls	r2, r2, #17
 800612a:	432a      	orrs	r2, r5
 800612c:	60ca      	str	r2, [r1, #12]
 800612e:	e7bd      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006130:	68ea      	ldr	r2, [r5, #12]
 8006132:	4311      	orrs	r1, r2
 8006134:	60e9      	str	r1, [r5, #12]
 8006136:	e7c6      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006138:	2380      	movs	r3, #128	@ 0x80
 800613a:	68d1      	ldr	r1, [r2, #12]
 800613c:	025b      	lsls	r3, r3, #9
 800613e:	430b      	orrs	r3, r1
 8006140:	60d3      	str	r3, [r2, #12]
  return status;
 8006142:	e7cd      	b.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006144:	40021000 	.word	0x40021000
 8006148:	40007000 	.word	0x40007000
 800614c:	fffffcff 	.word	0xfffffcff
 8006150:	fffeffff 	.word	0xfffeffff
 8006154:	00001388 	.word	0x00001388
 8006158:	fffff3ff 	.word	0xfffff3ff
 800615c:	fff3ffff 	.word	0xfff3ffff
 8006160:	ffcfffff 	.word	0xffcfffff
 8006164:	ffffcfff 	.word	0xffffcfff
 8006168:	ffbfffff 	.word	0xffbfffff
 800616c:	feffffff 	.word	0xfeffffff
 8006170:	ffff3fff 	.word	0xffff3fff
 8006174:	efffffff 	.word	0xefffffff

08006178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006178:	b570      	push	{r4, r5, r6, lr}
 800617a:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800617c:	d100      	bne.n	8006180 <HAL_TIM_Base_Init+0x8>
 800617e:	e070      	b.n	8006262 <HAL_TIM_Base_Init+0xea>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006180:	233d      	movs	r3, #61	@ 0x3d
 8006182:	5cc3      	ldrb	r3, [r0, r3]
 8006184:	b2da      	uxtb	r2, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d055      	beq.n	8006236 <HAL_TIM_Base_Init+0xbe>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800618a:	233d      	movs	r3, #61	@ 0x3d
 800618c:	2202      	movs	r2, #2
 800618e:	54e2      	strb	r2, [r4, r3]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006190:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006192:	4e35      	ldr	r6, [pc, #212]	@ (8006268 <HAL_TIM_Base_Init+0xf0>)
  tmpcr1 = TIMx->CR1;
 8006194:	681a      	ldr	r2, [r3, #0]
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006196:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006198:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800619a:	68e0      	ldr	r0, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800619c:	42b3      	cmp	r3, r6
 800619e:	d04f      	beq.n	8006240 <HAL_TIM_Base_Init+0xc8>
 80061a0:	2680      	movs	r6, #128	@ 0x80
 80061a2:	05f6      	lsls	r6, r6, #23
 80061a4:	42b3      	cmp	r3, r6
 80061a6:	d037      	beq.n	8006218 <HAL_TIM_Base_Init+0xa0>
 80061a8:	4e30      	ldr	r6, [pc, #192]	@ (800626c <HAL_TIM_Base_Init+0xf4>)
 80061aa:	42b3      	cmp	r3, r6
 80061ac:	d034      	beq.n	8006218 <HAL_TIM_Base_Init+0xa0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061ae:	4e30      	ldr	r6, [pc, #192]	@ (8006270 <HAL_TIM_Base_Init+0xf8>)
 80061b0:	42b3      	cmp	r3, r6
 80061b2:	d035      	beq.n	8006220 <HAL_TIM_Base_Init+0xa8>
 80061b4:	4e2f      	ldr	r6, [pc, #188]	@ (8006274 <HAL_TIM_Base_Init+0xfc>)
 80061b6:	42b3      	cmp	r3, r6
 80061b8:	d046      	beq.n	8006248 <HAL_TIM_Base_Init+0xd0>
 80061ba:	4e2f      	ldr	r6, [pc, #188]	@ (8006278 <HAL_TIM_Base_Init+0x100>)
 80061bc:	42b3      	cmp	r3, r6
 80061be:	d043      	beq.n	8006248 <HAL_TIM_Base_Init+0xd0>
 80061c0:	4e2e      	ldr	r6, [pc, #184]	@ (800627c <HAL_TIM_Base_Init+0x104>)
 80061c2:	42b3      	cmp	r3, r6
 80061c4:	d040      	beq.n	8006248 <HAL_TIM_Base_Init+0xd0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061c6:	2680      	movs	r6, #128	@ 0x80
 80061c8:	43b2      	bics	r2, r6
 80061ca:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80061cc:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061ce:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80061d0:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061d2:	2201      	movs	r2, #1
 80061d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061d6:	6919      	ldr	r1, [r3, #16]
 80061d8:	420a      	tst	r2, r1
 80061da:	d002      	beq.n	80061e2 <HAL_TIM_Base_Init+0x6a>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061dc:	6919      	ldr	r1, [r3, #16]
 80061de:	4391      	bics	r1, r2
 80061e0:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061e2:	2301      	movs	r3, #1
 80061e4:	2248      	movs	r2, #72	@ 0x48
  return HAL_OK;
 80061e6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061e8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ea:	3a0a      	subs	r2, #10
 80061ec:	54a3      	strb	r3, [r4, r2]
 80061ee:	3201      	adds	r2, #1
 80061f0:	54a3      	strb	r3, [r4, r2]
 80061f2:	3201      	adds	r2, #1
 80061f4:	54a3      	strb	r3, [r4, r2]
 80061f6:	3201      	adds	r2, #1
 80061f8:	54a3      	strb	r3, [r4, r2]
 80061fa:	3201      	adds	r2, #1
 80061fc:	54a3      	strb	r3, [r4, r2]
 80061fe:	3201      	adds	r2, #1
 8006200:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006202:	3201      	adds	r2, #1
 8006204:	54a3      	strb	r3, [r4, r2]
 8006206:	3201      	adds	r2, #1
 8006208:	54a3      	strb	r3, [r4, r2]
 800620a:	3201      	adds	r2, #1
 800620c:	54a3      	strb	r3, [r4, r2]
 800620e:	3201      	adds	r2, #1
 8006210:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8006212:	3a0a      	subs	r2, #10
 8006214:	54a3      	strb	r3, [r4, r2]
}
 8006216:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006218:	2670      	movs	r6, #112	@ 0x70
 800621a:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 800621c:	68a6      	ldr	r6, [r4, #8]
 800621e:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8006220:	4e17      	ldr	r6, [pc, #92]	@ (8006280 <HAL_TIM_Base_Init+0x108>)
 8006222:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006224:	6926      	ldr	r6, [r4, #16]
 8006226:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006228:	2680      	movs	r6, #128	@ 0x80
 800622a:	43b2      	bics	r2, r6
 800622c:	4315      	orrs	r5, r2
  TIMx->CR1 = tmpcr1;
 800622e:	601d      	str	r5, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006230:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006232:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006234:	e7cd      	b.n	80061d2 <HAL_TIM_Base_Init+0x5a>
    htim->Lock = HAL_UNLOCKED;
 8006236:	333c      	adds	r3, #60	@ 0x3c
 8006238:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800623a:	f7fd ff3d 	bl	80040b8 <HAL_TIM_Base_MspInit>
 800623e:	e7a4      	b.n	800618a <HAL_TIM_Base_Init+0x12>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006240:	2670      	movs	r6, #112	@ 0x70
 8006242:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8006244:	68a6      	ldr	r6, [r4, #8]
 8006246:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8006248:	4e0d      	ldr	r6, [pc, #52]	@ (8006280 <HAL_TIM_Base_Init+0x108>)
 800624a:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800624c:	6926      	ldr	r6, [r4, #16]
 800624e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006250:	2680      	movs	r6, #128	@ 0x80
 8006252:	43b2      	bics	r2, r6
 8006254:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006256:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006258:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800625a:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800625c:	6962      	ldr	r2, [r4, #20]
 800625e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006260:	e7b7      	b.n	80061d2 <HAL_TIM_Base_Init+0x5a>
    return HAL_ERROR;
 8006262:	2001      	movs	r0, #1
 8006264:	e7d7      	b.n	8006216 <HAL_TIM_Base_Init+0x9e>
 8006266:	46c0      	nop			@ (mov r8, r8)
 8006268:	40012c00 	.word	0x40012c00
 800626c:	40000400 	.word	0x40000400
 8006270:	40002000 	.word	0x40002000
 8006274:	40014000 	.word	0x40014000
 8006278:	40014400 	.word	0x40014400
 800627c:	40014800 	.word	0x40014800
 8006280:	fffffcff 	.word	0xfffffcff

08006284 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006284:	213d      	movs	r1, #61	@ 0x3d
{
 8006286:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8006288:	5c42      	ldrb	r2, [r0, r1]
{
 800628a:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 800628c:	b2d4      	uxtb	r4, r2
    return HAL_ERROR;
 800628e:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8006290:	2a01      	cmp	r2, #1
 8006292:	d113      	bne.n	80062bc <HAL_TIM_Base_Start+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 8006294:	3201      	adds	r2, #1
 8006296:	545a      	strb	r2, [r3, r1]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a10      	ldr	r2, [pc, #64]	@ (80062dc <HAL_TIM_Base_Start+0x58>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d00e      	beq.n	80062be <HAL_TIM_Base_Start+0x3a>
 80062a0:	2280      	movs	r2, #128	@ 0x80
 80062a2:	05d2      	lsls	r2, r2, #23
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00a      	beq.n	80062be <HAL_TIM_Base_Start+0x3a>
 80062a8:	4a0d      	ldr	r2, [pc, #52]	@ (80062e0 <HAL_TIM_Base_Start+0x5c>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d007      	beq.n	80062be <HAL_TIM_Base_Start+0x3a>
 80062ae:	4a0d      	ldr	r2, [pc, #52]	@ (80062e4 <HAL_TIM_Base_Start+0x60>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d004      	beq.n	80062be <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	4322      	orrs	r2, r4
 80062b8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80062ba:	2000      	movs	r0, #0
}
 80062bc:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062be:	689a      	ldr	r2, [r3, #8]
 80062c0:	4909      	ldr	r1, [pc, #36]	@ (80062e8 <HAL_TIM_Base_Start+0x64>)
 80062c2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c4:	2a06      	cmp	r2, #6
 80062c6:	d0f8      	beq.n	80062ba <HAL_TIM_Base_Start+0x36>
 80062c8:	3907      	subs	r1, #7
 80062ca:	428a      	cmp	r2, r1
 80062cc:	d0f5      	beq.n	80062ba <HAL_TIM_Base_Start+0x36>
      __HAL_TIM_ENABLE(htim);
 80062ce:	2101      	movs	r1, #1
 80062d0:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80062d2:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80062d4:	430a      	orrs	r2, r1
 80062d6:	601a      	str	r2, [r3, #0]
 80062d8:	e7f0      	b.n	80062bc <HAL_TIM_Base_Start+0x38>
 80062da:	46c0      	nop			@ (mov r8, r8)
 80062dc:	40012c00 	.word	0x40012c00
 80062e0:	40000400 	.word	0x40000400
 80062e4:	40014000 	.word	0x40014000
 80062e8:	00010007 	.word	0x00010007

080062ec <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80062ec:	233c      	movs	r3, #60	@ 0x3c
{
 80062ee:	b570      	push	{r4, r5, r6, lr}
 80062f0:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 80062f2:	5cc0      	ldrb	r0, [r0, r3]
 80062f4:	2801      	cmp	r0, #1
 80062f6:	d100      	bne.n	80062fa <HAL_TIM_ConfigClockSource+0xe>
 80062f8:	e073      	b.n	80063e2 <HAL_TIM_ConfigClockSource+0xf6>
 80062fa:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80062fc:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 80062fe:	54d4      	strb	r4, [r2, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8006300:	3301      	adds	r3, #1
 8006302:	54d0      	strb	r0, [r2, r3]
  tmpsmcr = htim->Instance->SMCR;
 8006304:	6810      	ldr	r0, [r2, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006306:	4d51      	ldr	r5, [pc, #324]	@ (800644c <HAL_TIM_ConfigClockSource+0x160>)
  tmpsmcr = htim->Instance->SMCR;
 8006308:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800630a:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800630c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800630e:	680b      	ldr	r3, [r1, #0]
 8006310:	2b60      	cmp	r3, #96	@ 0x60
 8006312:	d100      	bne.n	8006316 <HAL_TIM_ConfigClockSource+0x2a>
 8006314:	e067      	b.n	80063e6 <HAL_TIM_ConfigClockSource+0xfa>
 8006316:	d81d      	bhi.n	8006354 <HAL_TIM_ConfigClockSource+0x68>
 8006318:	2b40      	cmp	r3, #64	@ 0x40
 800631a:	d100      	bne.n	800631e <HAL_TIM_ConfigClockSource+0x32>
 800631c:	e07d      	b.n	800641a <HAL_TIM_ConfigClockSource+0x12e>
 800631e:	d93f      	bls.n	80063a0 <HAL_TIM_ConfigClockSource+0xb4>
 8006320:	2b50      	cmp	r3, #80	@ 0x50
 8006322:	d135      	bne.n	8006390 <HAL_TIM_ConfigClockSource+0xa4>
                               sClockSourceConfig->ClockPolarity,
 8006324:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006326:	68cb      	ldr	r3, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006328:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800632a:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800632c:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800632e:	43a6      	bics	r6, r4
 8006330:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006332:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8006334:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006336:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006338:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800633a:	240a      	movs	r4, #10
 800633c:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 800633e:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006340:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006342:	6201      	str	r1, [r0, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006344:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006346:	4942      	ldr	r1, [pc, #264]	@ (8006450 <HAL_TIM_ConfigClockSource+0x164>)
 8006348:	400b      	ands	r3, r1
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800634a:	2157      	movs	r1, #87	@ 0x57
 800634c:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800634e:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006350:	2000      	movs	r0, #0
 8006352:	e01e      	b.n	8006392 <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 8006354:	2480      	movs	r4, #128	@ 0x80
 8006356:	0164      	lsls	r4, r4, #5
 8006358:	42a3      	cmp	r3, r4
 800635a:	d0f9      	beq.n	8006350 <HAL_TIM_ConfigClockSource+0x64>
 800635c:	2480      	movs	r4, #128	@ 0x80
 800635e:	01a4      	lsls	r4, r4, #6
 8006360:	42a3      	cmp	r3, r4
 8006362:	d12b      	bne.n	80063bc <HAL_TIM_ConfigClockSource+0xd0>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006364:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006366:	4b3b      	ldr	r3, [pc, #236]	@ (8006454 <HAL_TIM_ConfigClockSource+0x168>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006368:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800636a:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800636c:	688b      	ldr	r3, [r1, #8]
 800636e:	68c9      	ldr	r1, [r1, #12]
 8006370:	432b      	orrs	r3, r5
 8006372:	0209      	lsls	r1, r1, #8
 8006374:	430b      	orrs	r3, r1
 8006376:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006378:	6083      	str	r3, [r0, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800637a:	2380      	movs	r3, #128	@ 0x80
 800637c:	6881      	ldr	r1, [r0, #8]
 800637e:	01db      	lsls	r3, r3, #7
 8006380:	430b      	orrs	r3, r1
 8006382:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006384:	2000      	movs	r0, #0
 8006386:	e004      	b.n	8006392 <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 8006388:	2110      	movs	r1, #16
 800638a:	001c      	movs	r4, r3
 800638c:	438c      	bics	r4, r1
 800638e:	d00c      	beq.n	80063aa <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 8006390:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8006392:	233d      	movs	r3, #61	@ 0x3d
 8006394:	2101      	movs	r1, #1
 8006396:	54d1      	strb	r1, [r2, r3]
  __HAL_UNLOCK(htim);
 8006398:	2100      	movs	r1, #0
 800639a:	3b01      	subs	r3, #1
 800639c:	54d1      	strb	r1, [r2, r3]
}
 800639e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80063a0:	2b20      	cmp	r3, #32
 80063a2:	d002      	beq.n	80063aa <HAL_TIM_ConfigClockSource+0xbe>
 80063a4:	d9f0      	bls.n	8006388 <HAL_TIM_ConfigClockSource+0x9c>
 80063a6:	2b30      	cmp	r3, #48	@ 0x30
 80063a8:	d1f2      	bne.n	8006390 <HAL_TIM_ConfigClockSource+0xa4>
  tmpsmcr = TIMx->SMCR;
 80063aa:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80063ac:	4c28      	ldr	r4, [pc, #160]	@ (8006450 <HAL_TIM_ConfigClockSource+0x164>)
 80063ae:	4021      	ands	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063b0:	430b      	orrs	r3, r1
 80063b2:	2107      	movs	r1, #7
 80063b4:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80063b6:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80063b8:	2000      	movs	r0, #0
 80063ba:	e7ea      	b.n	8006392 <HAL_TIM_ConfigClockSource+0xa6>
  switch (sClockSourceConfig->ClockSource)
 80063bc:	2b70      	cmp	r3, #112	@ 0x70
 80063be:	d1e7      	bne.n	8006390 <HAL_TIM_ConfigClockSource+0xa4>
  tmpsmcr = TIMx->SMCR;
 80063c0:	6884      	ldr	r4, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063c2:	4b24      	ldr	r3, [pc, #144]	@ (8006454 <HAL_TIM_ConfigClockSource+0x168>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063c4:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063c6:	401c      	ands	r4, r3
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063c8:	688b      	ldr	r3, [r1, #8]
 80063ca:	68c9      	ldr	r1, [r1, #12]
 80063cc:	432b      	orrs	r3, r5
 80063ce:	0209      	lsls	r1, r1, #8
 80063d0:	430b      	orrs	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063d2:	2177      	movs	r1, #119	@ 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063d4:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 80063d6:	6083      	str	r3, [r0, #8]
      tmpsmcr = htim->Instance->SMCR;
 80063d8:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063da:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 80063dc:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80063de:	2000      	movs	r0, #0
 80063e0:	e7d7      	b.n	8006392 <HAL_TIM_ConfigClockSource+0xa6>
  __HAL_LOCK(htim);
 80063e2:	2002      	movs	r0, #2
 80063e4:	e7db      	b.n	800639e <HAL_TIM_ConfigClockSource+0xb2>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063e6:	2610      	movs	r6, #16
  tmpccer = TIMx->CCER;
 80063e8:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063ea:	6a05      	ldr	r5, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 80063ec:	684b      	ldr	r3, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063ee:	43b5      	bics	r5, r6
                               sClockSourceConfig->ClockFilter);
 80063f0:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063f2:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063f4:	6985      	ldr	r5, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063f6:	4e18      	ldr	r6, [pc, #96]	@ (8006458 <HAL_TIM_ConfigClockSource+0x16c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063f8:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063fa:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80063fc:	4329      	orrs	r1, r5
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80063fe:	25a0      	movs	r5, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006400:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006402:	43ac      	bics	r4, r5
  tmpccer |= (TIM_ICPolarity << 4U);
 8006404:	4323      	orrs	r3, r4
  TIMx->CCMR1 = tmpccmr1 ;
 8006406:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 8006408:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800640a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800640c:	4910      	ldr	r1, [pc, #64]	@ (8006450 <HAL_TIM_ConfigClockSource+0x164>)
 800640e:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006410:	2167      	movs	r1, #103	@ 0x67
 8006412:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8006414:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006416:	2000      	movs	r0, #0
 8006418:	e7bb      	b.n	8006392 <HAL_TIM_ConfigClockSource+0xa6>
                               sClockSourceConfig->ClockPolarity,
 800641a:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800641c:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800641e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006420:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006422:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006424:	43a6      	bics	r6, r4
 8006426:	6206      	str	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006428:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800642a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800642c:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800642e:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006430:	240a      	movs	r4, #10
 8006432:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8006434:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 8006436:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006438:	6201      	str	r1, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800643a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800643c:	4904      	ldr	r1, [pc, #16]	@ (8006450 <HAL_TIM_ConfigClockSource+0x164>)
 800643e:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006440:	2147      	movs	r1, #71	@ 0x47
 8006442:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8006444:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006446:	2000      	movs	r0, #0
 8006448:	e7a3      	b.n	8006392 <HAL_TIM_ConfigClockSource+0xa6>
 800644a:	46c0      	nop			@ (mov r8, r8)
 800644c:	ffce0088 	.word	0xffce0088
 8006450:	ffcfff8f 	.word	0xffcfff8f
 8006454:	ffff00ff 	.word	0xffff00ff
 8006458:	ffff0fff 	.word	0xffff0fff

0800645c <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 800645c:	4770      	bx	lr
 800645e:	46c0      	nop			@ (mov r8, r8)

08006460 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8006460:	4770      	bx	lr
 8006462:	46c0      	nop			@ (mov r8, r8)

08006464 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8006464:	4770      	bx	lr
 8006466:	46c0      	nop			@ (mov r8, r8)

08006468 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8006468:	4770      	bx	lr
 800646a:	46c0      	nop			@ (mov r8, r8)

0800646c <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800646c:	4770      	bx	lr
 800646e:	46c0      	nop			@ (mov r8, r8)

08006470 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006470:	2202      	movs	r2, #2
{
 8006472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 8006474:	6803      	ldr	r3, [r0, #0]
{
 8006476:	0005      	movs	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 8006478:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800647a:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800647c:	4222      	tst	r2, r4
 800647e:	d001      	beq.n	8006484 <HAL_TIM_IRQHandler+0x14>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006480:	4232      	tst	r2, r6
 8006482:	d162      	bne.n	800654a <HAL_TIM_IRQHandler+0xda>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006484:	2304      	movs	r3, #4
 8006486:	4223      	tst	r3, r4
 8006488:	d001      	beq.n	800648e <HAL_TIM_IRQHandler+0x1e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800648a:	4233      	tst	r3, r6
 800648c:	d149      	bne.n	8006522 <HAL_TIM_IRQHandler+0xb2>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800648e:	2308      	movs	r3, #8
 8006490:	4223      	tst	r3, r4
 8006492:	d001      	beq.n	8006498 <HAL_TIM_IRQHandler+0x28>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006494:	4233      	tst	r3, r6
 8006496:	d132      	bne.n	80064fe <HAL_TIM_IRQHandler+0x8e>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006498:	2310      	movs	r3, #16
 800649a:	4223      	tst	r3, r4
 800649c:	d001      	beq.n	80064a2 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800649e:	4233      	tst	r3, r6
 80064a0:	d119      	bne.n	80064d6 <HAL_TIM_IRQHandler+0x66>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064a2:	2301      	movs	r3, #1
 80064a4:	4223      	tst	r3, r4
 80064a6:	d001      	beq.n	80064ac <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064a8:	4233      	tst	r3, r6
 80064aa:	d16a      	bne.n	8006582 <HAL_TIM_IRQHandler+0x112>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80064ac:	2780      	movs	r7, #128	@ 0x80
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064ae:	2382      	movs	r3, #130	@ 0x82
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80064b0:	007f      	lsls	r7, r7, #1
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064b2:	019b      	lsls	r3, r3, #6
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80064b4:	4027      	ands	r7, r4
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80064b6:	421c      	tst	r4, r3
 80064b8:	d056      	beq.n	8006568 <HAL_TIM_IRQHandler+0xf8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80064ba:	0633      	lsls	r3, r6, #24
 80064bc:	d469      	bmi.n	8006592 <HAL_TIM_IRQHandler+0x122>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064be:	2340      	movs	r3, #64	@ 0x40
 80064c0:	4223      	tst	r3, r4
 80064c2:	d002      	beq.n	80064ca <HAL_TIM_IRQHandler+0x5a>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064c4:	4233      	tst	r3, r6
 80064c6:	d000      	beq.n	80064ca <HAL_TIM_IRQHandler+0x5a>
 80064c8:	e073      	b.n	80065b2 <HAL_TIM_IRQHandler+0x142>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064ca:	2320      	movs	r3, #32
 80064cc:	4223      	tst	r3, r4
 80064ce:	d001      	beq.n	80064d4 <HAL_TIM_IRQHandler+0x64>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064d0:	4233      	tst	r3, r6
 80064d2:	d14e      	bne.n	8006572 <HAL_TIM_IRQHandler+0x102>
}
 80064d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064d6:	2211      	movs	r2, #17
 80064d8:	682b      	ldr	r3, [r5, #0]
 80064da:	4252      	negs	r2, r2
 80064dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064de:	3219      	adds	r2, #25
 80064e0:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064e2:	69da      	ldr	r2, [r3, #28]
 80064e4:	23c0      	movs	r3, #192	@ 0xc0
 80064e6:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80064e8:	0028      	movs	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064ea:	421a      	tst	r2, r3
 80064ec:	d172      	bne.n	80065d4 <HAL_TIM_IRQHandler+0x164>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ee:	f7ff ffb7 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f2:	0028      	movs	r0, r5
 80064f4:	f7ff ffb8 	bl	8006468 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f8:	2300      	movs	r3, #0
 80064fa:	772b      	strb	r3, [r5, #28]
 80064fc:	e7d1      	b.n	80064a2 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80064fe:	2209      	movs	r2, #9
 8006500:	682b      	ldr	r3, [r5, #0]
 8006502:	4252      	negs	r2, r2
 8006504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006506:	320d      	adds	r2, #13
 8006508:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800650a:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800650c:	0028      	movs	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800650e:	079b      	lsls	r3, r3, #30
 8006510:	d15d      	bne.n	80065ce <HAL_TIM_IRQHandler+0x15e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006512:	f7ff ffa5 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006516:	0028      	movs	r0, r5
 8006518:	f7ff ffa6 	bl	8006468 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800651c:	2300      	movs	r3, #0
 800651e:	772b      	strb	r3, [r5, #28]
 8006520:	e7ba      	b.n	8006498 <HAL_TIM_IRQHandler+0x28>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006522:	2205      	movs	r2, #5
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	4252      	negs	r2, r2
 8006528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800652a:	3207      	adds	r2, #7
 800652c:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800652e:	699a      	ldr	r2, [r3, #24]
 8006530:	23c0      	movs	r3, #192	@ 0xc0
 8006532:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8006534:	0028      	movs	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006536:	421a      	tst	r2, r3
 8006538:	d146      	bne.n	80065c8 <HAL_TIM_IRQHandler+0x158>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800653a:	f7ff ff91 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800653e:	0028      	movs	r0, r5
 8006540:	f7ff ff92 	bl	8006468 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006544:	2300      	movs	r3, #0
 8006546:	772b      	strb	r3, [r5, #28]
 8006548:	e7a1      	b.n	800648e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800654a:	3a05      	subs	r2, #5
 800654c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800654e:	3204      	adds	r2, #4
 8006550:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	079b      	lsls	r3, r3, #30
 8006556:	d134      	bne.n	80065c2 <HAL_TIM_IRQHandler+0x152>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006558:	f7ff ff82 	bl	8006460 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800655c:	0028      	movs	r0, r5
 800655e:	f7ff ff83 	bl	8006468 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006562:	2300      	movs	r3, #0
 8006564:	772b      	strb	r3, [r5, #28]
 8006566:	e78d      	b.n	8006484 <HAL_TIM_IRQHandler+0x14>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006568:	2f00      	cmp	r7, #0
 800656a:	d0a8      	beq.n	80064be <HAL_TIM_IRQHandler+0x4e>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800656c:	0633      	lsls	r3, r6, #24
 800656e:	d5a6      	bpl.n	80064be <HAL_TIM_IRQHandler+0x4e>
 8006570:	e018      	b.n	80065a4 <HAL_TIM_IRQHandler+0x134>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006572:	2221      	movs	r2, #33	@ 0x21
 8006574:	682b      	ldr	r3, [r5, #0]
 8006576:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8006578:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800657a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800657c:	f000 f870 	bl	8006660 <HAL_TIMEx_CommutCallback>
}
 8006580:	e7a8      	b.n	80064d4 <HAL_TIM_IRQHandler+0x64>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006582:	2202      	movs	r2, #2
 8006584:	682b      	ldr	r3, [r5, #0]
 8006586:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8006588:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800658a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800658c:	f7ff ff66 	bl	800645c <HAL_TIM_PeriodElapsedCallback>
 8006590:	e78c      	b.n	80064ac <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006592:	682b      	ldr	r3, [r5, #0]
 8006594:	4a11      	ldr	r2, [pc, #68]	@ (80065dc <HAL_TIM_IRQHandler+0x16c>)
      HAL_TIMEx_BreakCallback(htim);
 8006596:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006598:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800659a:	f000 f863 	bl	8006664 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800659e:	2f00      	cmp	r7, #0
 80065a0:	d100      	bne.n	80065a4 <HAL_TIM_IRQHandler+0x134>
 80065a2:	e78c      	b.n	80064be <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065a4:	682b      	ldr	r3, [r5, #0]
 80065a6:	4a0e      	ldr	r2, [pc, #56]	@ (80065e0 <HAL_TIM_IRQHandler+0x170>)
      HAL_TIMEx_Break2Callback(htim);
 80065a8:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065aa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80065ac:	f000 f85c 	bl	8006668 <HAL_TIMEx_Break2Callback>
 80065b0:	e785      	b.n	80064be <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065b2:	2241      	movs	r2, #65	@ 0x41
 80065b4:	682b      	ldr	r3, [r5, #0]
 80065b6:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 80065b8:	0028      	movs	r0, r5
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80065bc:	f7ff ff56 	bl	800646c <HAL_TIM_TriggerCallback>
 80065c0:	e783      	b.n	80064ca <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_IC_CaptureCallback(htim);
 80065c2:	f7ff ff4f 	bl	8006464 <HAL_TIM_IC_CaptureCallback>
 80065c6:	e7cc      	b.n	8006562 <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80065c8:	f7ff ff4c 	bl	8006464 <HAL_TIM_IC_CaptureCallback>
 80065cc:	e7ba      	b.n	8006544 <HAL_TIM_IRQHandler+0xd4>
        HAL_TIM_IC_CaptureCallback(htim);
 80065ce:	f7ff ff49 	bl	8006464 <HAL_TIM_IC_CaptureCallback>
 80065d2:	e7a3      	b.n	800651c <HAL_TIM_IRQHandler+0xac>
        HAL_TIM_IC_CaptureCallback(htim);
 80065d4:	f7ff ff46 	bl	8006464 <HAL_TIM_IC_CaptureCallback>
 80065d8:	e78e      	b.n	80064f8 <HAL_TIM_IRQHandler+0x88>
 80065da:	46c0      	nop			@ (mov r8, r8)
 80065dc:	ffffdf7f 	.word	0xffffdf7f
 80065e0:	fffffeff 	.word	0xfffffeff

080065e4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065e4:	233c      	movs	r3, #60	@ 0x3c
{
 80065e6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80065e8:	5cc3      	ldrb	r3, [r0, r3]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d02d      	beq.n	800664a <HAL_TIMEx_MasterConfigSynchronization+0x66>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ee:	233d      	movs	r3, #61	@ 0x3d
 80065f0:	2202      	movs	r2, #2
 80065f2:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065f4:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065f6:	4d16      	ldr	r5, [pc, #88]	@ (8006650 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
  tmpcr2 = htim->Instance->CR2;
 80065f8:	685a      	ldr	r2, [r3, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065fa:	680e      	ldr	r6, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80065fc:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065fe:	42ab      	cmp	r3, r5
 8006600:	d01a      	beq.n	8006638 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006602:	2570      	movs	r5, #112	@ 0x70
 8006604:	43aa      	bics	r2, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006606:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006608:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800660a:	2280      	movs	r2, #128	@ 0x80
 800660c:	05d2      	lsls	r2, r2, #23
 800660e:	4293      	cmp	r3, r2
 8006610:	d005      	beq.n	800661e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8006612:	4a10      	ldr	r2, [pc, #64]	@ (8006654 <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d002      	beq.n	800661e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8006618:	4a0f      	ldr	r2, [pc, #60]	@ (8006658 <HAL_TIMEx_MasterConfigSynchronization+0x74>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d104      	bne.n	8006628 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800661e:	2280      	movs	r2, #128	@ 0x80
 8006620:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006622:	688a      	ldr	r2, [r1, #8]
 8006624:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006626:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006628:	233d      	movs	r3, #61	@ 0x3d
 800662a:	2201      	movs	r2, #1
 800662c:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 800662e:	2200      	movs	r2, #0
 8006630:	3b01      	subs	r3, #1
 8006632:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8006634:	2000      	movs	r0, #0
}
 8006636:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006638:	4d08      	ldr	r5, [pc, #32]	@ (800665c <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 800663a:	402a      	ands	r2, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800663c:	684d      	ldr	r5, [r1, #4]
 800663e:	432a      	orrs	r2, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8006640:	2570      	movs	r5, #112	@ 0x70
 8006642:	43aa      	bics	r2, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006644:	4332      	orrs	r2, r6
  htim->Instance->CR2 = tmpcr2;
 8006646:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006648:	e7e9      	b.n	800661e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
  __HAL_LOCK(htim);
 800664a:	2002      	movs	r0, #2
 800664c:	e7f3      	b.n	8006636 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 800664e:	46c0      	nop			@ (mov r8, r8)
 8006650:	40012c00 	.word	0x40012c00
 8006654:	40000400 	.word	0x40000400
 8006658:	40014000 	.word	0x40014000
 800665c:	ff0fffff 	.word	0xff0fffff

08006660 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8006660:	4770      	bx	lr
 8006662:	46c0      	nop			@ (mov r8, r8)

08006664 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8006664:	4770      	bx	lr
 8006666:	46c0      	nop			@ (mov r8, r8)

08006668 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8006668:	4770      	bx	lr
 800666a:	46c0      	nop			@ (mov r8, r8)

0800666c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800666c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800666e:	4657      	mov	r7, sl
 8006670:	464e      	mov	r6, r9
 8006672:	4645      	mov	r5, r8
 8006674:	46de      	mov	lr, fp
 8006676:	b5e0      	push	{r5, r6, r7, lr}
 8006678:	001f      	movs	r7, r3
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800667a:	2388      	movs	r3, #136	@ 0x88
 800667c:	58c3      	ldr	r3, [r0, r3]
{
 800667e:	0005      	movs	r5, r0
 8006680:	000e      	movs	r6, r1
 8006682:	0014      	movs	r4, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8006684:	2b20      	cmp	r3, #32
 8006686:	d16a      	bne.n	800675e <HAL_UART_Transmit+0xf2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006688:	2900      	cmp	r1, #0
 800668a:	d048      	beq.n	800671e <HAL_UART_Transmit+0xb2>
 800668c:	2a00      	cmp	r2, #0
 800668e:	d046      	beq.n	800671e <HAL_UART_Transmit+0xb2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006690:	2380      	movs	r3, #128	@ 0x80
 8006692:	6882      	ldr	r2, [r0, #8]
 8006694:	015b      	lsls	r3, r3, #5
 8006696:	429a      	cmp	r2, r3
 8006698:	d104      	bne.n	80066a4 <HAL_UART_Transmit+0x38>
 800669a:	6903      	ldr	r3, [r0, #16]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d101      	bne.n	80066a4 <HAL_UART_Transmit+0x38>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80066a0:	07cb      	lsls	r3, r1, #31
 80066a2:	d43c      	bmi.n	800671e <HAL_UART_Transmit+0xb2>
      {
        return  HAL_ERROR;
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a4:	2390      	movs	r3, #144	@ 0x90
 80066a6:	2200      	movs	r2, #0
 80066a8:	50ea      	str	r2, [r5, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066aa:	3b08      	subs	r3, #8
 80066ac:	3221      	adds	r2, #33	@ 0x21
 80066ae:	50ea      	str	r2, [r5, r3]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066b0:	f7fd fe9c 	bl	80043ec <HAL_GetTick>

    huart->TxXferSize  = Size;
 80066b4:	2354      	movs	r3, #84	@ 0x54
 80066b6:	52ec      	strh	r4, [r5, r3]
    huart->TxXferCount = Size;
 80066b8:	3302      	adds	r3, #2
      pdata16bits = (const uint16_t *) pData;
    }
    else
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
 80066ba:	2100      	movs	r1, #0
    huart->TxXferCount = Size;
 80066bc:	52ec      	strh	r4, [r5, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066be:	2380      	movs	r3, #128	@ 0x80
 80066c0:	68aa      	ldr	r2, [r5, #8]
    tickstart = HAL_GetTick();
 80066c2:	4681      	mov	r9, r0
      pdata16bits = NULL;
 80066c4:	468a      	mov	sl, r1
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066c6:	015b      	lsls	r3, r3, #5
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d05d      	beq.n	8006788 <HAL_UART_Transmit+0x11c>
    }

    while (huart->TxXferCount > 0U)
 80066cc:	2356      	movs	r3, #86	@ 0x56
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
        pdata8bits++;
      }
      huart->TxXferCount--;
 80066ce:	2156      	movs	r1, #86	@ 0x56
    while (huart->TxXferCount > 0U)
 80066d0:	5aea      	ldrh	r2, [r5, r3]
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066d2:	2480      	movs	r4, #128	@ 0x80
      huart->TxXferCount--;
 80066d4:	4688      	mov	r8, r1
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066d6:	682b      	ldr	r3, [r5, #0]
    while (huart->TxXferCount > 0U)
 80066d8:	2a00      	cmp	r2, #0
 80066da:	d014      	beq.n	8006706 <HAL_UART_Transmit+0x9a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066dc:	2280      	movs	r2, #128	@ 0x80
 80066de:	4693      	mov	fp, r2
 80066e0:	1c7a      	adds	r2, r7, #1
 80066e2:	d12d      	bne.n	8006740 <HAL_UART_Transmit+0xd4>
 80066e4:	69da      	ldr	r2, [r3, #28]
 80066e6:	4214      	tst	r4, r2
 80066e8:	d0fc      	beq.n	80066e4 <HAL_UART_Transmit+0x78>
      if (pdata8bits == NULL)
 80066ea:	2e00      	cmp	r6, #0
 80066ec:	d02e      	beq.n	800674c <HAL_UART_Transmit+0xe0>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066ee:	7832      	ldrb	r2, [r6, #0]
        pdata8bits++;
 80066f0:	3601      	adds	r6, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066f2:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 80066f4:	4642      	mov	r2, r8
 80066f6:	4641      	mov	r1, r8
 80066f8:	5aaa      	ldrh	r2, [r5, r2]
 80066fa:	3a01      	subs	r2, #1
 80066fc:	b292      	uxth	r2, r2
 80066fe:	526a      	strh	r2, [r5, r1]
    while (huart->TxXferCount > 0U)
 8006700:	5a6a      	ldrh	r2, [r5, r1]
 8006702:	2a00      	cmp	r2, #0
 8006704:	d1ea      	bne.n	80066dc <HAL_UART_Transmit+0x70>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006706:	2440      	movs	r4, #64	@ 0x40
 8006708:	1c7a      	adds	r2, r7, #1
 800670a:	d139      	bne.n	8006780 <HAL_UART_Transmit+0x114>
 800670c:	2140      	movs	r1, #64	@ 0x40
 800670e:	69da      	ldr	r2, [r3, #28]
 8006710:	4211      	tst	r1, r2
 8006712:	d0fc      	beq.n	800670e <HAL_UART_Transmit+0xa2>
    huart->gState = HAL_UART_STATE_READY;
 8006714:	2388      	movs	r3, #136	@ 0x88
 8006716:	2220      	movs	r2, #32
    return HAL_OK;
 8006718:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 800671a:	50ea      	str	r2, [r5, r3]
    return HAL_OK;
 800671c:	e000      	b.n	8006720 <HAL_UART_Transmit+0xb4>
      return  HAL_ERROR;
 800671e:	2001      	movs	r0, #1
}
 8006720:	bcf0      	pop	{r4, r5, r6, r7}
 8006722:	46bb      	mov	fp, r7
 8006724:	46b2      	mov	sl, r6
 8006726:	46a9      	mov	r9, r5
 8006728:	46a0      	mov	r8, r4
 800672a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800672c:	f7fd fe5e 	bl	80043ec <HAL_GetTick>
 8006730:	464b      	mov	r3, r9
 8006732:	1ac0      	subs	r0, r0, r3
 8006734:	4287      	cmp	r7, r0
 8006736:	d314      	bcc.n	8006762 <HAL_UART_Transmit+0xf6>
 8006738:	2f00      	cmp	r7, #0
 800673a:	d012      	beq.n	8006762 <HAL_UART_Transmit+0xf6>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800673c:	682b      	ldr	r3, [r5, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006740:	4659      	mov	r1, fp
 8006742:	69da      	ldr	r2, [r3, #28]
 8006744:	4211      	tst	r1, r2
 8006746:	d0f1      	beq.n	800672c <HAL_UART_Transmit+0xc0>
      if (pdata8bits == NULL)
 8006748:	2e00      	cmp	r6, #0
 800674a:	d1d0      	bne.n	80066ee <HAL_UART_Transmit+0x82>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800674c:	4652      	mov	r2, sl
 800674e:	8812      	ldrh	r2, [r2, #0]
 8006750:	05d2      	lsls	r2, r2, #23
 8006752:	0dd2      	lsrs	r2, r2, #23
 8006754:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006756:	2202      	movs	r2, #2
 8006758:	4694      	mov	ip, r2
 800675a:	44e2      	add	sl, ip
      huart->TxXferCount--;
 800675c:	e7ca      	b.n	80066f4 <HAL_UART_Transmit+0x88>
    return HAL_BUSY;
 800675e:	2002      	movs	r0, #2
 8006760:	e7de      	b.n	8006720 <HAL_UART_Transmit+0xb4>
      huart->gState = HAL_UART_STATE_READY;
 8006762:	2388      	movs	r3, #136	@ 0x88
 8006764:	2220      	movs	r2, #32
        return HAL_TIMEOUT;
 8006766:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8006768:	50ea      	str	r2, [r5, r3]
      return HAL_TIMEOUT;
 800676a:	e7d9      	b.n	8006720 <HAL_UART_Transmit+0xb4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800676c:	f7fd fe3e 	bl	80043ec <HAL_GetTick>
 8006770:	464b      	mov	r3, r9
 8006772:	1ac0      	subs	r0, r0, r3
 8006774:	4287      	cmp	r7, r0
 8006776:	d3f4      	bcc.n	8006762 <HAL_UART_Transmit+0xf6>
 8006778:	2f00      	cmp	r7, #0
 800677a:	d0f2      	beq.n	8006762 <HAL_UART_Transmit+0xf6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800677c:	682b      	ldr	r3, [r5, #0]
 800677e:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006780:	69db      	ldr	r3, [r3, #28]
 8006782:	421c      	tst	r4, r3
 8006784:	d0f2      	beq.n	800676c <HAL_UART_Transmit+0x100>
 8006786:	e7c5      	b.n	8006714 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006788:	692b      	ldr	r3, [r5, #16]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d19e      	bne.n	80066cc <HAL_UART_Transmit+0x60>
 800678e:	46b2      	mov	sl, r6
      pdata8bits  = NULL;
 8006790:	2600      	movs	r6, #0
 8006792:	e79b      	b.n	80066cc <HAL_UART_Transmit+0x60>

08006794 <HAL_UART_Receive_DMA>:
{
 8006794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006796:	000d      	movs	r5, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 8006798:	218c      	movs	r1, #140	@ 0x8c
 800679a:	5841      	ldr	r1, [r0, r1]
{
 800679c:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 800679e:	2920      	cmp	r1, #32
 80067a0:	d160      	bne.n	8006864 <HAL_UART_Receive_DMA+0xd0>
    if ((pData == NULL) || (Size == 0U))
 80067a2:	2d00      	cmp	r5, #0
 80067a4:	d041      	beq.n	800682a <HAL_UART_Receive_DMA+0x96>
 80067a6:	2a00      	cmp	r2, #0
 80067a8:	d03f      	beq.n	800682a <HAL_UART_Receive_DMA+0x96>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067aa:	2380      	movs	r3, #128	@ 0x80
 80067ac:	6881      	ldr	r1, [r0, #8]
 80067ae:	015b      	lsls	r3, r3, #5
 80067b0:	4299      	cmp	r1, r3
 80067b2:	d104      	bne.n	80067be <HAL_UART_Receive_DMA+0x2a>
 80067b4:	6903      	ldr	r3, [r0, #16]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d101      	bne.n	80067be <HAL_UART_Receive_DMA+0x2a>
      if ((((uint32_t)pData) & 1U) != 0U)
 80067ba:	07eb      	lsls	r3, r5, #31
 80067bc:	d435      	bmi.n	800682a <HAL_UART_Receive_DMA+0x96>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067be:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067c0:	4930      	ldr	r1, [pc, #192]	@ (8006884 <HAL_UART_Receive_DMA+0xf0>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c2:	66e3      	str	r3, [r4, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067c4:	6823      	ldr	r3, [r4, #0]
 80067c6:	428b      	cmp	r3, r1
 80067c8:	d00f      	beq.n	80067ea <HAL_UART_Receive_DMA+0x56>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	021b      	lsls	r3, r3, #8
 80067ce:	d50c      	bpl.n	80067ea <HAL_UART_Receive_DMA+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067d0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d4:	2301      	movs	r3, #1
 80067d6:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80067da:	2380      	movs	r3, #128	@ 0x80
 80067dc:	6821      	ldr	r1, [r4, #0]
 80067de:	04db      	lsls	r3, r3, #19
 80067e0:	680e      	ldr	r6, [r1, #0]
 80067e2:	4333      	orrs	r3, r6
 80067e4:	600b      	str	r3, [r1, #0]
 80067e6:	f380 8810 	msr	PRIMASK, r0
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  huart->pRxBuffPtr = pData;
  huart->RxXferSize = Size;
 80067ea:	235c      	movs	r3, #92	@ 0x5c
  huart->pRxBuffPtr = pData;
 80067ec:	65a5      	str	r5, [r4, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067ee:	2122      	movs	r1, #34	@ 0x22
  huart->RxXferSize = Size;
 80067f0:	52e2      	strh	r2, [r4, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f2:	2790      	movs	r7, #144	@ 0x90
 80067f4:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067f6:	268c      	movs	r6, #140	@ 0x8c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f8:	51e3      	str	r3, [r4, r7]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067fa:	51a1      	str	r1, [r4, r6]

  if (huart->hdmarx != NULL)
 80067fc:	315e      	adds	r1, #94	@ 0x5e
 80067fe:	5860      	ldr	r0, [r4, r1]
 8006800:	2800      	cmp	r0, #0
 8006802:	d014      	beq.n	800682e <HAL_UART_Receive_DMA+0x9a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006804:	4920      	ldr	r1, [pc, #128]	@ (8006888 <HAL_UART_Receive_DMA+0xf4>)

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006806:	6383      	str	r3, [r0, #56]	@ 0x38
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006808:	62c1      	str	r1, [r0, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800680a:	4920      	ldr	r1, [pc, #128]	@ (800688c <HAL_UART_Receive_DMA+0xf8>)

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800680c:	0013      	movs	r3, r2
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800680e:	6301      	str	r1, [r0, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006810:	491f      	ldr	r1, [pc, #124]	@ (8006890 <HAL_UART_Receive_DMA+0xfc>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006812:	002a      	movs	r2, r5
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006814:	6341      	str	r1, [r0, #52]	@ 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006816:	6821      	ldr	r1, [r4, #0]
 8006818:	3124      	adds	r1, #36	@ 0x24
 800681a:	f7fe fbdf 	bl	8004fdc <HAL_DMA_Start_IT>
 800681e:	2800      	cmp	r0, #0
 8006820:	d005      	beq.n	800682e <HAL_UART_Receive_DMA+0x9a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006822:	2310      	movs	r3, #16
 8006824:	51e3      	str	r3, [r4, r7]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006826:	3310      	adds	r3, #16
 8006828:	51a3      	str	r3, [r4, r6]
      return HAL_ERROR;
 800682a:	2001      	movs	r0, #1
 800682c:	e019      	b.n	8006862 <HAL_UART_Receive_DMA+0xce>
      return HAL_ERROR;
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800682e:	6923      	ldr	r3, [r4, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d119      	bne.n	8006868 <HAL_UART_Receive_DMA+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006834:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006838:	2301      	movs	r3, #1
 800683a:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800683e:	6821      	ldr	r1, [r4, #0]
 8006840:	688a      	ldr	r2, [r1, #8]
 8006842:	431a      	orrs	r2, r3
 8006844:	608a      	str	r2, [r1, #8]
 8006846:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800684a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800684e:	f383 8810 	msr	PRIMASK, r3

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006852:	2040      	movs	r0, #64	@ 0x40
 8006854:	6822      	ldr	r2, [r4, #0]
 8006856:	6893      	ldr	r3, [r2, #8]
 8006858:	4303      	orrs	r3, r0
 800685a:	6093      	str	r3, [r2, #8]
 800685c:	f381 8810 	msr	PRIMASK, r1

  return HAL_OK;
 8006860:	2000      	movs	r0, #0
}
 8006862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8006864:	2002      	movs	r0, #2
 8006866:	e7fc      	b.n	8006862 <HAL_UART_Receive_DMA+0xce>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006868:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800686c:	2301      	movs	r3, #1
 800686e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006872:	6822      	ldr	r2, [r4, #0]
 8006874:	33ff      	adds	r3, #255	@ 0xff
 8006876:	6810      	ldr	r0, [r2, #0]
 8006878:	4303      	orrs	r3, r0
 800687a:	6013      	str	r3, [r2, #0]
 800687c:	f381 8810 	msr	PRIMASK, r1
}
 8006880:	e7d8      	b.n	8006834 <HAL_UART_Receive_DMA+0xa0>
 8006882:	46c0      	nop			@ (mov r8, r8)
 8006884:	40008000 	.word	0x40008000
 8006888:	08006d85 	.word	0x08006d85
 800688c:	08006d65 	.word	0x08006d65
 8006890:	080068a1 	.word	0x080068a1

08006894 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8006894:	4770      	bx	lr
 8006896:	46c0      	nop			@ (mov r8, r8)

08006898 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8006898:	4770      	bx	lr
 800689a:	46c0      	nop			@ (mov r8, r8)

0800689c <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800689c:	4770      	bx	lr
 800689e:	46c0      	nop			@ (mov r8, r8)

080068a0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80068a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80068a2:	2188      	movs	r1, #136	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80068a4:	238c      	movs	r3, #140	@ 0x8c
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80068a6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80068a8:	5845      	ldr	r5, [r0, r1]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80068aa:	58c4      	ldr	r4, [r0, r3]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80068ac:	6803      	ldr	r3, [r0, #0]
 80068ae:	689a      	ldr	r2, [r3, #8]
 80068b0:	0612      	lsls	r2, r2, #24
 80068b2:	d501      	bpl.n	80068b8 <UART_DMAError+0x18>
 80068b4:	2d21      	cmp	r5, #33	@ 0x21
 80068b6:	d00c      	beq.n	80068d2 <UART_DMAError+0x32>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	065b      	lsls	r3, r3, #25
 80068bc:	d501      	bpl.n	80068c2 <UART_DMAError+0x22>
 80068be:	2c22      	cmp	r4, #34	@ 0x22
 80068c0:	d025      	beq.n	800690e <UART_DMAError+0x6e>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80068c2:	2290      	movs	r2, #144	@ 0x90
 80068c4:	2110      	movs	r1, #16
 80068c6:	5883      	ldr	r3, [r0, r2]
 80068c8:	430b      	orrs	r3, r1
 80068ca:	5083      	str	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068cc:	f7ff ffe6 	bl	800689c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->TxXferCount = 0U;
 80068d2:	2356      	movs	r3, #86	@ 0x56
 80068d4:	2200      	movs	r2, #0
 80068d6:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d8:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068dc:	3201      	adds	r2, #1
 80068de:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80068e2:	27c0      	movs	r7, #192	@ 0xc0
 80068e4:	6805      	ldr	r5, [r0, #0]
 80068e6:	682b      	ldr	r3, [r5, #0]
 80068e8:	43bb      	bics	r3, r7
 80068ea:	602b      	str	r3, [r5, #0]
 80068ec:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068f0:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80068f8:	6802      	ldr	r2, [r0, #0]
 80068fa:	4e1c      	ldr	r6, [pc, #112]	@ (800696c <UART_DMAError+0xcc>)
 80068fc:	6893      	ldr	r3, [r2, #8]
 80068fe:	4033      	ands	r3, r6
 8006900:	6093      	str	r3, [r2, #8]
 8006902:	f385 8810 	msr	PRIMASK, r5
  huart->gState = HAL_UART_STATE_READY;
 8006906:	2320      	movs	r3, #32
 8006908:	5043      	str	r3, [r0, r1]
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800690a:	6803      	ldr	r3, [r0, #0]
}
 800690c:	e7d4      	b.n	80068b8 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 800690e:	235e      	movs	r3, #94	@ 0x5e
 8006910:	2200      	movs	r2, #0
 8006912:	52c2      	strh	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006914:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006918:	3201      	adds	r2, #1
 800691a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800691e:	6801      	ldr	r1, [r0, #0]
 8006920:	4d13      	ldr	r5, [pc, #76]	@ (8006970 <UART_DMAError+0xd0>)
 8006922:	680b      	ldr	r3, [r1, #0]
 8006924:	402b      	ands	r3, r5
 8006926:	600b      	str	r3, [r1, #0]
 8006928:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800692c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006930:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006934:	6802      	ldr	r2, [r0, #0]
 8006936:	4c0f      	ldr	r4, [pc, #60]	@ (8006974 <UART_DMAError+0xd4>)
 8006938:	6893      	ldr	r3, [r2, #8]
 800693a:	4023      	ands	r3, r4
 800693c:	6093      	str	r3, [r2, #8]
 800693e:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006942:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8006944:	2b01      	cmp	r3, #1
 8006946:	d10a      	bne.n	800695e <UART_DMAError+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006948:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800694c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006950:	2410      	movs	r4, #16
 8006952:	6802      	ldr	r2, [r0, #0]
 8006954:	6813      	ldr	r3, [r2, #0]
 8006956:	43a3      	bics	r3, r4
 8006958:	6013      	str	r3, [r2, #0]
 800695a:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 800695e:	238c      	movs	r3, #140	@ 0x8c
 8006960:	2220      	movs	r2, #32
 8006962:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006964:	2300      	movs	r3, #0
 8006966:	66c3      	str	r3, [r0, #108]	@ 0x6c
  huart->RxISR = NULL;
 8006968:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800696a:	e7aa      	b.n	80068c2 <UART_DMAError+0x22>
 800696c:	ff7fffff 	.word	0xff7fffff
 8006970:	fffffedf 	.word	0xfffffedf
 8006974:	effffffe 	.word	0xeffffffe

08006978 <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8006978:	2300      	movs	r3, #0
 800697a:	225e      	movs	r2, #94	@ 0x5e
{
 800697c:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800697e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8006980:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8006982:	3a08      	subs	r2, #8
 8006984:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006986:	f7ff ff89 	bl	800689c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800698a:	bd10      	pop	{r4, pc}

0800698c <HAL_UARTEx_RxEventCallback>:
}
 800698c:	4770      	bx	lr
 800698e:	46c0      	nop			@ (mov r8, r8)

08006990 <HAL_UART_IRQHandler>:
{
 8006990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006992:	4645      	mov	r5, r8
 8006994:	46de      	mov	lr, fp
 8006996:	4657      	mov	r7, sl
 8006998:	464e      	mov	r6, r9
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800699a:	6802      	ldr	r2, [r0, #0]
{
 800699c:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800699e:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80069a0:	4dae      	ldr	r5, [pc, #696]	@ (8006c5c <HAL_UART_IRQHandler+0x2cc>)
{
 80069a2:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069a4:	6811      	ldr	r1, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069a6:	6890      	ldr	r0, [r2, #8]
  if (errorflags == 0U)
 80069a8:	422b      	tst	r3, r5
 80069aa:	d138      	bne.n	8006a1e <HAL_UART_IRQHandler+0x8e>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80069ac:	2520      	movs	r5, #32
 80069ae:	421d      	tst	r5, r3
 80069b0:	d006      	beq.n	80069c0 <HAL_UART_IRQHandler+0x30>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80069b2:	2680      	movs	r6, #128	@ 0x80
 80069b4:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80069b6:	400d      	ands	r5, r1
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80069b8:	4006      	ands	r6, r0
 80069ba:	4335      	orrs	r5, r6
 80069bc:	d000      	beq.n	80069c0 <HAL_UART_IRQHandler+0x30>
 80069be:	e115      	b.n	8006bec <HAL_UART_IRQHandler+0x25c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069c0:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 80069c2:	2d01      	cmp	r5, #1
 80069c4:	d100      	bne.n	80069c8 <HAL_UART_IRQHandler+0x38>
 80069c6:	e0d8      	b.n	8006b7a <HAL_UART_IRQHandler+0x1ea>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80069c8:	2580      	movs	r5, #128	@ 0x80
 80069ca:	036d      	lsls	r5, r5, #13
 80069cc:	422b      	tst	r3, r5
 80069ce:	d11f      	bne.n	8006a10 <HAL_UART_IRQHandler+0x80>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80069d0:	2280      	movs	r2, #128	@ 0x80
 80069d2:	421a      	tst	r2, r3
 80069d4:	d006      	beq.n	80069e4 <HAL_UART_IRQHandler+0x54>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80069d6:	2580      	movs	r5, #128	@ 0x80
 80069d8:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80069da:	400a      	ands	r2, r1
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80069dc:	4028      	ands	r0, r5
 80069de:	4302      	orrs	r2, r0
 80069e0:	d000      	beq.n	80069e4 <HAL_UART_IRQHandler+0x54>
 80069e2:	e10a      	b.n	8006bfa <HAL_UART_IRQHandler+0x26a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80069e4:	2240      	movs	r2, #64	@ 0x40
 80069e6:	421a      	tst	r2, r3
 80069e8:	d002      	beq.n	80069f0 <HAL_UART_IRQHandler+0x60>
 80069ea:	420a      	tst	r2, r1
 80069ec:	d000      	beq.n	80069f0 <HAL_UART_IRQHandler+0x60>
 80069ee:	e114      	b.n	8006c1a <HAL_UART_IRQHandler+0x28a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80069f0:	021a      	lsls	r2, r3, #8
 80069f2:	d502      	bpl.n	80069fa <HAL_UART_IRQHandler+0x6a>
 80069f4:	004a      	lsls	r2, r1, #1
 80069f6:	d500      	bpl.n	80069fa <HAL_UART_IRQHandler+0x6a>
 80069f8:	e123      	b.n	8006c42 <HAL_UART_IRQHandler+0x2b2>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80069fa:	01db      	lsls	r3, r3, #7
 80069fc:	d502      	bpl.n	8006a04 <HAL_UART_IRQHandler+0x74>
 80069fe:	2900      	cmp	r1, #0
 8006a00:	da00      	bge.n	8006a04 <HAL_UART_IRQHandler+0x74>
 8006a02:	e122      	b.n	8006c4a <HAL_UART_IRQHandler+0x2ba>
}
 8006a04:	bcf0      	pop	{r4, r5, r6, r7}
 8006a06:	46bb      	mov	fp, r7
 8006a08:	46b2      	mov	sl, r6
 8006a0a:	46a9      	mov	r9, r5
 8006a0c:	46a0      	mov	r8, r4
 8006a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006a10:	0246      	lsls	r6, r0, #9
 8006a12:	d5dd      	bpl.n	80069d0 <HAL_UART_IRQHandler+0x40>
    HAL_UARTEx_WakeupCallback(huart);
 8006a14:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006a16:	6215      	str	r5, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8006a18:	f000 fd0e 	bl	8007438 <HAL_UARTEx_WakeupCallback>
    return;
 8006a1c:	e7f2      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006a1e:	4e90      	ldr	r6, [pc, #576]	@ (8006c60 <HAL_UART_IRQHandler+0x2d0>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006a20:	4d90      	ldr	r5, [pc, #576]	@ (8006c64 <HAL_UART_IRQHandler+0x2d4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006a22:	4006      	ands	r6, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006a24:	400d      	ands	r5, r1
 8006a26:	4335      	orrs	r5, r6
 8006a28:	d0ca      	beq.n	80069c0 <HAL_UART_IRQHandler+0x30>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a2a:	2501      	movs	r5, #1
 8006a2c:	421d      	tst	r5, r3
 8006a2e:	d008      	beq.n	8006a42 <HAL_UART_IRQHandler+0xb2>
 8006a30:	05cf      	lsls	r7, r1, #23
 8006a32:	d506      	bpl.n	8006a42 <HAL_UART_IRQHandler+0xb2>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a34:	2790      	movs	r7, #144	@ 0x90
 8006a36:	46bc      	mov	ip, r7
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a38:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a3a:	59e7      	ldr	r7, [r4, r7]
 8006a3c:	433d      	orrs	r5, r7
 8006a3e:	4667      	mov	r7, ip
 8006a40:	51e5      	str	r5, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a42:	2504      	movs	r5, #4
 8006a44:	002f      	movs	r7, r5
 8006a46:	401f      	ands	r7, r3
 8006a48:	46bc      	mov	ip, r7
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a4a:	2702      	movs	r7, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a4c:	46a9      	mov	r9, r5
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a4e:	421f      	tst	r7, r3
 8006a50:	d100      	bne.n	8006a54 <HAL_UART_IRQHandler+0xc4>
 8006a52:	e0c3      	b.n	8006bdc <HAL_UART_IRQHandler+0x24c>
 8006a54:	07c5      	lsls	r5, r0, #31
 8006a56:	d516      	bpl.n	8006a86 <HAL_UART_IRQHandler+0xf6>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a58:	2590      	movs	r5, #144	@ 0x90
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a5a:	6217      	str	r7, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a5c:	5967      	ldr	r7, [r4, r5]
 8006a5e:	46a8      	mov	r8, r5
 8006a60:	464d      	mov	r5, r9
 8006a62:	433d      	orrs	r5, r7
 8006a64:	4647      	mov	r7, r8
 8006a66:	51e5      	str	r5, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a68:	4665      	mov	r5, ip
 8006a6a:	2d00      	cmp	r5, #0
 8006a6c:	d00b      	beq.n	8006a86 <HAL_UART_IRQHandler+0xf6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a6e:	2504      	movs	r5, #4
 8006a70:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a72:	358c      	adds	r5, #140	@ 0x8c
 8006a74:	46a9      	mov	r9, r5
 8006a76:	5965      	ldr	r5, [r4, r5]
 8006a78:	46a8      	mov	r8, r5
 8006a7a:	2502      	movs	r5, #2
 8006a7c:	4647      	mov	r7, r8
 8006a7e:	432f      	orrs	r7, r5
 8006a80:	003d      	movs	r5, r7
 8006a82:	464f      	mov	r7, r9
 8006a84:	51e5      	str	r5, [r4, r7]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a86:	2708      	movs	r7, #8
 8006a88:	421f      	tst	r7, r3
 8006a8a:	d008      	beq.n	8006a9e <HAL_UART_IRQHandler+0x10e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a8c:	2520      	movs	r5, #32
 8006a8e:	400d      	ands	r5, r1
 8006a90:	4335      	orrs	r5, r6
 8006a92:	d004      	beq.n	8006a9e <HAL_UART_IRQHandler+0x10e>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a94:	2690      	movs	r6, #144	@ 0x90
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a96:	6217      	str	r7, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a98:	59a5      	ldr	r5, [r4, r6]
 8006a9a:	433d      	orrs	r5, r7
 8006a9c:	51a5      	str	r5, [r4, r6]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006a9e:	2580      	movs	r5, #128	@ 0x80
 8006aa0:	012d      	lsls	r5, r5, #4
 8006aa2:	422b      	tst	r3, r5
 8006aa4:	d007      	beq.n	8006ab6 <HAL_UART_IRQHandler+0x126>
 8006aa6:	014e      	lsls	r6, r1, #5
 8006aa8:	d505      	bpl.n	8006ab6 <HAL_UART_IRQHandler+0x126>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006aaa:	2690      	movs	r6, #144	@ 0x90
 8006aac:	2720      	movs	r7, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006aae:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ab0:	59a5      	ldr	r5, [r4, r6]
 8006ab2:	433d      	orrs	r5, r7
 8006ab4:	51a5      	str	r5, [r4, r6]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ab6:	2590      	movs	r5, #144	@ 0x90
 8006ab8:	5965      	ldr	r5, [r4, r5]
 8006aba:	2d00      	cmp	r5, #0
 8006abc:	d0a2      	beq.n	8006a04 <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006abe:	2520      	movs	r5, #32
 8006ac0:	421d      	tst	r5, r3
 8006ac2:	d006      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x142>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ac4:	2380      	movs	r3, #128	@ 0x80
 8006ac6:	055b      	lsls	r3, r3, #21
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ac8:	400d      	ands	r5, r1
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006aca:	4003      	ands	r3, r0
 8006acc:	431d      	orrs	r5, r3
 8006ace:	d000      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x142>
 8006ad0:	e097      	b.n	8006c02 <HAL_UART_IRQHandler+0x272>
      errorcode = huart->ErrorCode;
 8006ad2:	2690      	movs	r6, #144	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ad4:	2540      	movs	r5, #64	@ 0x40
      errorcode = huart->ErrorCode;
 8006ad6:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ad8:	6893      	ldr	r3, [r2, #8]
 8006ada:	401d      	ands	r5, r3
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006adc:	2328      	movs	r3, #40	@ 0x28
 8006ade:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006ae0:	431d      	orrs	r5, r3
 8006ae2:	d100      	bne.n	8006ae6 <HAL_UART_IRQHandler+0x156>
 8006ae4:	e0b5      	b.n	8006c52 <HAL_UART_IRQHandler+0x2c2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ae6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aea:	2201      	movs	r2, #1
 8006aec:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006af0:	6821      	ldr	r1, [r4, #0]
 8006af2:	4d5d      	ldr	r5, [pc, #372]	@ (8006c68 <HAL_UART_IRQHandler+0x2d8>)
 8006af4:	680b      	ldr	r3, [r1, #0]
 8006af6:	402b      	ands	r3, r5
 8006af8:	600b      	str	r3, [r1, #0]
 8006afa:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006afe:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b02:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b06:	6822      	ldr	r2, [r4, #0]
 8006b08:	4858      	ldr	r0, [pc, #352]	@ (8006c6c <HAL_UART_IRQHandler+0x2dc>)
 8006b0a:	6893      	ldr	r3, [r2, #8]
 8006b0c:	4003      	ands	r3, r0
 8006b0e:	6093      	str	r3, [r2, #8]
 8006b10:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b14:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d10a      	bne.n	8006b30 <HAL_UART_IRQHandler+0x1a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b1a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b1e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b22:	2010      	movs	r0, #16
 8006b24:	6822      	ldr	r2, [r4, #0]
 8006b26:	6813      	ldr	r3, [r2, #0]
 8006b28:	4383      	bics	r3, r0
 8006b2a:	6013      	str	r3, [r2, #0]
 8006b2c:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8006b30:	238c      	movs	r3, #140	@ 0x8c
 8006b32:	2220      	movs	r2, #32
 8006b34:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b36:	2300      	movs	r3, #0
 8006b38:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8006b3a:	6763      	str	r3, [r4, #116]	@ 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b3c:	6823      	ldr	r3, [r4, #0]
 8006b3e:	3220      	adds	r2, #32
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	421a      	tst	r2, r3
 8006b44:	d065      	beq.n	8006c12 <HAL_UART_IRQHandler+0x282>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b46:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b50:	6821      	ldr	r1, [r4, #0]
 8006b52:	688b      	ldr	r3, [r1, #8]
 8006b54:	4393      	bics	r3, r2
 8006b56:	608b      	str	r3, [r1, #8]
 8006b58:	f380 8810 	msr	PRIMASK, r0
          if (huart->hdmarx != NULL)
 8006b5c:	2580      	movs	r5, #128	@ 0x80
 8006b5e:	5960      	ldr	r0, [r4, r5]
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d056      	beq.n	8006c12 <HAL_UART_IRQHandler+0x282>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b64:	4b42      	ldr	r3, [pc, #264]	@ (8006c70 <HAL_UART_IRQHandler+0x2e0>)
 8006b66:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b68:	f7fe fadc 	bl	8005124 <HAL_DMA_Abort_IT>
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d100      	bne.n	8006b72 <HAL_UART_IRQHandler+0x1e2>
 8006b70:	e748      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b72:	5960      	ldr	r0, [r4, r5]
 8006b74:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8006b76:	4798      	blx	r3
 8006b78:	e744      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b7a:	2610      	movs	r6, #16
 8006b7c:	421e      	tst	r6, r3
 8006b7e:	d100      	bne.n	8006b82 <HAL_UART_IRQHandler+0x1f2>
 8006b80:	e722      	b.n	80069c8 <HAL_UART_IRQHandler+0x38>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b82:	420e      	tst	r6, r1
 8006b84:	d100      	bne.n	8006b88 <HAL_UART_IRQHandler+0x1f8>
 8006b86:	e71f      	b.n	80069c8 <HAL_UART_IRQHandler+0x38>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b88:	2340      	movs	r3, #64	@ 0x40
 8006b8a:	0018      	movs	r0, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b8c:	6216      	str	r6, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b8e:	6892      	ldr	r2, [r2, #8]
 8006b90:	4010      	ands	r0, r2
 8006b92:	4213      	tst	r3, r2
 8006b94:	d06e      	beq.n	8006c74 <HAL_UART_IRQHandler+0x2e4>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b96:	2280      	movs	r2, #128	@ 0x80
 8006b98:	4694      	mov	ip, r2
 8006b9a:	58a2      	ldr	r2, [r4, r2]
 8006b9c:	6810      	ldr	r0, [r2, #0]
 8006b9e:	6842      	ldr	r2, [r0, #4]
 8006ba0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8006ba2:	2a00      	cmp	r2, #0
 8006ba4:	d100      	bne.n	8006ba8 <HAL_UART_IRQHandler+0x218>
 8006ba6:	e72d      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006ba8:	215c      	movs	r1, #92	@ 0x5c
 8006baa:	468b      	mov	fp, r1
 8006bac:	5a61      	ldrh	r1, [r4, r1]
 8006bae:	4291      	cmp	r1, r2
 8006bb0:	d800      	bhi.n	8006bb4 <HAL_UART_IRQHandler+0x224>
 8006bb2:	e727      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 8006bb4:	275e      	movs	r7, #94	@ 0x5e
 8006bb6:	53e2      	strh	r2, [r4, r7]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006bb8:	2220      	movs	r2, #32
 8006bba:	0017      	movs	r7, r2
 8006bbc:	6800      	ldr	r0, [r0, #0]
 8006bbe:	4007      	ands	r7, r0
 8006bc0:	46b8      	mov	r8, r7
 8006bc2:	4202      	tst	r2, r0
 8006bc4:	d100      	bne.n	8006bc8 <HAL_UART_IRQHandler+0x238>
 8006bc6:	e092      	b.n	8006cee <HAL_UART_IRQHandler+0x35e>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bc8:	2302      	movs	r3, #2
 8006bca:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bcc:	335c      	adds	r3, #92	@ 0x5c
 8006bce:	5ae3      	ldrh	r3, [r4, r3]
 8006bd0:	0020      	movs	r0, r4
 8006bd2:	1ac9      	subs	r1, r1, r3
 8006bd4:	b289      	uxth	r1, r1
 8006bd6:	f7ff fed9 	bl	800698c <HAL_UARTEx_RxEventCallback>
 8006bda:	e713      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006bdc:	4665      	mov	r5, ip
 8006bde:	2d00      	cmp	r5, #0
 8006be0:	d100      	bne.n	8006be4 <HAL_UART_IRQHandler+0x254>
 8006be2:	e750      	b.n	8006a86 <HAL_UART_IRQHandler+0xf6>
 8006be4:	07c5      	lsls	r5, r0, #31
 8006be6:	d400      	bmi.n	8006bea <HAL_UART_IRQHandler+0x25a>
 8006be8:	e74d      	b.n	8006a86 <HAL_UART_IRQHandler+0xf6>
 8006bea:	e740      	b.n	8006a6e <HAL_UART_IRQHandler+0xde>
      if (huart->RxISR != NULL)
 8006bec:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d100      	bne.n	8006bf4 <HAL_UART_IRQHandler+0x264>
 8006bf2:	e707      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 8006bf4:	0020      	movs	r0, r4
 8006bf6:	4798      	blx	r3
 8006bf8:	e704      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
    if (huart->TxISR != NULL)
 8006bfa:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d1f9      	bne.n	8006bf4 <HAL_UART_IRQHandler+0x264>
 8006c00:	e700      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
        if (huart->RxISR != NULL)
 8006c02:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d100      	bne.n	8006c0a <HAL_UART_IRQHandler+0x27a>
 8006c08:	e763      	b.n	8006ad2 <HAL_UART_IRQHandler+0x142>
          huart->RxISR(huart);
 8006c0a:	0020      	movs	r0, r4
 8006c0c:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c0e:	6822      	ldr	r2, [r4, #0]
 8006c10:	e75f      	b.n	8006ad2 <HAL_UART_IRQHandler+0x142>
            HAL_UART_ErrorCallback(huart);
 8006c12:	0020      	movs	r0, r4
 8006c14:	f7ff fe42 	bl	800689c <HAL_UART_ErrorCallback>
 8006c18:	e6f4      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c1a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c1e:	2301      	movs	r3, #1
 8006c20:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006c24:	6821      	ldr	r1, [r4, #0]
 8006c26:	680b      	ldr	r3, [r1, #0]
 8006c28:	4393      	bics	r3, r2
 8006c2a:	600b      	str	r3, [r1, #0]
 8006c2c:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c30:	2388      	movs	r3, #136	@ 0x88
 8006c32:	3a20      	subs	r2, #32
 8006c34:	50e2      	str	r2, [r4, r3]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006c36:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c38:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8006c3a:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 8006c3c:	f7ff fe2a 	bl	8006894 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c40:	e6e0      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006c42:	0020      	movs	r0, r4
 8006c44:	f000 fbfc 	bl	8007440 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8006c48:	e6dc      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006c4a:	0020      	movs	r0, r4
 8006c4c:	f000 fbf6 	bl	800743c <HAL_UARTEx_RxFifoFullCallback>
    return;
 8006c50:	e6d8      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
        HAL_UART_ErrorCallback(huart);
 8006c52:	0020      	movs	r0, r4
 8006c54:	f7ff fe22 	bl	800689c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c58:	51a5      	str	r5, [r4, r6]
 8006c5a:	e6d3      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
 8006c5c:	0000080f 	.word	0x0000080f
 8006c60:	10000001 	.word	0x10000001
 8006c64:	04000120 	.word	0x04000120
 8006c68:	fffffedf 	.word	0xfffffedf
 8006c6c:	effffffe 	.word	0xeffffffe
 8006c70:	08006979 	.word	0x08006979
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c74:	235c      	movs	r3, #92	@ 0x5c
 8006c76:	225e      	movs	r2, #94	@ 0x5e
 8006c78:	5ae1      	ldrh	r1, [r4, r3]
 8006c7a:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 8006c7c:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c7e:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8006c80:	2a00      	cmp	r2, #0
 8006c82:	d100      	bne.n	8006c86 <HAL_UART_IRQHandler+0x2f6>
 8006c84:	e6be      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c86:	1ac9      	subs	r1, r1, r3
 8006c88:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8006c8a:	2900      	cmp	r1, #0
 8006c8c:	d100      	bne.n	8006c90 <HAL_UART_IRQHandler+0x300>
 8006c8e:	e6b9      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c90:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006c94:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c98:	6822      	ldr	r2, [r4, #0]
 8006c9a:	6813      	ldr	r3, [r2, #0]
 8006c9c:	4698      	mov	r8, r3
 8006c9e:	4647      	mov	r7, r8
 8006ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8006d58 <HAL_UART_IRQHandler+0x3c8>)
 8006ca2:	401f      	ands	r7, r3
 8006ca4:	6017      	str	r7, [r2, #0]
 8006ca6:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006caa:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cae:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006cb2:	6822      	ldr	r2, [r4, #0]
 8006cb4:	6893      	ldr	r3, [r2, #8]
 8006cb6:	4698      	mov	r8, r3
 8006cb8:	4647      	mov	r7, r8
 8006cba:	4b28      	ldr	r3, [pc, #160]	@ (8006d5c <HAL_UART_IRQHandler+0x3cc>)
 8006cbc:	401f      	ands	r7, r3
 8006cbe:	6097      	str	r7, [r2, #8]
 8006cc0:	f389 8810 	msr	PRIMASK, r9
        huart->RxState = HAL_UART_STATE_READY;
 8006cc4:	238c      	movs	r3, #140	@ 0x8c
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cca:	66e0      	str	r0, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8006ccc:	6760      	str	r0, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cd2:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cd6:	6822      	ldr	r2, [r4, #0]
 8006cd8:	6813      	ldr	r3, [r2, #0]
 8006cda:	43b3      	bics	r3, r6
 8006cdc:	6013      	str	r3, [r2, #0]
 8006cde:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ce2:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ce4:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ce6:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ce8:	f7ff fe50 	bl	800698c <HAL_UARTEx_RxEventCallback>
 8006cec:	e68a      	b.n	8006a04 <HAL_UART_IRQHandler+0x74>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006cee:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cf2:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cf6:	6820      	ldr	r0, [r4, #0]
 8006cf8:	4f19      	ldr	r7, [pc, #100]	@ (8006d60 <HAL_UART_IRQHandler+0x3d0>)
 8006cfa:	6801      	ldr	r1, [r0, #0]
 8006cfc:	4039      	ands	r1, r7
 8006cfe:	6001      	str	r1, [r0, #0]
 8006d00:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d04:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d08:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d0c:	6820      	ldr	r0, [r4, #0]
 8006d0e:	6881      	ldr	r1, [r0, #8]
 8006d10:	43a9      	bics	r1, r5
 8006d12:	6081      	str	r1, [r0, #8]
 8006d14:	f389 8810 	msr	PRIMASK, r9
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d18:	f3ef 8910 	mrs	r9, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d1c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d20:	6820      	ldr	r0, [r4, #0]
 8006d22:	6881      	ldr	r1, [r0, #8]
 8006d24:	4399      	bics	r1, r3
 8006d26:	6081      	str	r1, [r0, #8]
 8006d28:	f389 8810 	msr	PRIMASK, r9
          huart->RxState = HAL_UART_STATE_READY;
 8006d2c:	334c      	adds	r3, #76	@ 0x4c
 8006d2e:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d30:	4643      	mov	r3, r8
 8006d32:	66e3      	str	r3, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d34:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d38:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d3c:	6822      	ldr	r2, [r4, #0]
 8006d3e:	6813      	ldr	r3, [r2, #0]
 8006d40:	43b3      	bics	r3, r6
 8006d42:	6013      	str	r3, [r2, #0]
 8006d44:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d48:	4663      	mov	r3, ip
 8006d4a:	58e0      	ldr	r0, [r4, r3]
 8006d4c:	f7fe f9ae 	bl	80050ac <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d50:	465b      	mov	r3, fp
 8006d52:	5ae1      	ldrh	r1, [r4, r3]
 8006d54:	e738      	b.n	8006bc8 <HAL_UART_IRQHandler+0x238>
 8006d56:	46c0      	nop			@ (mov r8, r8)
 8006d58:	fffffedf 	.word	0xfffffedf
 8006d5c:	effffffe 	.word	0xeffffffe
 8006d60:	fffffeff 	.word	0xfffffeff

08006d64 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d64:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d66:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8006d68:	b510      	push	{r4, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d6a:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d6c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d002      	beq.n	8006d78 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 8006d72:	f7ff fd91 	bl	8006898 <HAL_UART_RxHalfCpltCallback>
}
 8006d76:	bd10      	pop	{r4, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d78:	335b      	adds	r3, #91	@ 0x5b
 8006d7a:	5ac1      	ldrh	r1, [r0, r3]
 8006d7c:	0849      	lsrs	r1, r1, #1
 8006d7e:	f7ff fe05 	bl	800698c <HAL_UARTEx_RxEventCallback>
 8006d82:	e7f8      	b.n	8006d76 <UART_DMARxHalfCplt+0x12>

08006d84 <UART_DMAReceiveCplt>:
{
 8006d84:	0003      	movs	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006d86:	681b      	ldr	r3, [r3, #0]
{
 8006d88:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	2320      	movs	r3, #32
 8006d8e:	0019      	movs	r1, r3
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d90:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006d92:	4011      	ands	r1, r2
 8006d94:	4213      	tst	r3, r2
 8006d96:	d127      	bne.n	8006de8 <UART_DMAReceiveCplt+0x64>
    huart->RxXferCount = 0U;
 8006d98:	225e      	movs	r2, #94	@ 0x5e
 8006d9a:	5281      	strh	r1, [r0, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d9c:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006da0:	3a5d      	subs	r2, #93	@ 0x5d
 8006da2:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006da6:	6804      	ldr	r4, [r0, #0]
 8006da8:	4e1c      	ldr	r6, [pc, #112]	@ (8006e1c <UART_DMAReceiveCplt+0x98>)
 8006daa:	6821      	ldr	r1, [r4, #0]
 8006dac:	4031      	ands	r1, r6
 8006dae:	6021      	str	r1, [r4, #0]
 8006db0:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006db4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006db8:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dbc:	6804      	ldr	r4, [r0, #0]
 8006dbe:	68a1      	ldr	r1, [r4, #8]
 8006dc0:	4391      	bics	r1, r2
 8006dc2:	60a1      	str	r1, [r4, #8]
 8006dc4:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dc8:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dcc:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dd0:	2540      	movs	r5, #64	@ 0x40
 8006dd2:	6801      	ldr	r1, [r0, #0]
 8006dd4:	688a      	ldr	r2, [r1, #8]
 8006dd6:	43aa      	bics	r2, r5
 8006dd8:	608a      	str	r2, [r1, #8]
 8006dda:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 8006dde:	228c      	movs	r2, #140	@ 0x8c
 8006de0:	5083      	str	r3, [r0, r2]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006de2:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d00c      	beq.n	8006e02 <UART_DMAReceiveCplt+0x7e>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006de8:	2300      	movs	r3, #0
 8006dea:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dec:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d002      	beq.n	8006df8 <UART_DMAReceiveCplt+0x74>
    HAL_UART_RxCpltCallback(huart);
 8006df2:	f7fc fbf1 	bl	80035d8 <HAL_UART_RxCpltCallback>
}
 8006df6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006df8:	335b      	adds	r3, #91	@ 0x5b
 8006dfa:	5ac1      	ldrh	r1, [r0, r3]
 8006dfc:	f7ff fdc6 	bl	800698c <HAL_UARTEx_RxEventCallback>
 8006e00:	e7f9      	b.n	8006df6 <UART_DMAReceiveCplt+0x72>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e02:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e06:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e0a:	2410      	movs	r4, #16
 8006e0c:	6802      	ldr	r2, [r0, #0]
 8006e0e:	6813      	ldr	r3, [r2, #0]
 8006e10:	43a3      	bics	r3, r4
 8006e12:	6013      	str	r3, [r2, #0]
 8006e14:	f381 8810 	msr	PRIMASK, r1
}
 8006e18:	e7e6      	b.n	8006de8 <UART_DMAReceiveCplt+0x64>
 8006e1a:	46c0      	nop			@ (mov r8, r8)
 8006e1c:	fffffeff 	.word	0xfffffeff

08006e20 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e20:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8006e22:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e24:	071a      	lsls	r2, r3, #28
 8006e26:	d506      	bpl.n	8006e36 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e28:	6801      	ldr	r1, [r0, #0]
 8006e2a:	4c28      	ldr	r4, [pc, #160]	@ (8006ecc <UART_AdvFeatureConfig+0xac>)
 8006e2c:	684a      	ldr	r2, [r1, #4]
 8006e2e:	4022      	ands	r2, r4
 8006e30:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006e32:	4322      	orrs	r2, r4
 8006e34:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e36:	07da      	lsls	r2, r3, #31
 8006e38:	d506      	bpl.n	8006e48 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e3a:	6801      	ldr	r1, [r0, #0]
 8006e3c:	4c24      	ldr	r4, [pc, #144]	@ (8006ed0 <UART_AdvFeatureConfig+0xb0>)
 8006e3e:	684a      	ldr	r2, [r1, #4]
 8006e40:	4022      	ands	r2, r4
 8006e42:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006e44:	4322      	orrs	r2, r4
 8006e46:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e48:	079a      	lsls	r2, r3, #30
 8006e4a:	d506      	bpl.n	8006e5a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e4c:	6801      	ldr	r1, [r0, #0]
 8006e4e:	4c21      	ldr	r4, [pc, #132]	@ (8006ed4 <UART_AdvFeatureConfig+0xb4>)
 8006e50:	684a      	ldr	r2, [r1, #4]
 8006e52:	4022      	ands	r2, r4
 8006e54:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006e56:	4322      	orrs	r2, r4
 8006e58:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e5a:	075a      	lsls	r2, r3, #29
 8006e5c:	d506      	bpl.n	8006e6c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e5e:	6801      	ldr	r1, [r0, #0]
 8006e60:	4c1d      	ldr	r4, [pc, #116]	@ (8006ed8 <UART_AdvFeatureConfig+0xb8>)
 8006e62:	684a      	ldr	r2, [r1, #4]
 8006e64:	4022      	ands	r2, r4
 8006e66:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006e68:	4322      	orrs	r2, r4
 8006e6a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e6c:	06da      	lsls	r2, r3, #27
 8006e6e:	d506      	bpl.n	8006e7e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e70:	6801      	ldr	r1, [r0, #0]
 8006e72:	4c1a      	ldr	r4, [pc, #104]	@ (8006edc <UART_AdvFeatureConfig+0xbc>)
 8006e74:	688a      	ldr	r2, [r1, #8]
 8006e76:	4022      	ands	r2, r4
 8006e78:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006e7a:	4322      	orrs	r2, r4
 8006e7c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e7e:	069a      	lsls	r2, r3, #26
 8006e80:	d506      	bpl.n	8006e90 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e82:	6801      	ldr	r1, [r0, #0]
 8006e84:	4c16      	ldr	r4, [pc, #88]	@ (8006ee0 <UART_AdvFeatureConfig+0xc0>)
 8006e86:	688a      	ldr	r2, [r1, #8]
 8006e88:	4022      	ands	r2, r4
 8006e8a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006e8c:	4322      	orrs	r2, r4
 8006e8e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e90:	065a      	lsls	r2, r3, #25
 8006e92:	d50a      	bpl.n	8006eaa <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e94:	6801      	ldr	r1, [r0, #0]
 8006e96:	4d13      	ldr	r5, [pc, #76]	@ (8006ee4 <UART_AdvFeatureConfig+0xc4>)
 8006e98:	684a      	ldr	r2, [r1, #4]
 8006e9a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006e9c:	402a      	ands	r2, r5
 8006e9e:	4322      	orrs	r2, r4
 8006ea0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ea2:	2280      	movs	r2, #128	@ 0x80
 8006ea4:	0352      	lsls	r2, r2, #13
 8006ea6:	4294      	cmp	r4, r2
 8006ea8:	d009      	beq.n	8006ebe <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006eaa:	061b      	lsls	r3, r3, #24
 8006eac:	d506      	bpl.n	8006ebc <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006eae:	6802      	ldr	r2, [r0, #0]
 8006eb0:	490d      	ldr	r1, [pc, #52]	@ (8006ee8 <UART_AdvFeatureConfig+0xc8>)
 8006eb2:	6853      	ldr	r3, [r2, #4]
 8006eb4:	400b      	ands	r3, r1
 8006eb6:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006eb8:	430b      	orrs	r3, r1
 8006eba:	6053      	str	r3, [r2, #4]
}
 8006ebc:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ebe:	684a      	ldr	r2, [r1, #4]
 8006ec0:	4c0a      	ldr	r4, [pc, #40]	@ (8006eec <UART_AdvFeatureConfig+0xcc>)
 8006ec2:	4022      	ands	r2, r4
 8006ec4:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8006ec6:	4322      	orrs	r2, r4
 8006ec8:	604a      	str	r2, [r1, #4]
 8006eca:	e7ee      	b.n	8006eaa <UART_AdvFeatureConfig+0x8a>
 8006ecc:	ffff7fff 	.word	0xffff7fff
 8006ed0:	fffdffff 	.word	0xfffdffff
 8006ed4:	fffeffff 	.word	0xfffeffff
 8006ed8:	fffbffff 	.word	0xfffbffff
 8006edc:	ffffefff 	.word	0xffffefff
 8006ee0:	ffffdfff 	.word	0xffffdfff
 8006ee4:	ffefffff 	.word	0xffefffff
 8006ee8:	fff7ffff 	.word	0xfff7ffff
 8006eec:	ff9fffff 	.word	0xff9fffff

08006ef0 <UART_CheckIdleState>:
{
 8006ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef2:	2390      	movs	r3, #144	@ 0x90
 8006ef4:	2200      	movs	r2, #0
{
 8006ef6:	46c6      	mov	lr, r8
 8006ef8:	0004      	movs	r4, r0
 8006efa:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006efc:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8006efe:	f7fd fa75 	bl	80043ec <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f02:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8006f04:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	0712      	lsls	r2, r2, #28
 8006f0a:	d411      	bmi.n	8006f30 <UART_CheckIdleState+0x40>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	0752      	lsls	r2, r2, #29
 8006f10:	d43e      	bmi.n	8006f90 <UART_CheckIdleState+0xa0>
  huart->gState = HAL_UART_STATE_READY;
 8006f12:	2320      	movs	r3, #32
 8006f14:	2288      	movs	r2, #136	@ 0x88
 8006f16:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006f18:	3204      	adds	r2, #4
 8006f1a:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1c:	2300      	movs	r3, #0
  return HAL_OK;
 8006f1e:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f20:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f22:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8006f24:	2384      	movs	r3, #132	@ 0x84
 8006f26:	2200      	movs	r2, #0
 8006f28:	54e2      	strb	r2, [r4, r3]
}
 8006f2a:	bc80      	pop	{r7}
 8006f2c:	46b8      	mov	r8, r7
 8006f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f30:	69da      	ldr	r2, [r3, #28]
 8006f32:	0292      	lsls	r2, r2, #10
 8006f34:	d4ea      	bmi.n	8006f0c <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f36:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f38:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f3a:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f3c:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f3e:	04b6      	lsls	r6, r6, #18
 8006f40:	e010      	b.n	8006f64 <UART_CheckIdleState+0x74>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	4217      	tst	r7, r2
 8006f48:	d009      	beq.n	8006f5e <UART_CheckIdleState+0x6e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f4a:	4641      	mov	r1, r8
 8006f4c:	69da      	ldr	r2, [r3, #28]
 8006f4e:	4211      	tst	r1, r2
 8006f50:	d159      	bne.n	8007006 <UART_CheckIdleState+0x116>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f52:	2280      	movs	r2, #128	@ 0x80
 8006f54:	69d9      	ldr	r1, [r3, #28]
 8006f56:	0112      	lsls	r2, r2, #4
 8006f58:	4211      	tst	r1, r2
 8006f5a:	d000      	beq.n	8006f5e <UART_CheckIdleState+0x6e>
 8006f5c:	e085      	b.n	800706a <UART_CheckIdleState+0x17a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f5e:	69da      	ldr	r2, [r3, #28]
 8006f60:	0292      	lsls	r2, r2, #10
 8006f62:	d4d3      	bmi.n	8006f0c <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f64:	f7fd fa42 	bl	80043ec <HAL_GetTick>
 8006f68:	1b40      	subs	r0, r0, r5
 8006f6a:	42b0      	cmp	r0, r6
 8006f6c:	d3e9      	bcc.n	8006f42 <UART_CheckIdleState+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f6e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f72:	2301      	movs	r3, #1
 8006f74:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006f78:	2080      	movs	r0, #128	@ 0x80
 8006f7a:	6822      	ldr	r2, [r4, #0]
 8006f7c:	6813      	ldr	r3, [r2, #0]
 8006f7e:	4383      	bics	r3, r0
 8006f80:	6013      	str	r3, [r2, #0]
 8006f82:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8006f86:	2388      	movs	r3, #136	@ 0x88
 8006f88:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8006f8a:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8006f8c:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8006f8e:	e7c9      	b.n	8006f24 <UART_CheckIdleState+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f90:	69db      	ldr	r3, [r3, #28]
 8006f92:	025b      	lsls	r3, r3, #9
 8006f94:	d4bd      	bmi.n	8006f12 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f96:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f98:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f9a:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f9c:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f9e:	04b6      	lsls	r6, r6, #18
 8006fa0:	e011      	b.n	8006fc6 <UART_CheckIdleState+0xd6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	4217      	tst	r7, r2
 8006fa8:	d00a      	beq.n	8006fc0 <UART_CheckIdleState+0xd0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006faa:	4641      	mov	r1, r8
 8006fac:	69da      	ldr	r2, [r3, #28]
 8006fae:	4211      	tst	r1, r2
 8006fb0:	d000      	beq.n	8006fb4 <UART_CheckIdleState+0xc4>
 8006fb2:	e08b      	b.n	80070cc <UART_CheckIdleState+0x1dc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fb4:	2280      	movs	r2, #128	@ 0x80
 8006fb6:	69d9      	ldr	r1, [r3, #28]
 8006fb8:	0112      	lsls	r2, r2, #4
 8006fba:	4211      	tst	r1, r2
 8006fbc:	d000      	beq.n	8006fc0 <UART_CheckIdleState+0xd0>
 8006fbe:	e0b7      	b.n	8007130 <UART_CheckIdleState+0x240>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fc0:	69db      	ldr	r3, [r3, #28]
 8006fc2:	025b      	lsls	r3, r3, #9
 8006fc4:	d4a5      	bmi.n	8006f12 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fc6:	f7fd fa11 	bl	80043ec <HAL_GetTick>
 8006fca:	1b40      	subs	r0, r0, r5
 8006fcc:	42b0      	cmp	r0, r6
 8006fce:	d3e8      	bcc.n	8006fa2 <UART_CheckIdleState+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fd0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006fda:	6821      	ldr	r1, [r4, #0]
 8006fdc:	4d6d      	ldr	r5, [pc, #436]	@ (8007194 <UART_CheckIdleState+0x2a4>)
 8006fde:	680b      	ldr	r3, [r1, #0]
 8006fe0:	402b      	ands	r3, r5
 8006fe2:	600b      	str	r3, [r1, #0]
 8006fe4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fe8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fec:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff0:	6821      	ldr	r1, [r4, #0]
 8006ff2:	688b      	ldr	r3, [r1, #8]
 8006ff4:	4393      	bics	r3, r2
 8006ff6:	608b      	str	r3, [r1, #8]
 8006ff8:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8006ffc:	238c      	movs	r3, #140	@ 0x8c
 8006ffe:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8007000:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8007002:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8007004:	e78e      	b.n	8006f24 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007006:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007008:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800700c:	2201      	movs	r2, #1
 800700e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007012:	6821      	ldr	r1, [r4, #0]
 8007014:	4d5f      	ldr	r5, [pc, #380]	@ (8007194 <UART_CheckIdleState+0x2a4>)
 8007016:	680b      	ldr	r3, [r1, #0]
 8007018:	402b      	ands	r3, r5
 800701a:	600b      	str	r3, [r1, #0]
 800701c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007020:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007024:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007028:	6822      	ldr	r2, [r4, #0]
 800702a:	485b      	ldr	r0, [pc, #364]	@ (8007198 <UART_CheckIdleState+0x2a8>)
 800702c:	6893      	ldr	r3, [r2, #8]
 800702e:	4003      	ands	r3, r0
 8007030:	6093      	str	r3, [r2, #8]
 8007032:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007036:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007038:	2b01      	cmp	r3, #1
 800703a:	d10a      	bne.n	8007052 <UART_CheckIdleState+0x162>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800703c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007040:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007044:	2010      	movs	r0, #16
 8007046:	6822      	ldr	r2, [r4, #0]
 8007048:	6813      	ldr	r3, [r2, #0]
 800704a:	4383      	bics	r3, r0
 800704c:	6013      	str	r3, [r2, #0]
 800704e:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8007052:	238c      	movs	r3, #140	@ 0x8c
 8007054:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007056:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8007058:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800705a:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800705c:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800705e:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8007060:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007062:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8007064:	3a0c      	subs	r2, #12
 8007066:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8007068:	e781      	b.n	8006f6e <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800706a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800706c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007070:	2201      	movs	r2, #1
 8007072:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007076:	6821      	ldr	r1, [r4, #0]
 8007078:	4d46      	ldr	r5, [pc, #280]	@ (8007194 <UART_CheckIdleState+0x2a4>)
 800707a:	680b      	ldr	r3, [r1, #0]
 800707c:	402b      	ands	r3, r5
 800707e:	600b      	str	r3, [r1, #0]
 8007080:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007084:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007088:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800708c:	6822      	ldr	r2, [r4, #0]
 800708e:	4842      	ldr	r0, [pc, #264]	@ (8007198 <UART_CheckIdleState+0x2a8>)
 8007090:	6893      	ldr	r3, [r2, #8]
 8007092:	4003      	ands	r3, r0
 8007094:	6093      	str	r3, [r2, #8]
 8007096:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800709a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800709c:	2b01      	cmp	r3, #1
 800709e:	d10a      	bne.n	80070b6 <UART_CheckIdleState+0x1c6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070a0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070a4:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070a8:	2010      	movs	r0, #16
 80070aa:	6822      	ldr	r2, [r4, #0]
 80070ac:	6813      	ldr	r3, [r2, #0]
 80070ae:	4383      	bics	r3, r0
 80070b0:	6013      	str	r3, [r2, #0]
 80070b2:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 80070b6:	2220      	movs	r2, #32
 80070b8:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070ba:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 80070bc:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070be:	2300      	movs	r3, #0
 80070c0:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 80070c2:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070c4:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 80070c6:	3264      	adds	r2, #100	@ 0x64
 80070c8:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 80070ca:	e750      	b.n	8006f6e <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070cc:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070ce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070d2:	2201      	movs	r2, #1
 80070d4:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070d8:	6821      	ldr	r1, [r4, #0]
 80070da:	4d2e      	ldr	r5, [pc, #184]	@ (8007194 <UART_CheckIdleState+0x2a4>)
 80070dc:	680b      	ldr	r3, [r1, #0]
 80070de:	402b      	ands	r3, r5
 80070e0:	600b      	str	r3, [r1, #0]
 80070e2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070e6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ea:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070ee:	6822      	ldr	r2, [r4, #0]
 80070f0:	4829      	ldr	r0, [pc, #164]	@ (8007198 <UART_CheckIdleState+0x2a8>)
 80070f2:	6893      	ldr	r3, [r2, #8]
 80070f4:	4003      	ands	r3, r0
 80070f6:	6093      	str	r3, [r2, #8]
 80070f8:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070fc:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d10a      	bne.n	8007118 <UART_CheckIdleState+0x228>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007102:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007106:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800710a:	2010      	movs	r0, #16
 800710c:	6822      	ldr	r2, [r4, #0]
 800710e:	6813      	ldr	r3, [r2, #0]
 8007110:	4383      	bics	r3, r0
 8007112:	6013      	str	r3, [r2, #0]
 8007114:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8007118:	238c      	movs	r3, #140	@ 0x8c
 800711a:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800711c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800711e:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007120:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007122:	3270      	adds	r2, #112	@ 0x70
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007124:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8007126:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007128:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 800712a:	3a0c      	subs	r2, #12
 800712c:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 800712e:	e74f      	b.n	8006fd0 <UART_CheckIdleState+0xe0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007130:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007132:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007136:	2201      	movs	r2, #1
 8007138:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800713c:	6821      	ldr	r1, [r4, #0]
 800713e:	4d15      	ldr	r5, [pc, #84]	@ (8007194 <UART_CheckIdleState+0x2a4>)
 8007140:	680b      	ldr	r3, [r1, #0]
 8007142:	402b      	ands	r3, r5
 8007144:	600b      	str	r3, [r1, #0]
 8007146:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800714a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800714e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007152:	6822      	ldr	r2, [r4, #0]
 8007154:	4810      	ldr	r0, [pc, #64]	@ (8007198 <UART_CheckIdleState+0x2a8>)
 8007156:	6893      	ldr	r3, [r2, #8]
 8007158:	4003      	ands	r3, r0
 800715a:	6093      	str	r3, [r2, #8]
 800715c:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007160:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007162:	2b01      	cmp	r3, #1
 8007164:	d10a      	bne.n	800717c <UART_CheckIdleState+0x28c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007166:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800716a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800716e:	2010      	movs	r0, #16
 8007170:	6822      	ldr	r2, [r4, #0]
 8007172:	6813      	ldr	r3, [r2, #0]
 8007174:	4383      	bics	r3, r0
 8007176:	6013      	str	r3, [r2, #0]
 8007178:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 800717c:	2220      	movs	r2, #32
 800717e:	238c      	movs	r3, #140	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007180:	2190      	movs	r1, #144	@ 0x90
  huart->RxState = HAL_UART_STATE_READY;
 8007182:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007184:	2300      	movs	r3, #0
 8007186:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxISR = NULL;
 8007188:	6763      	str	r3, [r4, #116]	@ 0x74
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800718a:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 800718c:	3264      	adds	r2, #100	@ 0x64
 800718e:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8007190:	e71e      	b.n	8006fd0 <UART_CheckIdleState+0xe0>
 8007192:	46c0      	nop			@ (mov r8, r8)
 8007194:	fffffedf 	.word	0xfffffedf
 8007198:	effffffe 	.word	0xeffffffe

0800719c <HAL_UART_Init>:
{
 800719c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800719e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80071a0:	d03e      	beq.n	8007220 <HAL_UART_Init+0x84>
  if (huart->gState == HAL_UART_STATE_RESET)
 80071a2:	2388      	movs	r3, #136	@ 0x88
 80071a4:	58c3      	ldr	r3, [r0, r3]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d100      	bne.n	80071ac <HAL_UART_Init+0x10>
 80071aa:	e07d      	b.n	80072a8 <HAL_UART_Init+0x10c>
  huart->gState = HAL_UART_STATE_BUSY;
 80071ac:	2388      	movs	r3, #136	@ 0x88
 80071ae:	2224      	movs	r2, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80071b0:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80071b2:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 80071b4:	682b      	ldr	r3, [r5, #0]
 80071b6:	3a23      	subs	r2, #35	@ 0x23
 80071b8:	4393      	bics	r3, r2
 80071ba:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071bc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d000      	beq.n	80071c4 <HAL_UART_Init+0x28>
 80071c2:	e06d      	b.n	80072a0 <HAL_UART_Init+0x104>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071c4:	6921      	ldr	r1, [r4, #16]
 80071c6:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071c8:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071ca:	430b      	orrs	r3, r1
 80071cc:	6961      	ldr	r1, [r4, #20]
 80071ce:	69e0      	ldr	r0, [r4, #28]
 80071d0:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071d2:	498a      	ldr	r1, [pc, #552]	@ (80073fc <HAL_UART_Init+0x260>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071d4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071d6:	400a      	ands	r2, r1
 80071d8:	4313      	orrs	r3, r2
 80071da:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071dc:	686b      	ldr	r3, [r5, #4]
 80071de:	4a88      	ldr	r2, [pc, #544]	@ (8007400 <HAL_UART_Init+0x264>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071e0:	4988      	ldr	r1, [pc, #544]	@ (8007404 <HAL_UART_Init+0x268>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071e2:	4013      	ands	r3, r2
 80071e4:	68e2      	ldr	r2, [r4, #12]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071ea:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071ec:	69a3      	ldr	r3, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071ee:	428d      	cmp	r5, r1
 80071f0:	d066      	beq.n	80072c0 <HAL_UART_Init+0x124>
    tmpreg |= huart->Init.OneBitSampling;
 80071f2:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071f4:	68a9      	ldr	r1, [r5, #8]
    tmpreg |= huart->Init.OneBitSampling;
 80071f6:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071f8:	4e83      	ldr	r6, [pc, #524]	@ (8007408 <HAL_UART_Init+0x26c>)
 80071fa:	4031      	ands	r1, r6
 80071fc:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071fe:	210f      	movs	r1, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007200:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007202:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8007204:	438b      	bics	r3, r1
 8007206:	4313      	orrs	r3, r2
 8007208:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800720a:	4b80      	ldr	r3, [pc, #512]	@ (800740c <HAL_UART_Init+0x270>)
 800720c:	429d      	cmp	r5, r3
 800720e:	d009      	beq.n	8007224 <HAL_UART_Init+0x88>
 8007210:	4b7f      	ldr	r3, [pc, #508]	@ (8007410 <HAL_UART_Init+0x274>)
 8007212:	429d      	cmp	r5, r3
 8007214:	d012      	beq.n	800723c <HAL_UART_Init+0xa0>
  huart->NbRxDataToProcess = 1;
 8007216:	4b7f      	ldr	r3, [pc, #508]	@ (8007414 <HAL_UART_Init+0x278>)
 8007218:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800721a:	2300      	movs	r3, #0
 800721c:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800721e:	67a3      	str	r3, [r4, #120]	@ 0x78
    return HAL_ERROR;
 8007220:	2001      	movs	r0, #1
}
 8007222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007224:	4b7c      	ldr	r3, [pc, #496]	@ (8007418 <HAL_UART_Init+0x27c>)
 8007226:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007228:	2303      	movs	r3, #3
 800722a:	400b      	ands	r3, r1
 800722c:	2b02      	cmp	r3, #2
 800722e:	d040      	beq.n	80072b2 <HAL_UART_Init+0x116>
 8007230:	2b03      	cmp	r3, #3
 8007232:	d100      	bne.n	8007236 <HAL_UART_Init+0x9a>
 8007234:	e0ab      	b.n	800738e <HAL_UART_Init+0x1f2>
 8007236:	2b01      	cmp	r3, #1
 8007238:	d100      	bne.n	800723c <HAL_UART_Init+0xa0>
 800723a:	e0a1      	b.n	8007380 <HAL_UART_Init+0x1e4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800723c:	2380      	movs	r3, #128	@ 0x80
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	4298      	cmp	r0, r3
 8007242:	d100      	bne.n	8007246 <HAL_UART_Init+0xaa>
 8007244:	e0d4      	b.n	80073f0 <HAL_UART_Init+0x254>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007246:	f7fe fe77 	bl	8005f38 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800724a:	2800      	cmp	r0, #0
 800724c:	d100      	bne.n	8007250 <HAL_UART_Init+0xb4>
 800724e:	e091      	b.n	8007374 <HAL_UART_Init+0x1d8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007250:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007252:	4b72      	ldr	r3, [pc, #456]	@ (800741c <HAL_UART_Init+0x280>)
 8007254:	0052      	lsls	r2, r2, #1
 8007256:	5ad1      	ldrh	r1, [r2, r3]
 8007258:	f7f8 ff6e 	bl	8000138 <__udivsi3>
 800725c:	6865      	ldr	r5, [r4, #4]
 800725e:	086b      	lsrs	r3, r5, #1
 8007260:	18c0      	adds	r0, r0, r3
 8007262:	0029      	movs	r1, r5
 8007264:	f7f8 ff68 	bl	8000138 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007268:	0002      	movs	r2, r0
 800726a:	4b6d      	ldr	r3, [pc, #436]	@ (8007420 <HAL_UART_Init+0x284>)
 800726c:	3a10      	subs	r2, #16
 800726e:	429a      	cmp	r2, r3
 8007270:	d8d1      	bhi.n	8007216 <HAL_UART_Init+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007272:	6823      	ldr	r3, [r4, #0]
 8007274:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 8007276:	4a67      	ldr	r2, [pc, #412]	@ (8007414 <HAL_UART_Init+0x278>)
 8007278:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800727a:	2200      	movs	r2, #0
 800727c:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800727e:	67a2      	str	r2, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	4968      	ldr	r1, [pc, #416]	@ (8007424 <HAL_UART_Init+0x288>)
  return (UART_CheckIdleState(huart));
 8007284:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007286:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007288:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800728a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800728c:	689a      	ldr	r2, [r3, #8]
 800728e:	438a      	bics	r2, r1
 8007290:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	3929      	subs	r1, #41	@ 0x29
 8007296:	430a      	orrs	r2, r1
 8007298:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800729a:	f7ff fe29 	bl	8006ef0 <UART_CheckIdleState>
 800729e:	e7c0      	b.n	8007222 <HAL_UART_Init+0x86>
    UART_AdvFeatureConfig(huart);
 80072a0:	0020      	movs	r0, r4
 80072a2:	f7ff fdbd 	bl	8006e20 <UART_AdvFeatureConfig>
 80072a6:	e78d      	b.n	80071c4 <HAL_UART_Init+0x28>
    huart->Lock = HAL_UNLOCKED;
 80072a8:	2284      	movs	r2, #132	@ 0x84
 80072aa:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 80072ac:	f7fc ff22 	bl	80040f4 <HAL_UART_MspInit>
 80072b0:	e77c      	b.n	80071ac <HAL_UART_Init+0x10>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072b2:	2380      	movs	r3, #128	@ 0x80
 80072b4:	021b      	lsls	r3, r3, #8
 80072b6:	4298      	cmp	r0, r3
 80072b8:	d100      	bne.n	80072bc <HAL_UART_Init+0x120>
 80072ba:	e093      	b.n	80073e4 <HAL_UART_Init+0x248>
        pclk = (uint32_t) HSI_VALUE;
 80072bc:	485a      	ldr	r0, [pc, #360]	@ (8007428 <HAL_UART_Init+0x28c>)
 80072be:	e7c8      	b.n	8007252 <HAL_UART_Init+0xb6>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072c0:	68a9      	ldr	r1, [r5, #8]
 80072c2:	4851      	ldr	r0, [pc, #324]	@ (8007408 <HAL_UART_Init+0x26c>)
 80072c4:	4001      	ands	r1, r0
 80072c6:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80072c8:	210f      	movs	r1, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072ca:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80072cc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072ce:	2080      	movs	r0, #128	@ 0x80
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80072d0:	438b      	bics	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072d2:	21c0      	movs	r1, #192	@ 0xc0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80072d4:	4313      	orrs	r3, r2
 80072d6:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072d8:	4b4f      	ldr	r3, [pc, #316]	@ (8007418 <HAL_UART_Init+0x27c>)
 80072da:	0109      	lsls	r1, r1, #4
 80072dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072de:	0100      	lsls	r0, r0, #4
 80072e0:	400b      	ands	r3, r1
 80072e2:	4283      	cmp	r3, r0
 80072e4:	d100      	bne.n	80072e8 <HAL_UART_Init+0x14c>
 80072e6:	e086      	b.n	80073f6 <HAL_UART_Init+0x25a>
 80072e8:	d80d      	bhi.n	8007306 <HAL_UART_Init+0x16a>
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d07c      	beq.n	80073e8 <HAL_UART_Init+0x24c>
 80072ee:	2280      	movs	r2, #128	@ 0x80
 80072f0:	00d2      	lsls	r2, r2, #3
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d000      	beq.n	80072f8 <HAL_UART_Init+0x15c>
 80072f6:	e78e      	b.n	8007216 <HAL_UART_Init+0x7a>
        pclk = HAL_RCC_GetSysClockFreq();
 80072f8:	f7fe fd08 	bl	8005d0c <HAL_RCC_GetSysClockFreq>
 80072fc:	0005      	movs	r5, r0
    if (pclk != 0U)
 80072fe:	2d00      	cmp	r5, #0
 8007300:	d06a      	beq.n	80073d8 <HAL_UART_Init+0x23c>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007302:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007304:	e004      	b.n	8007310 <HAL_UART_Init+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007306:	428b      	cmp	r3, r1
 8007308:	d000      	beq.n	800730c <HAL_UART_Init+0x170>
 800730a:	e784      	b.n	8007216 <HAL_UART_Init+0x7a>
        pclk = (uint32_t) LSE_VALUE;
 800730c:	2580      	movs	r5, #128	@ 0x80
 800730e:	022d      	lsls	r5, r5, #8
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007310:	4b42      	ldr	r3, [pc, #264]	@ (800741c <HAL_UART_Init+0x280>)
 8007312:	0052      	lsls	r2, r2, #1
 8007314:	5ad6      	ldrh	r6, [r2, r3]
 8007316:	0028      	movs	r0, r5
 8007318:	0031      	movs	r1, r6
 800731a:	f7f8 ff0d 	bl	8000138 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800731e:	6867      	ldr	r7, [r4, #4]
 8007320:	007b      	lsls	r3, r7, #1
 8007322:	19db      	adds	r3, r3, r7
 8007324:	4298      	cmp	r0, r3
 8007326:	d200      	bcs.n	800732a <HAL_UART_Init+0x18e>
 8007328:	e775      	b.n	8007216 <HAL_UART_Init+0x7a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800732a:	033b      	lsls	r3, r7, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800732c:	4298      	cmp	r0, r3
 800732e:	d900      	bls.n	8007332 <HAL_UART_Init+0x196>
 8007330:	e771      	b.n	8007216 <HAL_UART_Init+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007332:	0032      	movs	r2, r6
 8007334:	2300      	movs	r3, #0
 8007336:	0028      	movs	r0, r5
 8007338:	2100      	movs	r1, #0
 800733a:	f7f9 f8eb 	bl	8000514 <__aeabi_uldivmod>
 800733e:	2600      	movs	r6, #0
 8007340:	0e05      	lsrs	r5, r0, #24
 8007342:	020b      	lsls	r3, r1, #8
 8007344:	432b      	orrs	r3, r5
 8007346:	0202      	lsls	r2, r0, #8
 8007348:	087d      	lsrs	r5, r7, #1
 800734a:	1952      	adds	r2, r2, r5
 800734c:	4173      	adcs	r3, r6
 800734e:	0010      	movs	r0, r2
 8007350:	0019      	movs	r1, r3
 8007352:	003a      	movs	r2, r7
 8007354:	2300      	movs	r3, #0
 8007356:	f7f9 f8dd 	bl	8000514 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800735a:	4b34      	ldr	r3, [pc, #208]	@ (800742c <HAL_UART_Init+0x290>)
 800735c:	18c2      	adds	r2, r0, r3
 800735e:	4b34      	ldr	r3, [pc, #208]	@ (8007430 <HAL_UART_Init+0x294>)
 8007360:	429a      	cmp	r2, r3
 8007362:	d900      	bls.n	8007366 <HAL_UART_Init+0x1ca>
 8007364:	e757      	b.n	8007216 <HAL_UART_Init+0x7a>
          huart->Instance->BRR = usartdiv;
 8007366:	6823      	ldr	r3, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8007368:	4a2a      	ldr	r2, [pc, #168]	@ (8007414 <HAL_UART_Init+0x278>)
          huart->Instance->BRR = usartdiv;
 800736a:	60d8      	str	r0, [r3, #12]
  huart->NbRxDataToProcess = 1;
 800736c:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800736e:	6766      	str	r6, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8007370:	67a6      	str	r6, [r4, #120]	@ 0x78
  return ret;
 8007372:	e785      	b.n	8007280 <HAL_UART_Init+0xe4>
  huart->NbRxDataToProcess = 1;
 8007374:	4b27      	ldr	r3, [pc, #156]	@ (8007414 <HAL_UART_Init+0x278>)
  huart->RxISR = NULL;
 8007376:	6760      	str	r0, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8007378:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800737a:	67a0      	str	r0, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800737c:	6823      	ldr	r3, [r4, #0]
 800737e:	e77f      	b.n	8007280 <HAL_UART_Init+0xe4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007380:	2380      	movs	r3, #128	@ 0x80
 8007382:	021b      	lsls	r3, r3, #8
 8007384:	4298      	cmp	r0, r3
 8007386:	d008      	beq.n	800739a <HAL_UART_Init+0x1fe>
        pclk = HAL_RCC_GetSysClockFreq();
 8007388:	f7fe fcc0 	bl	8005d0c <HAL_RCC_GetSysClockFreq>
        break;
 800738c:	e75d      	b.n	800724a <HAL_UART_Init+0xae>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800738e:	2380      	movs	r3, #128	@ 0x80
 8007390:	021b      	lsls	r3, r3, #8
 8007392:	4298      	cmp	r0, r3
 8007394:	d006      	beq.n	80073a4 <HAL_UART_Init+0x208>
        pclk = (uint32_t) LSE_VALUE;
 8007396:	0018      	movs	r0, r3
 8007398:	e75b      	b.n	8007252 <HAL_UART_Init+0xb6>
        pclk = HAL_RCC_GetSysClockFreq();
 800739a:	f7fe fcb7 	bl	8005d0c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800739e:	2800      	cmp	r0, #0
 80073a0:	d0e8      	beq.n	8007374 <HAL_UART_Init+0x1d8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80073a2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80073a4:	4b1d      	ldr	r3, [pc, #116]	@ (800741c <HAL_UART_Init+0x280>)
 80073a6:	0052      	lsls	r2, r2, #1
 80073a8:	5ad1      	ldrh	r1, [r2, r3]
 80073aa:	f7f8 fec5 	bl	8000138 <__udivsi3>
 80073ae:	6865      	ldr	r5, [r4, #4]
 80073b0:	0040      	lsls	r0, r0, #1
 80073b2:	086b      	lsrs	r3, r5, #1
 80073b4:	18c0      	adds	r0, r0, r3
 80073b6:	0029      	movs	r1, r5
 80073b8:	f7f8 febe 	bl	8000138 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073bc:	0002      	movs	r2, r0
 80073be:	4b18      	ldr	r3, [pc, #96]	@ (8007420 <HAL_UART_Init+0x284>)
 80073c0:	3a10      	subs	r2, #16
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d900      	bls.n	80073c8 <HAL_UART_Init+0x22c>
 80073c6:	e726      	b.n	8007216 <HAL_UART_Init+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073c8:	4a1a      	ldr	r2, [pc, #104]	@ (8007434 <HAL_UART_Init+0x298>)
        huart->Instance->BRR = brrtemp;
 80073ca:	6823      	ldr	r3, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073cc:	4002      	ands	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073ce:	0700      	lsls	r0, r0, #28
 80073d0:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80073d2:	4302      	orrs	r2, r0
 80073d4:	60da      	str	r2, [r3, #12]
  huart->NbRxDataToProcess = 1;
 80073d6:	e74e      	b.n	8007276 <HAL_UART_Init+0xda>
 80073d8:	4b0e      	ldr	r3, [pc, #56]	@ (8007414 <HAL_UART_Init+0x278>)
  huart->RxISR = NULL;
 80073da:	6765      	str	r5, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 80073dc:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80073de:	67a5      	str	r5, [r4, #120]	@ 0x78
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073e0:	6823      	ldr	r3, [r4, #0]
 80073e2:	e74d      	b.n	8007280 <HAL_UART_Init+0xe4>
        pclk = (uint32_t) HSI_VALUE;
 80073e4:	4810      	ldr	r0, [pc, #64]	@ (8007428 <HAL_UART_Init+0x28c>)
 80073e6:	e7dd      	b.n	80073a4 <HAL_UART_Init+0x208>
        pclk = HAL_RCC_GetPCLK1Freq();
 80073e8:	f7fe fda6 	bl	8005f38 <HAL_RCC_GetPCLK1Freq>
 80073ec:	0005      	movs	r5, r0
        break;
 80073ee:	e786      	b.n	80072fe <HAL_UART_Init+0x162>
        pclk = HAL_RCC_GetPCLK1Freq();
 80073f0:	f7fe fda2 	bl	8005f38 <HAL_RCC_GetPCLK1Freq>
        break;
 80073f4:	e7d3      	b.n	800739e <HAL_UART_Init+0x202>
        pclk = (uint32_t) HSI_VALUE;
 80073f6:	4d0c      	ldr	r5, [pc, #48]	@ (8007428 <HAL_UART_Init+0x28c>)
 80073f8:	e78a      	b.n	8007310 <HAL_UART_Init+0x174>
 80073fa:	46c0      	nop			@ (mov r8, r8)
 80073fc:	cfff69f3 	.word	0xcfff69f3
 8007400:	ffffcfff 	.word	0xffffcfff
 8007404:	40008000 	.word	0x40008000
 8007408:	11fff4ff 	.word	0x11fff4ff
 800740c:	40013800 	.word	0x40013800
 8007410:	40004400 	.word	0x40004400
 8007414:	00010001 	.word	0x00010001
 8007418:	40021000 	.word	0x40021000
 800741c:	0800caf4 	.word	0x0800caf4
 8007420:	0000ffef 	.word	0x0000ffef
 8007424:	ffffb7ff 	.word	0xffffb7ff
 8007428:	00f42400 	.word	0x00f42400
 800742c:	fffffd00 	.word	0xfffffd00
 8007430:	000ffcff 	.word	0x000ffcff
 8007434:	0000fff0 	.word	0x0000fff0

08007438 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007438:	4770      	bx	lr
 800743a:	46c0      	nop			@ (mov r8, r8)

0800743c <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 800743c:	4770      	bx	lr
 800743e:	46c0      	nop			@ (mov r8, r8)

08007440 <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8007440:	4770      	bx	lr
 8007442:	46c0      	nop			@ (mov r8, r8)

08007444 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007444:	b570      	push	{r4, r5, r6, lr}

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007446:	2484      	movs	r4, #132	@ 0x84
 8007448:	5d03      	ldrb	r3, [r0, r4]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d012      	beq.n	8007474 <HAL_UARTEx_DisableFifoMode+0x30>

  huart->gState = HAL_UART_STATE_BUSY;
 800744e:	2588      	movs	r5, #136	@ 0x88
 8007450:	2324      	movs	r3, #36	@ 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007452:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8007454:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007456:	6803      	ldr	r3, [r0, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800745a:	6819      	ldr	r1, [r3, #0]
 800745c:	43b1      	bics	r1, r6
 800745e:	6019      	str	r1, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007460:	4905      	ldr	r1, [pc, #20]	@ (8007478 <HAL_UARTEx_DisableFifoMode+0x34>)
 8007462:	400a      	ands	r2, r1
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007464:	2100      	movs	r1, #0
 8007466:	6641      	str	r1, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007468:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800746a:	2320      	movs	r3, #32
 800746c:	5143      	str	r3, [r0, r5]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800746e:	5501      	strb	r1, [r0, r4]

  return HAL_OK;
 8007470:	2000      	movs	r0, #0
}
 8007472:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8007474:	2002      	movs	r0, #2
 8007476:	e7fc      	b.n	8007472 <HAL_UARTEx_DisableFifoMode+0x2e>
 8007478:	dfffffff 	.word	0xdfffffff

0800747c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800747c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800747e:	46d6      	mov	lr, sl
 8007480:	464f      	mov	r7, r9
 8007482:	4646      	mov	r6, r8
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007484:	2384      	movs	r3, #132	@ 0x84
{
 8007486:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8007488:	5cc3      	ldrb	r3, [r0, r3]
{
 800748a:	0004      	movs	r4, r0
 800748c:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800748e:	2b01      	cmp	r3, #1
 8007490:	d03d      	beq.n	800750e <HAL_UARTEx_SetTxFifoThreshold+0x92>

  huart->gState = HAL_UART_STATE_BUSY;
 8007492:	2388      	movs	r3, #136	@ 0x88
 8007494:	2124      	movs	r1, #36	@ 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007496:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007498:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800749a:	682e      	ldr	r6, [r5, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800749c:	682b      	ldr	r3, [r5, #0]
 800749e:	3923      	subs	r1, #35	@ 0x23
 80074a0:	438b      	bics	r3, r1
 80074a2:	602b      	str	r3, [r5, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074a4:	68ab      	ldr	r3, [r5, #8]
 80074a6:	00db      	lsls	r3, r3, #3
 80074a8:	08d9      	lsrs	r1, r3, #3
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074aa:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074ac:	4311      	orrs	r1, r2
 80074ae:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d029      	beq.n	8007508 <HAL_UARTEx_SetTxFifoThreshold+0x8c>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074b4:	68ab      	ldr	r3, [r5, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074b6:	4a17      	ldr	r2, [pc, #92]	@ (8007514 <HAL_UARTEx_SetTxFifoThreshold+0x98>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074b8:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074ba:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80074bc:	68ab      	ldr	r3, [r5, #8]
 80074be:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074c0:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80074c2:	4a15      	ldr	r2, [pc, #84]	@ (8007518 <HAL_UARTEx_SetTxFifoThreshold+0x9c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074c4:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80074c6:	5cd1      	ldrb	r1, [r2, r3]
 80074c8:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074ca:	f7f8 febf 	bl	800024c <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074ce:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074d0:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074d2:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074d4:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80074d6:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074d8:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80074da:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074dc:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80074de:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074e0:	f7f8 feb4 	bl	800024c <__divsi3>
 80074e4:	b280      	uxth	r0, r0
 80074e6:	2368      	movs	r3, #104	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 80074e8:	2220      	movs	r2, #32
 80074ea:	52e0      	strh	r0, [r4, r3]
 80074ec:	3302      	adds	r3, #2
 80074ee:	52e7      	strh	r7, [r4, r3]
 80074f0:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074f2:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 80074f4:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 80074f6:	2200      	movs	r2, #0
  return HAL_OK;
 80074f8:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 80074fa:	3b04      	subs	r3, #4
 80074fc:	54e2      	strb	r2, [r4, r3]
}
 80074fe:	bce0      	pop	{r5, r6, r7}
 8007500:	46ba      	mov	sl, r7
 8007502:	46b1      	mov	r9, r6
 8007504:	46a8      	mov	r8, r5
 8007506:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 8007508:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 800750a:	2701      	movs	r7, #1
 800750c:	e7eb      	b.n	80074e6 <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 800750e:	2002      	movs	r0, #2
 8007510:	e7f5      	b.n	80074fe <HAL_UARTEx_SetTxFifoThreshold+0x82>
 8007512:	46c0      	nop			@ (mov r8, r8)
 8007514:	0800cb14 	.word	0x0800cb14
 8007518:	0800cb0c 	.word	0x0800cb0c

0800751c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800751c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800751e:	46d6      	mov	lr, sl
 8007520:	464f      	mov	r7, r9
 8007522:	4646      	mov	r6, r8
  __HAL_LOCK(huart);
 8007524:	2384      	movs	r3, #132	@ 0x84
{
 8007526:	b5c0      	push	{r6, r7, lr}
  __HAL_LOCK(huart);
 8007528:	5cc3      	ldrb	r3, [r0, r3]
{
 800752a:	0004      	movs	r4, r0
 800752c:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 800752e:	2b01      	cmp	r3, #1
 8007530:	d03d      	beq.n	80075ae <HAL_UARTEx_SetRxFifoThreshold+0x92>
  huart->gState = HAL_UART_STATE_BUSY;
 8007532:	2388      	movs	r3, #136	@ 0x88
 8007534:	2124      	movs	r1, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007536:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007538:	50c1      	str	r1, [r0, r3]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800753a:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 800753c:	682b      	ldr	r3, [r5, #0]
 800753e:	3923      	subs	r1, #35	@ 0x23
 8007540:	438b      	bics	r3, r1
 8007542:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007544:	68a9      	ldr	r1, [r5, #8]
 8007546:	4b1b      	ldr	r3, [pc, #108]	@ (80075b4 <HAL_UARTEx_SetRxFifoThreshold+0x98>)
 8007548:	4019      	ands	r1, r3
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800754a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800754c:	4311      	orrs	r1, r2
 800754e:	60a9      	str	r1, [r5, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007550:	2b00      	cmp	r3, #0
 8007552:	d029      	beq.n	80075a8 <HAL_UARTEx_SetRxFifoThreshold+0x8c>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007554:	68ab      	ldr	r3, [r5, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007556:	4a18      	ldr	r2, [pc, #96]	@ (80075b8 <HAL_UARTEx_SetRxFifoThreshold+0x9c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007558:	4698      	mov	r8, r3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800755a:	4692      	mov	sl, r2
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800755c:	68ab      	ldr	r3, [r5, #8]
 800755e:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007560:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007562:	4a16      	ldr	r2, [pc, #88]	@ (80075bc <HAL_UARTEx_SetRxFifoThreshold+0xa0>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007564:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007566:	5cd1      	ldrb	r1, [r2, r3]
 8007568:	4691      	mov	r9, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800756a:	f7f8 fe6f 	bl	800024c <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800756e:	4643      	mov	r3, r8
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007570:	4652      	mov	r2, sl
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007572:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007574:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007576:	b287      	uxth	r7, r0
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007578:	5cd0      	ldrb	r0, [r2, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 800757a:	464a      	mov	r2, r9
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800757c:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800757e:	5cd1      	ldrb	r1, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007580:	f7f8 fe64 	bl	800024c <__divsi3>
 8007584:	b280      	uxth	r0, r0
 8007586:	2368      	movs	r3, #104	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 8007588:	2220      	movs	r2, #32
 800758a:	52e0      	strh	r0, [r4, r3]
 800758c:	3302      	adds	r3, #2
 800758e:	52e7      	strh	r7, [r4, r3]
 8007590:	331e      	adds	r3, #30
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007592:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007594:	50e2      	str	r2, [r4, r3]
  __HAL_UNLOCK(huart);
 8007596:	2200      	movs	r2, #0
  return HAL_OK;
 8007598:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 800759a:	3b04      	subs	r3, #4
 800759c:	54e2      	strb	r2, [r4, r3]
}
 800759e:	bce0      	pop	{r5, r6, r7}
 80075a0:	46ba      	mov	sl, r7
 80075a2:	46b1      	mov	r9, r6
 80075a4:	46a8      	mov	r8, r5
 80075a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 80075a8:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 80075aa:	2701      	movs	r7, #1
 80075ac:	e7eb      	b.n	8007586 <HAL_UARTEx_SetRxFifoThreshold+0x6a>
  __HAL_LOCK(huart);
 80075ae:	2002      	movs	r0, #2
 80075b0:	e7f5      	b.n	800759e <HAL_UARTEx_SetRxFifoThreshold+0x82>
 80075b2:	46c0      	nop			@ (mov r8, r8)
 80075b4:	f1ffffff 	.word	0xf1ffffff
 80075b8:	0800cb14 	.word	0x0800cb14
 80075bc:	0800cb0c 	.word	0x0800cb0c

080075c0 <cos>:
 80075c0:	b530      	push	{r4, r5, lr}
 80075c2:	4a1d      	ldr	r2, [pc, #116]	@ (8007638 <cos+0x78>)
 80075c4:	004b      	lsls	r3, r1, #1
 80075c6:	b087      	sub	sp, #28
 80075c8:	085b      	lsrs	r3, r3, #1
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d804      	bhi.n	80075d8 <cos+0x18>
 80075ce:	2200      	movs	r2, #0
 80075d0:	2300      	movs	r3, #0
 80075d2:	f000 f879 	bl	80076c8 <__kernel_cos>
 80075d6:	e006      	b.n	80075e6 <cos+0x26>
 80075d8:	4a18      	ldr	r2, [pc, #96]	@ (800763c <cos+0x7c>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d905      	bls.n	80075ea <cos+0x2a>
 80075de:	0002      	movs	r2, r0
 80075e0:	000b      	movs	r3, r1
 80075e2:	f7fb fa79 	bl	8002ad8 <__aeabi_dsub>
 80075e6:	b007      	add	sp, #28
 80075e8:	bd30      	pop	{r4, r5, pc}
 80075ea:	aa02      	add	r2, sp, #8
 80075ec:	f000 f9d8 	bl	80079a0 <__ieee754_rem_pio2>
 80075f0:	9c04      	ldr	r4, [sp, #16]
 80075f2:	9d05      	ldr	r5, [sp, #20]
 80075f4:	2303      	movs	r3, #3
 80075f6:	4003      	ands	r3, r0
 80075f8:	9802      	ldr	r0, [sp, #8]
 80075fa:	9903      	ldr	r1, [sp, #12]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d006      	beq.n	800760e <cos+0x4e>
 8007600:	2b02      	cmp	r3, #2
 8007602:	d00d      	beq.n	8007620 <cos+0x60>
 8007604:	2b00      	cmp	r3, #0
 8007606:	d110      	bne.n	800762a <cos+0x6a>
 8007608:	0022      	movs	r2, r4
 800760a:	002b      	movs	r3, r5
 800760c:	e7e1      	b.n	80075d2 <cos+0x12>
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	0022      	movs	r2, r4
 8007612:	002b      	movs	r3, r5
 8007614:	f000 f918 	bl	8007848 <__kernel_sin>
 8007618:	2380      	movs	r3, #128	@ 0x80
 800761a:	061b      	lsls	r3, r3, #24
 800761c:	18c9      	adds	r1, r1, r3
 800761e:	e7e2      	b.n	80075e6 <cos+0x26>
 8007620:	0022      	movs	r2, r4
 8007622:	002b      	movs	r3, r5
 8007624:	f000 f850 	bl	80076c8 <__kernel_cos>
 8007628:	e7f6      	b.n	8007618 <cos+0x58>
 800762a:	2301      	movs	r3, #1
 800762c:	0022      	movs	r2, r4
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	002b      	movs	r3, r5
 8007632:	f000 f909 	bl	8007848 <__kernel_sin>
 8007636:	e7d6      	b.n	80075e6 <cos+0x26>
 8007638:	3fe921fb 	.word	0x3fe921fb
 800763c:	7fefffff 	.word	0x7fefffff

08007640 <sin>:
 8007640:	b530      	push	{r4, r5, lr}
 8007642:	4a1f      	ldr	r2, [pc, #124]	@ (80076c0 <sin+0x80>)
 8007644:	004b      	lsls	r3, r1, #1
 8007646:	b087      	sub	sp, #28
 8007648:	085b      	lsrs	r3, r3, #1
 800764a:	4293      	cmp	r3, r2
 800764c:	d806      	bhi.n	800765c <sin+0x1c>
 800764e:	2300      	movs	r3, #0
 8007650:	2200      	movs	r2, #0
 8007652:	9300      	str	r3, [sp, #0]
 8007654:	2300      	movs	r3, #0
 8007656:	f000 f8f7 	bl	8007848 <__kernel_sin>
 800765a:	e006      	b.n	800766a <sin+0x2a>
 800765c:	4a19      	ldr	r2, [pc, #100]	@ (80076c4 <sin+0x84>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d905      	bls.n	800766e <sin+0x2e>
 8007662:	0002      	movs	r2, r0
 8007664:	000b      	movs	r3, r1
 8007666:	f7fb fa37 	bl	8002ad8 <__aeabi_dsub>
 800766a:	b007      	add	sp, #28
 800766c:	bd30      	pop	{r4, r5, pc}
 800766e:	aa02      	add	r2, sp, #8
 8007670:	f000 f996 	bl	80079a0 <__ieee754_rem_pio2>
 8007674:	9c04      	ldr	r4, [sp, #16]
 8007676:	9d05      	ldr	r5, [sp, #20]
 8007678:	2303      	movs	r3, #3
 800767a:	4003      	ands	r3, r0
 800767c:	9802      	ldr	r0, [sp, #8]
 800767e:	9903      	ldr	r1, [sp, #12]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d008      	beq.n	8007696 <sin+0x56>
 8007684:	2b02      	cmp	r3, #2
 8007686:	d00b      	beq.n	80076a0 <sin+0x60>
 8007688:	2b00      	cmp	r3, #0
 800768a:	d113      	bne.n	80076b4 <sin+0x74>
 800768c:	3301      	adds	r3, #1
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	0022      	movs	r2, r4
 8007692:	002b      	movs	r3, r5
 8007694:	e7df      	b.n	8007656 <sin+0x16>
 8007696:	0022      	movs	r2, r4
 8007698:	002b      	movs	r3, r5
 800769a:	f000 f815 	bl	80076c8 <__kernel_cos>
 800769e:	e7e4      	b.n	800766a <sin+0x2a>
 80076a0:	2301      	movs	r3, #1
 80076a2:	0022      	movs	r2, r4
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	002b      	movs	r3, r5
 80076a8:	f000 f8ce 	bl	8007848 <__kernel_sin>
 80076ac:	2380      	movs	r3, #128	@ 0x80
 80076ae:	061b      	lsls	r3, r3, #24
 80076b0:	18c9      	adds	r1, r1, r3
 80076b2:	e7da      	b.n	800766a <sin+0x2a>
 80076b4:	0022      	movs	r2, r4
 80076b6:	002b      	movs	r3, r5
 80076b8:	f000 f806 	bl	80076c8 <__kernel_cos>
 80076bc:	e7f6      	b.n	80076ac <sin+0x6c>
 80076be:	46c0      	nop			@ (mov r8, r8)
 80076c0:	3fe921fb 	.word	0x3fe921fb
 80076c4:	7fefffff 	.word	0x7fefffff

080076c8 <__kernel_cos>:
 80076c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076ca:	b087      	sub	sp, #28
 80076cc:	9204      	str	r2, [sp, #16]
 80076ce:	9305      	str	r3, [sp, #20]
 80076d0:	004b      	lsls	r3, r1, #1
 80076d2:	085b      	lsrs	r3, r3, #1
 80076d4:	9301      	str	r3, [sp, #4]
 80076d6:	23f9      	movs	r3, #249	@ 0xf9
 80076d8:	9a01      	ldr	r2, [sp, #4]
 80076da:	0004      	movs	r4, r0
 80076dc:	000d      	movs	r5, r1
 80076de:	059b      	lsls	r3, r3, #22
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d204      	bcs.n	80076ee <__kernel_cos+0x26>
 80076e4:	f7fb fdb6 	bl	8003254 <__aeabi_d2iz>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	d100      	bne.n	80076ee <__kernel_cos+0x26>
 80076ec:	e084      	b.n	80077f8 <__kernel_cos+0x130>
 80076ee:	0022      	movs	r2, r4
 80076f0:	002b      	movs	r3, r5
 80076f2:	0020      	movs	r0, r4
 80076f4:	0029      	movs	r1, r5
 80076f6:	f7fa ff27 	bl	8002548 <__aeabi_dmul>
 80076fa:	2200      	movs	r2, #0
 80076fc:	4b40      	ldr	r3, [pc, #256]	@ (8007800 <__kernel_cos+0x138>)
 80076fe:	0006      	movs	r6, r0
 8007700:	000f      	movs	r7, r1
 8007702:	f7fa ff21 	bl	8002548 <__aeabi_dmul>
 8007706:	4a3f      	ldr	r2, [pc, #252]	@ (8007804 <__kernel_cos+0x13c>)
 8007708:	9002      	str	r0, [sp, #8]
 800770a:	9103      	str	r1, [sp, #12]
 800770c:	4b3e      	ldr	r3, [pc, #248]	@ (8007808 <__kernel_cos+0x140>)
 800770e:	0030      	movs	r0, r6
 8007710:	0039      	movs	r1, r7
 8007712:	f7fa ff19 	bl	8002548 <__aeabi_dmul>
 8007716:	4a3d      	ldr	r2, [pc, #244]	@ (800780c <__kernel_cos+0x144>)
 8007718:	4b3d      	ldr	r3, [pc, #244]	@ (8007810 <__kernel_cos+0x148>)
 800771a:	f7f9 ff6d 	bl	80015f8 <__aeabi_dadd>
 800771e:	0032      	movs	r2, r6
 8007720:	003b      	movs	r3, r7
 8007722:	f7fa ff11 	bl	8002548 <__aeabi_dmul>
 8007726:	4a3b      	ldr	r2, [pc, #236]	@ (8007814 <__kernel_cos+0x14c>)
 8007728:	4b3b      	ldr	r3, [pc, #236]	@ (8007818 <__kernel_cos+0x150>)
 800772a:	f7fb f9d5 	bl	8002ad8 <__aeabi_dsub>
 800772e:	0032      	movs	r2, r6
 8007730:	003b      	movs	r3, r7
 8007732:	f7fa ff09 	bl	8002548 <__aeabi_dmul>
 8007736:	4a39      	ldr	r2, [pc, #228]	@ (800781c <__kernel_cos+0x154>)
 8007738:	4b39      	ldr	r3, [pc, #228]	@ (8007820 <__kernel_cos+0x158>)
 800773a:	f7f9 ff5d 	bl	80015f8 <__aeabi_dadd>
 800773e:	0032      	movs	r2, r6
 8007740:	003b      	movs	r3, r7
 8007742:	f7fa ff01 	bl	8002548 <__aeabi_dmul>
 8007746:	4a37      	ldr	r2, [pc, #220]	@ (8007824 <__kernel_cos+0x15c>)
 8007748:	4b37      	ldr	r3, [pc, #220]	@ (8007828 <__kernel_cos+0x160>)
 800774a:	f7fb f9c5 	bl	8002ad8 <__aeabi_dsub>
 800774e:	0032      	movs	r2, r6
 8007750:	003b      	movs	r3, r7
 8007752:	f7fa fef9 	bl	8002548 <__aeabi_dmul>
 8007756:	4a35      	ldr	r2, [pc, #212]	@ (800782c <__kernel_cos+0x164>)
 8007758:	4b35      	ldr	r3, [pc, #212]	@ (8007830 <__kernel_cos+0x168>)
 800775a:	f7f9 ff4d 	bl	80015f8 <__aeabi_dadd>
 800775e:	0032      	movs	r2, r6
 8007760:	003b      	movs	r3, r7
 8007762:	f7fa fef1 	bl	8002548 <__aeabi_dmul>
 8007766:	0032      	movs	r2, r6
 8007768:	003b      	movs	r3, r7
 800776a:	f7fa feed 	bl	8002548 <__aeabi_dmul>
 800776e:	9a04      	ldr	r2, [sp, #16]
 8007770:	9b05      	ldr	r3, [sp, #20]
 8007772:	0006      	movs	r6, r0
 8007774:	000f      	movs	r7, r1
 8007776:	0020      	movs	r0, r4
 8007778:	0029      	movs	r1, r5
 800777a:	f7fa fee5 	bl	8002548 <__aeabi_dmul>
 800777e:	0002      	movs	r2, r0
 8007780:	000b      	movs	r3, r1
 8007782:	0030      	movs	r0, r6
 8007784:	0039      	movs	r1, r7
 8007786:	f7fb f9a7 	bl	8002ad8 <__aeabi_dsub>
 800778a:	4b2a      	ldr	r3, [pc, #168]	@ (8007834 <__kernel_cos+0x16c>)
 800778c:	9a01      	ldr	r2, [sp, #4]
 800778e:	9004      	str	r0, [sp, #16]
 8007790:	9105      	str	r1, [sp, #20]
 8007792:	429a      	cmp	r2, r3
 8007794:	d80d      	bhi.n	80077b2 <__kernel_cos+0xea>
 8007796:	0002      	movs	r2, r0
 8007798:	000b      	movs	r3, r1
 800779a:	9802      	ldr	r0, [sp, #8]
 800779c:	9903      	ldr	r1, [sp, #12]
 800779e:	f7fb f99b 	bl	8002ad8 <__aeabi_dsub>
 80077a2:	0002      	movs	r2, r0
 80077a4:	2000      	movs	r0, #0
 80077a6:	000b      	movs	r3, r1
 80077a8:	4923      	ldr	r1, [pc, #140]	@ (8007838 <__kernel_cos+0x170>)
 80077aa:	f7fb f995 	bl	8002ad8 <__aeabi_dsub>
 80077ae:	b007      	add	sp, #28
 80077b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077b2:	4b22      	ldr	r3, [pc, #136]	@ (800783c <__kernel_cos+0x174>)
 80077b4:	9a01      	ldr	r2, [sp, #4]
 80077b6:	2600      	movs	r6, #0
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d81b      	bhi.n	80077f4 <__kernel_cos+0x12c>
 80077bc:	0013      	movs	r3, r2
 80077be:	4a20      	ldr	r2, [pc, #128]	@ (8007840 <__kernel_cos+0x178>)
 80077c0:	4694      	mov	ip, r2
 80077c2:	4463      	add	r3, ip
 80077c4:	001f      	movs	r7, r3
 80077c6:	0032      	movs	r2, r6
 80077c8:	003b      	movs	r3, r7
 80077ca:	2000      	movs	r0, #0
 80077cc:	491a      	ldr	r1, [pc, #104]	@ (8007838 <__kernel_cos+0x170>)
 80077ce:	f7fb f983 	bl	8002ad8 <__aeabi_dsub>
 80077d2:	0032      	movs	r2, r6
 80077d4:	0004      	movs	r4, r0
 80077d6:	000d      	movs	r5, r1
 80077d8:	9802      	ldr	r0, [sp, #8]
 80077da:	9903      	ldr	r1, [sp, #12]
 80077dc:	003b      	movs	r3, r7
 80077de:	f7fb f97b 	bl	8002ad8 <__aeabi_dsub>
 80077e2:	9a04      	ldr	r2, [sp, #16]
 80077e4:	9b05      	ldr	r3, [sp, #20]
 80077e6:	f7fb f977 	bl	8002ad8 <__aeabi_dsub>
 80077ea:	0002      	movs	r2, r0
 80077ec:	000b      	movs	r3, r1
 80077ee:	0020      	movs	r0, r4
 80077f0:	0029      	movs	r1, r5
 80077f2:	e7da      	b.n	80077aa <__kernel_cos+0xe2>
 80077f4:	4f13      	ldr	r7, [pc, #76]	@ (8007844 <__kernel_cos+0x17c>)
 80077f6:	e7e6      	b.n	80077c6 <__kernel_cos+0xfe>
 80077f8:	2000      	movs	r0, #0
 80077fa:	490f      	ldr	r1, [pc, #60]	@ (8007838 <__kernel_cos+0x170>)
 80077fc:	e7d7      	b.n	80077ae <__kernel_cos+0xe6>
 80077fe:	46c0      	nop			@ (mov r8, r8)
 8007800:	3fe00000 	.word	0x3fe00000
 8007804:	be8838d4 	.word	0xbe8838d4
 8007808:	bda8fae9 	.word	0xbda8fae9
 800780c:	bdb4b1c4 	.word	0xbdb4b1c4
 8007810:	3e21ee9e 	.word	0x3e21ee9e
 8007814:	809c52ad 	.word	0x809c52ad
 8007818:	3e927e4f 	.word	0x3e927e4f
 800781c:	19cb1590 	.word	0x19cb1590
 8007820:	3efa01a0 	.word	0x3efa01a0
 8007824:	16c15177 	.word	0x16c15177
 8007828:	3f56c16c 	.word	0x3f56c16c
 800782c:	5555554c 	.word	0x5555554c
 8007830:	3fa55555 	.word	0x3fa55555
 8007834:	3fd33332 	.word	0x3fd33332
 8007838:	3ff00000 	.word	0x3ff00000
 800783c:	3fe90000 	.word	0x3fe90000
 8007840:	ffe00000 	.word	0xffe00000
 8007844:	3fd20000 	.word	0x3fd20000

08007848 <__kernel_sin>:
 8007848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800784a:	b089      	sub	sp, #36	@ 0x24
 800784c:	9202      	str	r2, [sp, #8]
 800784e:	9303      	str	r3, [sp, #12]
 8007850:	22f9      	movs	r2, #249	@ 0xf9
 8007852:	004b      	lsls	r3, r1, #1
 8007854:	0006      	movs	r6, r0
 8007856:	000f      	movs	r7, r1
 8007858:	085b      	lsrs	r3, r3, #1
 800785a:	0592      	lsls	r2, r2, #22
 800785c:	4293      	cmp	r3, r2
 800785e:	d203      	bcs.n	8007868 <__kernel_sin+0x20>
 8007860:	f7fb fcf8 	bl	8003254 <__aeabi_d2iz>
 8007864:	2800      	cmp	r0, #0
 8007866:	d04c      	beq.n	8007902 <__kernel_sin+0xba>
 8007868:	0032      	movs	r2, r6
 800786a:	003b      	movs	r3, r7
 800786c:	0030      	movs	r0, r6
 800786e:	0039      	movs	r1, r7
 8007870:	f7fa fe6a 	bl	8002548 <__aeabi_dmul>
 8007874:	0004      	movs	r4, r0
 8007876:	000d      	movs	r5, r1
 8007878:	0002      	movs	r2, r0
 800787a:	000b      	movs	r3, r1
 800787c:	0030      	movs	r0, r6
 800787e:	0039      	movs	r1, r7
 8007880:	f7fa fe62 	bl	8002548 <__aeabi_dmul>
 8007884:	4a39      	ldr	r2, [pc, #228]	@ (800796c <__kernel_sin+0x124>)
 8007886:	9000      	str	r0, [sp, #0]
 8007888:	9101      	str	r1, [sp, #4]
 800788a:	4b39      	ldr	r3, [pc, #228]	@ (8007970 <__kernel_sin+0x128>)
 800788c:	0020      	movs	r0, r4
 800788e:	0029      	movs	r1, r5
 8007890:	f7fa fe5a 	bl	8002548 <__aeabi_dmul>
 8007894:	4a37      	ldr	r2, [pc, #220]	@ (8007974 <__kernel_sin+0x12c>)
 8007896:	4b38      	ldr	r3, [pc, #224]	@ (8007978 <__kernel_sin+0x130>)
 8007898:	f7fb f91e 	bl	8002ad8 <__aeabi_dsub>
 800789c:	0022      	movs	r2, r4
 800789e:	002b      	movs	r3, r5
 80078a0:	f7fa fe52 	bl	8002548 <__aeabi_dmul>
 80078a4:	4a35      	ldr	r2, [pc, #212]	@ (800797c <__kernel_sin+0x134>)
 80078a6:	4b36      	ldr	r3, [pc, #216]	@ (8007980 <__kernel_sin+0x138>)
 80078a8:	f7f9 fea6 	bl	80015f8 <__aeabi_dadd>
 80078ac:	0022      	movs	r2, r4
 80078ae:	002b      	movs	r3, r5
 80078b0:	f7fa fe4a 	bl	8002548 <__aeabi_dmul>
 80078b4:	4a33      	ldr	r2, [pc, #204]	@ (8007984 <__kernel_sin+0x13c>)
 80078b6:	4b34      	ldr	r3, [pc, #208]	@ (8007988 <__kernel_sin+0x140>)
 80078b8:	f7fb f90e 	bl	8002ad8 <__aeabi_dsub>
 80078bc:	0022      	movs	r2, r4
 80078be:	002b      	movs	r3, r5
 80078c0:	f7fa fe42 	bl	8002548 <__aeabi_dmul>
 80078c4:	4b31      	ldr	r3, [pc, #196]	@ (800798c <__kernel_sin+0x144>)
 80078c6:	4a32      	ldr	r2, [pc, #200]	@ (8007990 <__kernel_sin+0x148>)
 80078c8:	f7f9 fe96 	bl	80015f8 <__aeabi_dadd>
 80078cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078ce:	9004      	str	r0, [sp, #16]
 80078d0:	9105      	str	r1, [sp, #20]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d119      	bne.n	800790a <__kernel_sin+0xc2>
 80078d6:	0002      	movs	r2, r0
 80078d8:	000b      	movs	r3, r1
 80078da:	0020      	movs	r0, r4
 80078dc:	0029      	movs	r1, r5
 80078de:	f7fa fe33 	bl	8002548 <__aeabi_dmul>
 80078e2:	4a2c      	ldr	r2, [pc, #176]	@ (8007994 <__kernel_sin+0x14c>)
 80078e4:	4b2c      	ldr	r3, [pc, #176]	@ (8007998 <__kernel_sin+0x150>)
 80078e6:	f7fb f8f7 	bl	8002ad8 <__aeabi_dsub>
 80078ea:	9a00      	ldr	r2, [sp, #0]
 80078ec:	9b01      	ldr	r3, [sp, #4]
 80078ee:	f7fa fe2b 	bl	8002548 <__aeabi_dmul>
 80078f2:	0002      	movs	r2, r0
 80078f4:	000b      	movs	r3, r1
 80078f6:	0030      	movs	r0, r6
 80078f8:	0039      	movs	r1, r7
 80078fa:	f7f9 fe7d 	bl	80015f8 <__aeabi_dadd>
 80078fe:	0006      	movs	r6, r0
 8007900:	000f      	movs	r7, r1
 8007902:	0030      	movs	r0, r6
 8007904:	0039      	movs	r1, r7
 8007906:	b009      	add	sp, #36	@ 0x24
 8007908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800790a:	2200      	movs	r2, #0
 800790c:	9802      	ldr	r0, [sp, #8]
 800790e:	9903      	ldr	r1, [sp, #12]
 8007910:	4b22      	ldr	r3, [pc, #136]	@ (800799c <__kernel_sin+0x154>)
 8007912:	f7fa fe19 	bl	8002548 <__aeabi_dmul>
 8007916:	9a04      	ldr	r2, [sp, #16]
 8007918:	9b05      	ldr	r3, [sp, #20]
 800791a:	9006      	str	r0, [sp, #24]
 800791c:	9107      	str	r1, [sp, #28]
 800791e:	9800      	ldr	r0, [sp, #0]
 8007920:	9901      	ldr	r1, [sp, #4]
 8007922:	f7fa fe11 	bl	8002548 <__aeabi_dmul>
 8007926:	0002      	movs	r2, r0
 8007928:	000b      	movs	r3, r1
 800792a:	9806      	ldr	r0, [sp, #24]
 800792c:	9907      	ldr	r1, [sp, #28]
 800792e:	f7fb f8d3 	bl	8002ad8 <__aeabi_dsub>
 8007932:	0022      	movs	r2, r4
 8007934:	002b      	movs	r3, r5
 8007936:	f7fa fe07 	bl	8002548 <__aeabi_dmul>
 800793a:	9a02      	ldr	r2, [sp, #8]
 800793c:	9b03      	ldr	r3, [sp, #12]
 800793e:	f7fb f8cb 	bl	8002ad8 <__aeabi_dsub>
 8007942:	4a14      	ldr	r2, [pc, #80]	@ (8007994 <__kernel_sin+0x14c>)
 8007944:	0004      	movs	r4, r0
 8007946:	000d      	movs	r5, r1
 8007948:	9800      	ldr	r0, [sp, #0]
 800794a:	9901      	ldr	r1, [sp, #4]
 800794c:	4b12      	ldr	r3, [pc, #72]	@ (8007998 <__kernel_sin+0x150>)
 800794e:	f7fa fdfb 	bl	8002548 <__aeabi_dmul>
 8007952:	0002      	movs	r2, r0
 8007954:	000b      	movs	r3, r1
 8007956:	0020      	movs	r0, r4
 8007958:	0029      	movs	r1, r5
 800795a:	f7f9 fe4d 	bl	80015f8 <__aeabi_dadd>
 800795e:	0002      	movs	r2, r0
 8007960:	000b      	movs	r3, r1
 8007962:	0030      	movs	r0, r6
 8007964:	0039      	movs	r1, r7
 8007966:	f7fb f8b7 	bl	8002ad8 <__aeabi_dsub>
 800796a:	e7c8      	b.n	80078fe <__kernel_sin+0xb6>
 800796c:	5acfd57c 	.word	0x5acfd57c
 8007970:	3de5d93a 	.word	0x3de5d93a
 8007974:	8a2b9ceb 	.word	0x8a2b9ceb
 8007978:	3e5ae5e6 	.word	0x3e5ae5e6
 800797c:	57b1fe7d 	.word	0x57b1fe7d
 8007980:	3ec71de3 	.word	0x3ec71de3
 8007984:	19c161d5 	.word	0x19c161d5
 8007988:	3f2a01a0 	.word	0x3f2a01a0
 800798c:	3f811111 	.word	0x3f811111
 8007990:	1110f8a6 	.word	0x1110f8a6
 8007994:	55555549 	.word	0x55555549
 8007998:	3fc55555 	.word	0x3fc55555
 800799c:	3fe00000 	.word	0x3fe00000

080079a0 <__ieee754_rem_pio2>:
 80079a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079a2:	4baf      	ldr	r3, [pc, #700]	@ (8007c60 <__ieee754_rem_pio2+0x2c0>)
 80079a4:	b095      	sub	sp, #84	@ 0x54
 80079a6:	004d      	lsls	r5, r1, #1
 80079a8:	0017      	movs	r7, r2
 80079aa:	910d      	str	r1, [sp, #52]	@ 0x34
 80079ac:	086d      	lsrs	r5, r5, #1
 80079ae:	429d      	cmp	r5, r3
 80079b0:	d807      	bhi.n	80079c2 <__ieee754_rem_pio2+0x22>
 80079b2:	6010      	str	r0, [r2, #0]
 80079b4:	6051      	str	r1, [r2, #4]
 80079b6:	2300      	movs	r3, #0
 80079b8:	2200      	movs	r2, #0
 80079ba:	60ba      	str	r2, [r7, #8]
 80079bc:	60fb      	str	r3, [r7, #12]
 80079be:	2300      	movs	r3, #0
 80079c0:	e024      	b.n	8007a0c <__ieee754_rem_pio2+0x6c>
 80079c2:	4ba8      	ldr	r3, [pc, #672]	@ (8007c64 <__ieee754_rem_pio2+0x2c4>)
 80079c4:	429d      	cmp	r5, r3
 80079c6:	d900      	bls.n	80079ca <__ieee754_rem_pio2+0x2a>
 80079c8:	e072      	b.n	8007ab0 <__ieee754_rem_pio2+0x110>
 80079ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079cc:	4ca6      	ldr	r4, [pc, #664]	@ (8007c68 <__ieee754_rem_pio2+0x2c8>)
 80079ce:	4aa7      	ldr	r2, [pc, #668]	@ (8007c6c <__ieee754_rem_pio2+0x2cc>)
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	dd37      	ble.n	8007a44 <__ieee754_rem_pio2+0xa4>
 80079d4:	4ba4      	ldr	r3, [pc, #656]	@ (8007c68 <__ieee754_rem_pio2+0x2c8>)
 80079d6:	f7fb f87f 	bl	8002ad8 <__aeabi_dsub>
 80079da:	9002      	str	r0, [sp, #8]
 80079dc:	9103      	str	r1, [sp, #12]
 80079de:	42a5      	cmp	r5, r4
 80079e0:	d018      	beq.n	8007a14 <__ieee754_rem_pio2+0x74>
 80079e2:	4aa3      	ldr	r2, [pc, #652]	@ (8007c70 <__ieee754_rem_pio2+0x2d0>)
 80079e4:	4ba3      	ldr	r3, [pc, #652]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 80079e6:	f7fb f877 	bl	8002ad8 <__aeabi_dsub>
 80079ea:	0002      	movs	r2, r0
 80079ec:	000b      	movs	r3, r1
 80079ee:	0004      	movs	r4, r0
 80079f0:	000d      	movs	r5, r1
 80079f2:	9802      	ldr	r0, [sp, #8]
 80079f4:	9903      	ldr	r1, [sp, #12]
 80079f6:	f7fb f86f 	bl	8002ad8 <__aeabi_dsub>
 80079fa:	4a9d      	ldr	r2, [pc, #628]	@ (8007c70 <__ieee754_rem_pio2+0x2d0>)
 80079fc:	4b9d      	ldr	r3, [pc, #628]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 80079fe:	f7fb f86b 	bl	8002ad8 <__aeabi_dsub>
 8007a02:	2301      	movs	r3, #1
 8007a04:	603c      	str	r4, [r7, #0]
 8007a06:	607d      	str	r5, [r7, #4]
 8007a08:	60b8      	str	r0, [r7, #8]
 8007a0a:	60f9      	str	r1, [r7, #12]
 8007a0c:	9302      	str	r3, [sp, #8]
 8007a0e:	9802      	ldr	r0, [sp, #8]
 8007a10:	b015      	add	sp, #84	@ 0x54
 8007a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a14:	22d3      	movs	r2, #211	@ 0xd3
 8007a16:	9802      	ldr	r0, [sp, #8]
 8007a18:	9903      	ldr	r1, [sp, #12]
 8007a1a:	4b96      	ldr	r3, [pc, #600]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 8007a1c:	0552      	lsls	r2, r2, #21
 8007a1e:	f7fb f85b 	bl	8002ad8 <__aeabi_dsub>
 8007a22:	4a95      	ldr	r2, [pc, #596]	@ (8007c78 <__ieee754_rem_pio2+0x2d8>)
 8007a24:	4b95      	ldr	r3, [pc, #596]	@ (8007c7c <__ieee754_rem_pio2+0x2dc>)
 8007a26:	9002      	str	r0, [sp, #8]
 8007a28:	9103      	str	r1, [sp, #12]
 8007a2a:	f7fb f855 	bl	8002ad8 <__aeabi_dsub>
 8007a2e:	0002      	movs	r2, r0
 8007a30:	000b      	movs	r3, r1
 8007a32:	0004      	movs	r4, r0
 8007a34:	000d      	movs	r5, r1
 8007a36:	9802      	ldr	r0, [sp, #8]
 8007a38:	9903      	ldr	r1, [sp, #12]
 8007a3a:	f7fb f84d 	bl	8002ad8 <__aeabi_dsub>
 8007a3e:	4a8e      	ldr	r2, [pc, #568]	@ (8007c78 <__ieee754_rem_pio2+0x2d8>)
 8007a40:	4b8e      	ldr	r3, [pc, #568]	@ (8007c7c <__ieee754_rem_pio2+0x2dc>)
 8007a42:	e7dc      	b.n	80079fe <__ieee754_rem_pio2+0x5e>
 8007a44:	4b88      	ldr	r3, [pc, #544]	@ (8007c68 <__ieee754_rem_pio2+0x2c8>)
 8007a46:	f7f9 fdd7 	bl	80015f8 <__aeabi_dadd>
 8007a4a:	9002      	str	r0, [sp, #8]
 8007a4c:	9103      	str	r1, [sp, #12]
 8007a4e:	42a5      	cmp	r5, r4
 8007a50:	d016      	beq.n	8007a80 <__ieee754_rem_pio2+0xe0>
 8007a52:	4a87      	ldr	r2, [pc, #540]	@ (8007c70 <__ieee754_rem_pio2+0x2d0>)
 8007a54:	4b87      	ldr	r3, [pc, #540]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 8007a56:	f7f9 fdcf 	bl	80015f8 <__aeabi_dadd>
 8007a5a:	0002      	movs	r2, r0
 8007a5c:	000b      	movs	r3, r1
 8007a5e:	0004      	movs	r4, r0
 8007a60:	000d      	movs	r5, r1
 8007a62:	9802      	ldr	r0, [sp, #8]
 8007a64:	9903      	ldr	r1, [sp, #12]
 8007a66:	f7fb f837 	bl	8002ad8 <__aeabi_dsub>
 8007a6a:	4a81      	ldr	r2, [pc, #516]	@ (8007c70 <__ieee754_rem_pio2+0x2d0>)
 8007a6c:	4b81      	ldr	r3, [pc, #516]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 8007a6e:	f7f9 fdc3 	bl	80015f8 <__aeabi_dadd>
 8007a72:	2301      	movs	r3, #1
 8007a74:	603c      	str	r4, [r7, #0]
 8007a76:	607d      	str	r5, [r7, #4]
 8007a78:	60b8      	str	r0, [r7, #8]
 8007a7a:	60f9      	str	r1, [r7, #12]
 8007a7c:	425b      	negs	r3, r3
 8007a7e:	e7c5      	b.n	8007a0c <__ieee754_rem_pio2+0x6c>
 8007a80:	22d3      	movs	r2, #211	@ 0xd3
 8007a82:	9802      	ldr	r0, [sp, #8]
 8007a84:	9903      	ldr	r1, [sp, #12]
 8007a86:	4b7b      	ldr	r3, [pc, #492]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 8007a88:	0552      	lsls	r2, r2, #21
 8007a8a:	f7f9 fdb5 	bl	80015f8 <__aeabi_dadd>
 8007a8e:	4a7a      	ldr	r2, [pc, #488]	@ (8007c78 <__ieee754_rem_pio2+0x2d8>)
 8007a90:	4b7a      	ldr	r3, [pc, #488]	@ (8007c7c <__ieee754_rem_pio2+0x2dc>)
 8007a92:	9002      	str	r0, [sp, #8]
 8007a94:	9103      	str	r1, [sp, #12]
 8007a96:	f7f9 fdaf 	bl	80015f8 <__aeabi_dadd>
 8007a9a:	0002      	movs	r2, r0
 8007a9c:	000b      	movs	r3, r1
 8007a9e:	0004      	movs	r4, r0
 8007aa0:	000d      	movs	r5, r1
 8007aa2:	9802      	ldr	r0, [sp, #8]
 8007aa4:	9903      	ldr	r1, [sp, #12]
 8007aa6:	f7fb f817 	bl	8002ad8 <__aeabi_dsub>
 8007aaa:	4a73      	ldr	r2, [pc, #460]	@ (8007c78 <__ieee754_rem_pio2+0x2d8>)
 8007aac:	4b73      	ldr	r3, [pc, #460]	@ (8007c7c <__ieee754_rem_pio2+0x2dc>)
 8007aae:	e7de      	b.n	8007a6e <__ieee754_rem_pio2+0xce>
 8007ab0:	4b73      	ldr	r3, [pc, #460]	@ (8007c80 <__ieee754_rem_pio2+0x2e0>)
 8007ab2:	429d      	cmp	r5, r3
 8007ab4:	d900      	bls.n	8007ab8 <__ieee754_rem_pio2+0x118>
 8007ab6:	e0c6      	b.n	8007c46 <__ieee754_rem_pio2+0x2a6>
 8007ab8:	f000 f94e 	bl	8007d58 <fabs>
 8007abc:	4a71      	ldr	r2, [pc, #452]	@ (8007c84 <__ieee754_rem_pio2+0x2e4>)
 8007abe:	4b72      	ldr	r3, [pc, #456]	@ (8007c88 <__ieee754_rem_pio2+0x2e8>)
 8007ac0:	9004      	str	r0, [sp, #16]
 8007ac2:	9105      	str	r1, [sp, #20]
 8007ac4:	f7fa fd40 	bl	8002548 <__aeabi_dmul>
 8007ac8:	2200      	movs	r2, #0
 8007aca:	4b70      	ldr	r3, [pc, #448]	@ (8007c8c <__ieee754_rem_pio2+0x2ec>)
 8007acc:	f7f9 fd94 	bl	80015f8 <__aeabi_dadd>
 8007ad0:	f7fb fbc0 	bl	8003254 <__aeabi_d2iz>
 8007ad4:	9002      	str	r0, [sp, #8]
 8007ad6:	f7fb fbf9 	bl	80032cc <__aeabi_i2d>
 8007ada:	4a64      	ldr	r2, [pc, #400]	@ (8007c6c <__ieee754_rem_pio2+0x2cc>)
 8007adc:	4b62      	ldr	r3, [pc, #392]	@ (8007c68 <__ieee754_rem_pio2+0x2c8>)
 8007ade:	9008      	str	r0, [sp, #32]
 8007ae0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007ae2:	f7fa fd31 	bl	8002548 <__aeabi_dmul>
 8007ae6:	0002      	movs	r2, r0
 8007ae8:	000b      	movs	r3, r1
 8007aea:	9804      	ldr	r0, [sp, #16]
 8007aec:	9905      	ldr	r1, [sp, #20]
 8007aee:	f7fa fff3 	bl	8002ad8 <__aeabi_dsub>
 8007af2:	4b60      	ldr	r3, [pc, #384]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 8007af4:	9004      	str	r0, [sp, #16]
 8007af6:	9105      	str	r1, [sp, #20]
 8007af8:	9808      	ldr	r0, [sp, #32]
 8007afa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007afc:	4a5c      	ldr	r2, [pc, #368]	@ (8007c70 <__ieee754_rem_pio2+0x2d0>)
 8007afe:	f7fa fd23 	bl	8002548 <__aeabi_dmul>
 8007b02:	9b02      	ldr	r3, [sp, #8]
 8007b04:	9006      	str	r0, [sp, #24]
 8007b06:	9107      	str	r1, [sp, #28]
 8007b08:	2b1f      	cmp	r3, #31
 8007b0a:	dc0d      	bgt.n	8007b28 <__ieee754_rem_pio2+0x188>
 8007b0c:	9a02      	ldr	r2, [sp, #8]
 8007b0e:	4b60      	ldr	r3, [pc, #384]	@ (8007c90 <__ieee754_rem_pio2+0x2f0>)
 8007b10:	3a01      	subs	r2, #1
 8007b12:	0092      	lsls	r2, r2, #2
 8007b14:	58d3      	ldr	r3, [r2, r3]
 8007b16:	42ab      	cmp	r3, r5
 8007b18:	d006      	beq.n	8007b28 <__ieee754_rem_pio2+0x188>
 8007b1a:	0002      	movs	r2, r0
 8007b1c:	000b      	movs	r3, r1
 8007b1e:	9804      	ldr	r0, [sp, #16]
 8007b20:	9905      	ldr	r1, [sp, #20]
 8007b22:	f7fa ffd9 	bl	8002ad8 <__aeabi_dsub>
 8007b26:	e00b      	b.n	8007b40 <__ieee754_rem_pio2+0x1a0>
 8007b28:	9a06      	ldr	r2, [sp, #24]
 8007b2a:	9b07      	ldr	r3, [sp, #28]
 8007b2c:	9804      	ldr	r0, [sp, #16]
 8007b2e:	9905      	ldr	r1, [sp, #20]
 8007b30:	f7fa ffd2 	bl	8002ad8 <__aeabi_dsub>
 8007b34:	004b      	lsls	r3, r1, #1
 8007b36:	152e      	asrs	r6, r5, #20
 8007b38:	0d5b      	lsrs	r3, r3, #21
 8007b3a:	1af3      	subs	r3, r6, r3
 8007b3c:	2b10      	cmp	r3, #16
 8007b3e:	dc02      	bgt.n	8007b46 <__ieee754_rem_pio2+0x1a6>
 8007b40:	6038      	str	r0, [r7, #0]
 8007b42:	6079      	str	r1, [r7, #4]
 8007b44:	e039      	b.n	8007bba <__ieee754_rem_pio2+0x21a>
 8007b46:	22d3      	movs	r2, #211	@ 0xd3
 8007b48:	9808      	ldr	r0, [sp, #32]
 8007b4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b4c:	4b49      	ldr	r3, [pc, #292]	@ (8007c74 <__ieee754_rem_pio2+0x2d4>)
 8007b4e:	0552      	lsls	r2, r2, #21
 8007b50:	f7fa fcfa 	bl	8002548 <__aeabi_dmul>
 8007b54:	0004      	movs	r4, r0
 8007b56:	000d      	movs	r5, r1
 8007b58:	0002      	movs	r2, r0
 8007b5a:	000b      	movs	r3, r1
 8007b5c:	9804      	ldr	r0, [sp, #16]
 8007b5e:	9905      	ldr	r1, [sp, #20]
 8007b60:	f7fa ffba 	bl	8002ad8 <__aeabi_dsub>
 8007b64:	0002      	movs	r2, r0
 8007b66:	000b      	movs	r3, r1
 8007b68:	900a      	str	r0, [sp, #40]	@ 0x28
 8007b6a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007b6c:	9804      	ldr	r0, [sp, #16]
 8007b6e:	9905      	ldr	r1, [sp, #20]
 8007b70:	f7fa ffb2 	bl	8002ad8 <__aeabi_dsub>
 8007b74:	0022      	movs	r2, r4
 8007b76:	002b      	movs	r3, r5
 8007b78:	f7fa ffae 	bl	8002ad8 <__aeabi_dsub>
 8007b7c:	0004      	movs	r4, r0
 8007b7e:	000d      	movs	r5, r1
 8007b80:	9808      	ldr	r0, [sp, #32]
 8007b82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b84:	4a3c      	ldr	r2, [pc, #240]	@ (8007c78 <__ieee754_rem_pio2+0x2d8>)
 8007b86:	4b3d      	ldr	r3, [pc, #244]	@ (8007c7c <__ieee754_rem_pio2+0x2dc>)
 8007b88:	f7fa fcde 	bl	8002548 <__aeabi_dmul>
 8007b8c:	0022      	movs	r2, r4
 8007b8e:	002b      	movs	r3, r5
 8007b90:	f7fa ffa2 	bl	8002ad8 <__aeabi_dsub>
 8007b94:	000b      	movs	r3, r1
 8007b96:	0002      	movs	r2, r0
 8007b98:	9006      	str	r0, [sp, #24]
 8007b9a:	9107      	str	r1, [sp, #28]
 8007b9c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007b9e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ba0:	f7fa ff9a 	bl	8002ad8 <__aeabi_dsub>
 8007ba4:	004b      	lsls	r3, r1, #1
 8007ba6:	0d5b      	lsrs	r3, r3, #21
 8007ba8:	1af3      	subs	r3, r6, r3
 8007baa:	2b31      	cmp	r3, #49	@ 0x31
 8007bac:	dc21      	bgt.n	8007bf2 <__ieee754_rem_pio2+0x252>
 8007bae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bb0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007bb2:	6038      	str	r0, [r7, #0]
 8007bb4:	6079      	str	r1, [r7, #4]
 8007bb6:	9304      	str	r3, [sp, #16]
 8007bb8:	9405      	str	r4, [sp, #20]
 8007bba:	683c      	ldr	r4, [r7, #0]
 8007bbc:	687d      	ldr	r5, [r7, #4]
 8007bbe:	9804      	ldr	r0, [sp, #16]
 8007bc0:	9905      	ldr	r1, [sp, #20]
 8007bc2:	0022      	movs	r2, r4
 8007bc4:	002b      	movs	r3, r5
 8007bc6:	f7fa ff87 	bl	8002ad8 <__aeabi_dsub>
 8007bca:	9a06      	ldr	r2, [sp, #24]
 8007bcc:	9b07      	ldr	r3, [sp, #28]
 8007bce:	f7fa ff83 	bl	8002ad8 <__aeabi_dsub>
 8007bd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bd4:	60b8      	str	r0, [r7, #8]
 8007bd6:	60f9      	str	r1, [r7, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	db00      	blt.n	8007bde <__ieee754_rem_pio2+0x23e>
 8007bdc:	e717      	b.n	8007a0e <__ieee754_rem_pio2+0x6e>
 8007bde:	2280      	movs	r2, #128	@ 0x80
 8007be0:	0612      	lsls	r2, r2, #24
 8007be2:	18ab      	adds	r3, r5, r2
 8007be4:	607b      	str	r3, [r7, #4]
 8007be6:	188b      	adds	r3, r1, r2
 8007be8:	603c      	str	r4, [r7, #0]
 8007bea:	60b8      	str	r0, [r7, #8]
 8007bec:	60fb      	str	r3, [r7, #12]
 8007bee:	9b02      	ldr	r3, [sp, #8]
 8007bf0:	e744      	b.n	8007a7c <__ieee754_rem_pio2+0xdc>
 8007bf2:	22b8      	movs	r2, #184	@ 0xb8
 8007bf4:	9808      	ldr	r0, [sp, #32]
 8007bf6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007bf8:	4b20      	ldr	r3, [pc, #128]	@ (8007c7c <__ieee754_rem_pio2+0x2dc>)
 8007bfa:	0592      	lsls	r2, r2, #22
 8007bfc:	f7fa fca4 	bl	8002548 <__aeabi_dmul>
 8007c00:	0004      	movs	r4, r0
 8007c02:	000d      	movs	r5, r1
 8007c04:	0002      	movs	r2, r0
 8007c06:	000b      	movs	r3, r1
 8007c08:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c0c:	f7fa ff64 	bl	8002ad8 <__aeabi_dsub>
 8007c10:	0002      	movs	r2, r0
 8007c12:	000b      	movs	r3, r1
 8007c14:	9004      	str	r0, [sp, #16]
 8007c16:	9105      	str	r1, [sp, #20]
 8007c18:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c1c:	f7fa ff5c 	bl	8002ad8 <__aeabi_dsub>
 8007c20:	0022      	movs	r2, r4
 8007c22:	002b      	movs	r3, r5
 8007c24:	f7fa ff58 	bl	8002ad8 <__aeabi_dsub>
 8007c28:	0004      	movs	r4, r0
 8007c2a:	000d      	movs	r5, r1
 8007c2c:	9808      	ldr	r0, [sp, #32]
 8007c2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c30:	4a18      	ldr	r2, [pc, #96]	@ (8007c94 <__ieee754_rem_pio2+0x2f4>)
 8007c32:	4b19      	ldr	r3, [pc, #100]	@ (8007c98 <__ieee754_rem_pio2+0x2f8>)
 8007c34:	f7fa fc88 	bl	8002548 <__aeabi_dmul>
 8007c38:	0022      	movs	r2, r4
 8007c3a:	002b      	movs	r3, r5
 8007c3c:	f7fa ff4c 	bl	8002ad8 <__aeabi_dsub>
 8007c40:	9006      	str	r0, [sp, #24]
 8007c42:	9107      	str	r1, [sp, #28]
 8007c44:	e769      	b.n	8007b1a <__ieee754_rem_pio2+0x17a>
 8007c46:	4b15      	ldr	r3, [pc, #84]	@ (8007c9c <__ieee754_rem_pio2+0x2fc>)
 8007c48:	429d      	cmp	r5, r3
 8007c4a:	d929      	bls.n	8007ca0 <__ieee754_rem_pio2+0x300>
 8007c4c:	0002      	movs	r2, r0
 8007c4e:	000b      	movs	r3, r1
 8007c50:	f7fa ff42 	bl	8002ad8 <__aeabi_dsub>
 8007c54:	60b8      	str	r0, [r7, #8]
 8007c56:	60f9      	str	r1, [r7, #12]
 8007c58:	6038      	str	r0, [r7, #0]
 8007c5a:	6079      	str	r1, [r7, #4]
 8007c5c:	e6af      	b.n	80079be <__ieee754_rem_pio2+0x1e>
 8007c5e:	46c0      	nop			@ (mov r8, r8)
 8007c60:	3fe921fb 	.word	0x3fe921fb
 8007c64:	4002d97b 	.word	0x4002d97b
 8007c68:	3ff921fb 	.word	0x3ff921fb
 8007c6c:	54400000 	.word	0x54400000
 8007c70:	1a626331 	.word	0x1a626331
 8007c74:	3dd0b461 	.word	0x3dd0b461
 8007c78:	2e037073 	.word	0x2e037073
 8007c7c:	3ba3198a 	.word	0x3ba3198a
 8007c80:	413921fb 	.word	0x413921fb
 8007c84:	6dc9c883 	.word	0x6dc9c883
 8007c88:	3fe45f30 	.word	0x3fe45f30
 8007c8c:	3fe00000 	.word	0x3fe00000
 8007c90:	0800cb1c 	.word	0x0800cb1c
 8007c94:	252049c1 	.word	0x252049c1
 8007c98:	397b839a 	.word	0x397b839a
 8007c9c:	7fefffff 	.word	0x7fefffff
 8007ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8007d4c <__ieee754_rem_pio2+0x3ac>)
 8007ca2:	152e      	asrs	r6, r5, #20
 8007ca4:	18f6      	adds	r6, r6, r3
 8007ca6:	0531      	lsls	r1, r6, #20
 8007ca8:	1a6b      	subs	r3, r5, r1
 8007caa:	0019      	movs	r1, r3
 8007cac:	001d      	movs	r5, r3
 8007cae:	0004      	movs	r4, r0
 8007cb0:	f7fb fad0 	bl	8003254 <__aeabi_d2iz>
 8007cb4:	f7fb fb0a 	bl	80032cc <__aeabi_i2d>
 8007cb8:	0002      	movs	r2, r0
 8007cba:	000b      	movs	r3, r1
 8007cbc:	0020      	movs	r0, r4
 8007cbe:	0029      	movs	r1, r5
 8007cc0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007cc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cc4:	f7fa ff08 	bl	8002ad8 <__aeabi_dsub>
 8007cc8:	2200      	movs	r2, #0
 8007cca:	4b21      	ldr	r3, [pc, #132]	@ (8007d50 <__ieee754_rem_pio2+0x3b0>)
 8007ccc:	f7fa fc3c 	bl	8002548 <__aeabi_dmul>
 8007cd0:	000d      	movs	r5, r1
 8007cd2:	0004      	movs	r4, r0
 8007cd4:	f7fb fabe 	bl	8003254 <__aeabi_d2iz>
 8007cd8:	f7fb faf8 	bl	80032cc <__aeabi_i2d>
 8007cdc:	0002      	movs	r2, r0
 8007cde:	000b      	movs	r3, r1
 8007ce0:	0020      	movs	r0, r4
 8007ce2:	0029      	movs	r1, r5
 8007ce4:	9210      	str	r2, [sp, #64]	@ 0x40
 8007ce6:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ce8:	f7fa fef6 	bl	8002ad8 <__aeabi_dsub>
 8007cec:	2200      	movs	r2, #0
 8007cee:	4b18      	ldr	r3, [pc, #96]	@ (8007d50 <__ieee754_rem_pio2+0x3b0>)
 8007cf0:	f7fa fc2a 	bl	8002548 <__aeabi_dmul>
 8007cf4:	2503      	movs	r5, #3
 8007cf6:	9012      	str	r0, [sp, #72]	@ 0x48
 8007cf8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007cfa:	ac0e      	add	r4, sp, #56	@ 0x38
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	6920      	ldr	r0, [r4, #16]
 8007d00:	6961      	ldr	r1, [r4, #20]
 8007d02:	2300      	movs	r3, #0
 8007d04:	9502      	str	r5, [sp, #8]
 8007d06:	3c08      	subs	r4, #8
 8007d08:	3d01      	subs	r5, #1
 8007d0a:	f7f8 fb9b 	bl	8000444 <__aeabi_dcmpeq>
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	d1f4      	bne.n	8007cfc <__ieee754_rem_pio2+0x35c>
 8007d12:	4b10      	ldr	r3, [pc, #64]	@ (8007d54 <__ieee754_rem_pio2+0x3b4>)
 8007d14:	0032      	movs	r2, r6
 8007d16:	9301      	str	r3, [sp, #4]
 8007d18:	2302      	movs	r3, #2
 8007d1a:	0039      	movs	r1, r7
 8007d1c:	9300      	str	r3, [sp, #0]
 8007d1e:	a80e      	add	r0, sp, #56	@ 0x38
 8007d20:	9b02      	ldr	r3, [sp, #8]
 8007d22:	f000 f81d 	bl	8007d60 <__kernel_rem_pio2>
 8007d26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d28:	9002      	str	r0, [sp, #8]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	db00      	blt.n	8007d30 <__ieee754_rem_pio2+0x390>
 8007d2e:	e66e      	b.n	8007a0e <__ieee754_rem_pio2+0x6e>
 8007d30:	2080      	movs	r0, #128	@ 0x80
 8007d32:	6879      	ldr	r1, [r7, #4]
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	0600      	lsls	r0, r0, #24
 8007d38:	180b      	adds	r3, r1, r0
 8007d3a:	68f9      	ldr	r1, [r7, #12]
 8007d3c:	603a      	str	r2, [r7, #0]
 8007d3e:	607b      	str	r3, [r7, #4]
 8007d40:	68ba      	ldr	r2, [r7, #8]
 8007d42:	180b      	adds	r3, r1, r0
 8007d44:	60ba      	str	r2, [r7, #8]
 8007d46:	60fb      	str	r3, [r7, #12]
 8007d48:	e751      	b.n	8007bee <__ieee754_rem_pio2+0x24e>
 8007d4a:	46c0      	nop			@ (mov r8, r8)
 8007d4c:	fffffbea 	.word	0xfffffbea
 8007d50:	41700000 	.word	0x41700000
 8007d54:	0800cb9c 	.word	0x0800cb9c

08007d58 <fabs>:
 8007d58:	0049      	lsls	r1, r1, #1
 8007d5a:	084b      	lsrs	r3, r1, #1
 8007d5c:	0019      	movs	r1, r3
 8007d5e:	4770      	bx	lr

08007d60 <__kernel_rem_pio2>:
 8007d60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d62:	4cc6      	ldr	r4, [pc, #792]	@ (800807c <__kernel_rem_pio2+0x31c>)
 8007d64:	44a5      	add	sp, r4
 8007d66:	0014      	movs	r4, r2
 8007d68:	9aa4      	ldr	r2, [sp, #656]	@ 0x290
 8007d6a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007d6c:	4bc4      	ldr	r3, [pc, #784]	@ (8008080 <__kernel_rem_pio2+0x320>)
 8007d6e:	0092      	lsls	r2, r2, #2
 8007d70:	58d3      	ldr	r3, [r2, r3]
 8007d72:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007d74:	9308      	str	r3, [sp, #32]
 8007d76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d78:	9105      	str	r1, [sp, #20]
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	930d      	str	r3, [sp, #52]	@ 0x34
 8007d7e:	2300      	movs	r3, #0
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	0023      	movs	r3, r4
 8007d84:	3314      	adds	r3, #20
 8007d86:	db04      	blt.n	8007d92 <__kernel_rem_pio2+0x32>
 8007d88:	2118      	movs	r1, #24
 8007d8a:	1ee0      	subs	r0, r4, #3
 8007d8c:	f7f8 fa5e 	bl	800024c <__divsi3>
 8007d90:	9000      	str	r0, [sp, #0]
 8007d92:	9b00      	ldr	r3, [sp, #0]
 8007d94:	ae26      	add	r6, sp, #152	@ 0x98
 8007d96:	1c5a      	adds	r2, r3, #1
 8007d98:	2318      	movs	r3, #24
 8007d9a:	425b      	negs	r3, r3
 8007d9c:	4353      	muls	r3, r2
 8007d9e:	191b      	adds	r3, r3, r4
 8007da0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007da2:	9302      	str	r3, [sp, #8]
 8007da4:	9b00      	ldr	r3, [sp, #0]
 8007da6:	1a9d      	subs	r5, r3, r2
 8007da8:	002c      	movs	r4, r5
 8007daa:	9b08      	ldr	r3, [sp, #32]
 8007dac:	189f      	adds	r7, r3, r2
 8007dae:	1b63      	subs	r3, r4, r5
 8007db0:	429f      	cmp	r7, r3
 8007db2:	da0f      	bge.n	8007dd4 <__kernel_rem_pio2+0x74>
 8007db4:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8007db6:	af76      	add	r7, sp, #472	@ 0x1d8
 8007db8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dba:	9a08      	ldr	r2, [sp, #32]
 8007dbc:	1aeb      	subs	r3, r5, r3
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	db30      	blt.n	8007e24 <__kernel_rem_pio2+0xc4>
 8007dc2:	00eb      	lsls	r3, r5, #3
 8007dc4:	aa26      	add	r2, sp, #152	@ 0x98
 8007dc6:	2400      	movs	r4, #0
 8007dc8:	189e      	adds	r6, r3, r2
 8007dca:	2300      	movs	r3, #0
 8007dcc:	9306      	str	r3, [sp, #24]
 8007dce:	9407      	str	r4, [sp, #28]
 8007dd0:	2400      	movs	r4, #0
 8007dd2:	e01e      	b.n	8007e12 <__kernel_rem_pio2+0xb2>
 8007dd4:	2c00      	cmp	r4, #0
 8007dd6:	db07      	blt.n	8007de8 <__kernel_rem_pio2+0x88>
 8007dd8:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 8007dda:	00a3      	lsls	r3, r4, #2
 8007ddc:	58d0      	ldr	r0, [r2, r3]
 8007dde:	f7fb fa75 	bl	80032cc <__aeabi_i2d>
 8007de2:	c603      	stmia	r6!, {r0, r1}
 8007de4:	3401      	adds	r4, #1
 8007de6:	e7e2      	b.n	8007dae <__kernel_rem_pio2+0x4e>
 8007de8:	2000      	movs	r0, #0
 8007dea:	2100      	movs	r1, #0
 8007dec:	e7f9      	b.n	8007de2 <__kernel_rem_pio2+0x82>
 8007dee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007df0:	00e1      	lsls	r1, r4, #3
 8007df2:	1859      	adds	r1, r3, r1
 8007df4:	6808      	ldr	r0, [r1, #0]
 8007df6:	6849      	ldr	r1, [r1, #4]
 8007df8:	6832      	ldr	r2, [r6, #0]
 8007dfa:	6873      	ldr	r3, [r6, #4]
 8007dfc:	f7fa fba4 	bl	8002548 <__aeabi_dmul>
 8007e00:	0002      	movs	r2, r0
 8007e02:	000b      	movs	r3, r1
 8007e04:	9806      	ldr	r0, [sp, #24]
 8007e06:	9907      	ldr	r1, [sp, #28]
 8007e08:	f7f9 fbf6 	bl	80015f8 <__aeabi_dadd>
 8007e0c:	9006      	str	r0, [sp, #24]
 8007e0e:	9107      	str	r1, [sp, #28]
 8007e10:	3401      	adds	r4, #1
 8007e12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e14:	3e08      	subs	r6, #8
 8007e16:	429c      	cmp	r4, r3
 8007e18:	dde9      	ble.n	8007dee <__kernel_rem_pio2+0x8e>
 8007e1a:	9b06      	ldr	r3, [sp, #24]
 8007e1c:	9c07      	ldr	r4, [sp, #28]
 8007e1e:	3501      	adds	r5, #1
 8007e20:	c718      	stmia	r7!, {r3, r4}
 8007e22:	e7c9      	b.n	8007db8 <__kernel_rem_pio2+0x58>
 8007e24:	9b08      	ldr	r3, [sp, #32]
 8007e26:	aa12      	add	r2, sp, #72	@ 0x48
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	189b      	adds	r3, r3, r2
 8007e2c:	9311      	str	r3, [sp, #68]	@ 0x44
 8007e2e:	9b00      	ldr	r3, [sp, #0]
 8007e30:	9aa5      	ldr	r2, [sp, #660]	@ 0x294
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	18d3      	adds	r3, r2, r3
 8007e36:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e38:	9b08      	ldr	r3, [sp, #32]
 8007e3a:	9300      	str	r3, [sp, #0]
 8007e3c:	9b00      	ldr	r3, [sp, #0]
 8007e3e:	aa76      	add	r2, sp, #472	@ 0x1d8
 8007e40:	00db      	lsls	r3, r3, #3
 8007e42:	18d3      	adds	r3, r2, r3
 8007e44:	681e      	ldr	r6, [r3, #0]
 8007e46:	685f      	ldr	r7, [r3, #4]
 8007e48:	ab12      	add	r3, sp, #72	@ 0x48
 8007e4a:	001d      	movs	r5, r3
 8007e4c:	9c00      	ldr	r4, [sp, #0]
 8007e4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e50:	2c00      	cmp	r4, #0
 8007e52:	dc73      	bgt.n	8007f3c <__kernel_rem_pio2+0x1dc>
 8007e54:	0030      	movs	r0, r6
 8007e56:	0039      	movs	r1, r7
 8007e58:	9a02      	ldr	r2, [sp, #8]
 8007e5a:	f000 fad3 	bl	8008404 <scalbn>
 8007e5e:	23ff      	movs	r3, #255	@ 0xff
 8007e60:	2200      	movs	r2, #0
 8007e62:	059b      	lsls	r3, r3, #22
 8007e64:	0004      	movs	r4, r0
 8007e66:	000d      	movs	r5, r1
 8007e68:	f7fa fb6e 	bl	8002548 <__aeabi_dmul>
 8007e6c:	f000 fb36 	bl	80084dc <floor>
 8007e70:	2200      	movs	r2, #0
 8007e72:	4b84      	ldr	r3, [pc, #528]	@ (8008084 <__kernel_rem_pio2+0x324>)
 8007e74:	f7fa fb68 	bl	8002548 <__aeabi_dmul>
 8007e78:	0002      	movs	r2, r0
 8007e7a:	000b      	movs	r3, r1
 8007e7c:	0020      	movs	r0, r4
 8007e7e:	0029      	movs	r1, r5
 8007e80:	f7fa fe2a 	bl	8002ad8 <__aeabi_dsub>
 8007e84:	000d      	movs	r5, r1
 8007e86:	0004      	movs	r4, r0
 8007e88:	f7fb f9e4 	bl	8003254 <__aeabi_d2iz>
 8007e8c:	900c      	str	r0, [sp, #48]	@ 0x30
 8007e8e:	f7fb fa1d 	bl	80032cc <__aeabi_i2d>
 8007e92:	000b      	movs	r3, r1
 8007e94:	0002      	movs	r2, r0
 8007e96:	0029      	movs	r1, r5
 8007e98:	0020      	movs	r0, r4
 8007e9a:	f7fa fe1d 	bl	8002ad8 <__aeabi_dsub>
 8007e9e:	9b02      	ldr	r3, [sp, #8]
 8007ea0:	0006      	movs	r6, r0
 8007ea2:	000f      	movs	r7, r1
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	dd6f      	ble.n	8007f88 <__kernel_rem_pio2+0x228>
 8007ea8:	2018      	movs	r0, #24
 8007eaa:	9b00      	ldr	r3, [sp, #0]
 8007eac:	aa12      	add	r2, sp, #72	@ 0x48
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	589a      	ldr	r2, [r3, r2]
 8007eb4:	9902      	ldr	r1, [sp, #8]
 8007eb6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8007eb8:	1a40      	subs	r0, r0, r1
 8007eba:	0011      	movs	r1, r2
 8007ebc:	4101      	asrs	r1, r0
 8007ebe:	1864      	adds	r4, r4, r1
 8007ec0:	4081      	lsls	r1, r0
 8007ec2:	1a52      	subs	r2, r2, r1
 8007ec4:	a912      	add	r1, sp, #72	@ 0x48
 8007ec6:	505a      	str	r2, [r3, r1]
 8007ec8:	2317      	movs	r3, #23
 8007eca:	9902      	ldr	r1, [sp, #8]
 8007ecc:	940c      	str	r4, [sp, #48]	@ 0x30
 8007ece:	1a5b      	subs	r3, r3, r1
 8007ed0:	411a      	asrs	r2, r3
 8007ed2:	9206      	str	r2, [sp, #24]
 8007ed4:	9b06      	ldr	r3, [sp, #24]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	dd68      	ble.n	8007fac <__kernel_rem_pio2+0x24c>
 8007eda:	2200      	movs	r2, #0
 8007edc:	2580      	movs	r5, #128	@ 0x80
 8007ede:	0014      	movs	r4, r2
 8007ee0:	2001      	movs	r0, #1
 8007ee2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ee4:	4968      	ldr	r1, [pc, #416]	@ (8008088 <__kernel_rem_pio2+0x328>)
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	930c      	str	r3, [sp, #48]	@ 0x30
 8007eea:	046d      	lsls	r5, r5, #17
 8007eec:	9b00      	ldr	r3, [sp, #0]
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	dd00      	ble.n	8007ef4 <__kernel_rem_pio2+0x194>
 8007ef2:	e098      	b.n	8008026 <__kernel_rem_pio2+0x2c6>
 8007ef4:	9b02      	ldr	r3, [sp, #8]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	dd05      	ble.n	8007f06 <__kernel_rem_pio2+0x1a6>
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d100      	bne.n	8007f00 <__kernel_rem_pio2+0x1a0>
 8007efe:	e0a4      	b.n	800804a <__kernel_rem_pio2+0x2ea>
 8007f00:	2b02      	cmp	r3, #2
 8007f02:	d100      	bne.n	8007f06 <__kernel_rem_pio2+0x1a6>
 8007f04:	e0ab      	b.n	800805e <__kernel_rem_pio2+0x2fe>
 8007f06:	9b06      	ldr	r3, [sp, #24]
 8007f08:	2b02      	cmp	r3, #2
 8007f0a:	d14f      	bne.n	8007fac <__kernel_rem_pio2+0x24c>
 8007f0c:	0032      	movs	r2, r6
 8007f0e:	003b      	movs	r3, r7
 8007f10:	2000      	movs	r0, #0
 8007f12:	495e      	ldr	r1, [pc, #376]	@ (800808c <__kernel_rem_pio2+0x32c>)
 8007f14:	f7fa fde0 	bl	8002ad8 <__aeabi_dsub>
 8007f18:	0006      	movs	r6, r0
 8007f1a:	000f      	movs	r7, r1
 8007f1c:	2c00      	cmp	r4, #0
 8007f1e:	d045      	beq.n	8007fac <__kernel_rem_pio2+0x24c>
 8007f20:	9a02      	ldr	r2, [sp, #8]
 8007f22:	2000      	movs	r0, #0
 8007f24:	4959      	ldr	r1, [pc, #356]	@ (800808c <__kernel_rem_pio2+0x32c>)
 8007f26:	f000 fa6d 	bl	8008404 <scalbn>
 8007f2a:	0002      	movs	r2, r0
 8007f2c:	000b      	movs	r3, r1
 8007f2e:	0030      	movs	r0, r6
 8007f30:	0039      	movs	r1, r7
 8007f32:	f7fa fdd1 	bl	8002ad8 <__aeabi_dsub>
 8007f36:	0006      	movs	r6, r0
 8007f38:	000f      	movs	r7, r1
 8007f3a:	e037      	b.n	8007fac <__kernel_rem_pio2+0x24c>
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	4b54      	ldr	r3, [pc, #336]	@ (8008090 <__kernel_rem_pio2+0x330>)
 8007f40:	0030      	movs	r0, r6
 8007f42:	0039      	movs	r1, r7
 8007f44:	f7fa fb00 	bl	8002548 <__aeabi_dmul>
 8007f48:	f7fb f984 	bl	8003254 <__aeabi_d2iz>
 8007f4c:	f7fb f9be 	bl	80032cc <__aeabi_i2d>
 8007f50:	2200      	movs	r2, #0
 8007f52:	4b50      	ldr	r3, [pc, #320]	@ (8008094 <__kernel_rem_pio2+0x334>)
 8007f54:	9006      	str	r0, [sp, #24]
 8007f56:	9107      	str	r1, [sp, #28]
 8007f58:	f7fa faf6 	bl	8002548 <__aeabi_dmul>
 8007f5c:	0002      	movs	r2, r0
 8007f5e:	000b      	movs	r3, r1
 8007f60:	0030      	movs	r0, r6
 8007f62:	0039      	movs	r1, r7
 8007f64:	f7fa fdb8 	bl	8002ad8 <__aeabi_dsub>
 8007f68:	f7fb f974 	bl	8003254 <__aeabi_d2iz>
 8007f6c:	3c01      	subs	r4, #1
 8007f6e:	aa76      	add	r2, sp, #472	@ 0x1d8
 8007f70:	00e3      	lsls	r3, r4, #3
 8007f72:	18d3      	adds	r3, r2, r3
 8007f74:	c501      	stmia	r5!, {r0}
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	9806      	ldr	r0, [sp, #24]
 8007f7c:	9907      	ldr	r1, [sp, #28]
 8007f7e:	f7f9 fb3b 	bl	80015f8 <__aeabi_dadd>
 8007f82:	0006      	movs	r6, r0
 8007f84:	000f      	movs	r7, r1
 8007f86:	e763      	b.n	8007e50 <__kernel_rem_pio2+0xf0>
 8007f88:	9b02      	ldr	r3, [sp, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d107      	bne.n	8007f9e <__kernel_rem_pio2+0x23e>
 8007f8e:	9b00      	ldr	r3, [sp, #0]
 8007f90:	aa12      	add	r2, sp, #72	@ 0x48
 8007f92:	3b01      	subs	r3, #1
 8007f94:	009b      	lsls	r3, r3, #2
 8007f96:	589b      	ldr	r3, [r3, r2]
 8007f98:	15db      	asrs	r3, r3, #23
 8007f9a:	9306      	str	r3, [sp, #24]
 8007f9c:	e79a      	b.n	8007ed4 <__kernel_rem_pio2+0x174>
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	4b3d      	ldr	r3, [pc, #244]	@ (8008098 <__kernel_rem_pio2+0x338>)
 8007fa2:	f7f8 fa73 	bl	800048c <__aeabi_dcmpge>
 8007fa6:	2800      	cmp	r0, #0
 8007fa8:	d13a      	bne.n	8008020 <__kernel_rem_pio2+0x2c0>
 8007faa:	9006      	str	r0, [sp, #24]
 8007fac:	2200      	movs	r2, #0
 8007fae:	2300      	movs	r3, #0
 8007fb0:	0030      	movs	r0, r6
 8007fb2:	0039      	movs	r1, r7
 8007fb4:	f7f8 fa46 	bl	8000444 <__aeabi_dcmpeq>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	d100      	bne.n	8007fbe <__kernel_rem_pio2+0x25e>
 8007fbc:	e0b5      	b.n	800812a <__kernel_rem_pio2+0x3ca>
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	9b00      	ldr	r3, [sp, #0]
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	9908      	ldr	r1, [sp, #32]
 8007fc6:	428b      	cmp	r3, r1
 8007fc8:	da51      	bge.n	800806e <__kernel_rem_pio2+0x30e>
 8007fca:	2a00      	cmp	r2, #0
 8007fcc:	d100      	bne.n	8007fd0 <__kernel_rem_pio2+0x270>
 8007fce:	e096      	b.n	80080fe <__kernel_rem_pio2+0x39e>
 8007fd0:	9b00      	ldr	r3, [sp, #0]
 8007fd2:	aa12      	add	r2, sp, #72	@ 0x48
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	9300      	str	r3, [sp, #0]
 8007fd8:	9b02      	ldr	r3, [sp, #8]
 8007fda:	3b18      	subs	r3, #24
 8007fdc:	9302      	str	r3, [sp, #8]
 8007fde:	9b00      	ldr	r3, [sp, #0]
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	589b      	ldr	r3, [r3, r2]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d0f3      	beq.n	8007fd0 <__kernel_rem_pio2+0x270>
 8007fe8:	2000      	movs	r0, #0
 8007fea:	9a02      	ldr	r2, [sp, #8]
 8007fec:	4927      	ldr	r1, [pc, #156]	@ (800808c <__kernel_rem_pio2+0x32c>)
 8007fee:	f000 fa09 	bl	8008404 <scalbn>
 8007ff2:	0004      	movs	r4, r0
 8007ff4:	000d      	movs	r5, r1
 8007ff6:	9e00      	ldr	r6, [sp, #0]
 8007ff8:	2e00      	cmp	r6, #0
 8007ffa:	db00      	blt.n	8007ffe <__kernel_rem_pio2+0x29e>
 8007ffc:	e0d2      	b.n	80081a4 <__kernel_rem_pio2+0x444>
 8007ffe:	4b27      	ldr	r3, [pc, #156]	@ (800809c <__kernel_rem_pio2+0x33c>)
 8008000:	9c00      	ldr	r4, [sp, #0]
 8008002:	930a      	str	r3, [sp, #40]	@ 0x28
 8008004:	2c00      	cmp	r4, #0
 8008006:	da00      	bge.n	800800a <__kernel_rem_pio2+0x2aa>
 8008008:	e103      	b.n	8008212 <__kernel_rem_pio2+0x4b2>
 800800a:	00e3      	lsls	r3, r4, #3
 800800c:	aa76      	add	r2, sp, #472	@ 0x1d8
 800800e:	189f      	adds	r7, r3, r2
 8008010:	2300      	movs	r3, #0
 8008012:	2200      	movs	r2, #0
 8008014:	9202      	str	r2, [sp, #8]
 8008016:	9303      	str	r3, [sp, #12]
 8008018:	9b00      	ldr	r3, [sp, #0]
 800801a:	2500      	movs	r5, #0
 800801c:	1b1e      	subs	r6, r3, r4
 800801e:	e0ea      	b.n	80081f6 <__kernel_rem_pio2+0x496>
 8008020:	2302      	movs	r3, #2
 8008022:	9306      	str	r3, [sp, #24]
 8008024:	e759      	b.n	8007eda <__kernel_rem_pio2+0x17a>
 8008026:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2c00      	cmp	r4, #0
 800802c:	d10b      	bne.n	8008046 <__kernel_rem_pio2+0x2e6>
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <__kernel_rem_pio2+0x2da>
 8008032:	1aeb      	subs	r3, r5, r3
 8008034:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008036:	6023      	str	r3, [r4, #0]
 8008038:	0003      	movs	r3, r0
 800803a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800803c:	3201      	adds	r2, #1
 800803e:	3404      	adds	r4, #4
 8008040:	940a      	str	r4, [sp, #40]	@ 0x28
 8008042:	001c      	movs	r4, r3
 8008044:	e752      	b.n	8007eec <__kernel_rem_pio2+0x18c>
 8008046:	1acb      	subs	r3, r1, r3
 8008048:	e7f4      	b.n	8008034 <__kernel_rem_pio2+0x2d4>
 800804a:	9b00      	ldr	r3, [sp, #0]
 800804c:	aa12      	add	r2, sp, #72	@ 0x48
 800804e:	3b01      	subs	r3, #1
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	589a      	ldr	r2, [r3, r2]
 8008054:	0252      	lsls	r2, r2, #9
 8008056:	0a52      	lsrs	r2, r2, #9
 8008058:	a912      	add	r1, sp, #72	@ 0x48
 800805a:	505a      	str	r2, [r3, r1]
 800805c:	e753      	b.n	8007f06 <__kernel_rem_pio2+0x1a6>
 800805e:	9b00      	ldr	r3, [sp, #0]
 8008060:	aa12      	add	r2, sp, #72	@ 0x48
 8008062:	3b01      	subs	r3, #1
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	589a      	ldr	r2, [r3, r2]
 8008068:	0292      	lsls	r2, r2, #10
 800806a:	0a92      	lsrs	r2, r2, #10
 800806c:	e7f4      	b.n	8008058 <__kernel_rem_pio2+0x2f8>
 800806e:	0099      	lsls	r1, r3, #2
 8008070:	a812      	add	r0, sp, #72	@ 0x48
 8008072:	5809      	ldr	r1, [r1, r0]
 8008074:	3b01      	subs	r3, #1
 8008076:	430a      	orrs	r2, r1
 8008078:	e7a4      	b.n	8007fc4 <__kernel_rem_pio2+0x264>
 800807a:	46c0      	nop			@ (mov r8, r8)
 800807c:	fffffd84 	.word	0xfffffd84
 8008080:	0800cce8 	.word	0x0800cce8
 8008084:	40200000 	.word	0x40200000
 8008088:	00ffffff 	.word	0x00ffffff
 800808c:	3ff00000 	.word	0x3ff00000
 8008090:	3e700000 	.word	0x3e700000
 8008094:	41700000 	.word	0x41700000
 8008098:	3fe00000 	.word	0x3fe00000
 800809c:	0800cca8 	.word	0x0800cca8
 80080a0:	3301      	adds	r3, #1
 80080a2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80080a4:	009a      	lsls	r2, r3, #2
 80080a6:	4252      	negs	r2, r2
 80080a8:	588a      	ldr	r2, [r1, r2]
 80080aa:	2a00      	cmp	r2, #0
 80080ac:	d0f8      	beq.n	80080a0 <__kernel_rem_pio2+0x340>
 80080ae:	9a00      	ldr	r2, [sp, #0]
 80080b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80080b2:	1c55      	adds	r5, r2, #1
 80080b4:	1852      	adds	r2, r2, r1
 80080b6:	00d2      	lsls	r2, r2, #3
 80080b8:	a926      	add	r1, sp, #152	@ 0x98
 80080ba:	188c      	adds	r4, r1, r2
 80080bc:	9a00      	ldr	r2, [sp, #0]
 80080be:	18d3      	adds	r3, r2, r3
 80080c0:	9306      	str	r3, [sp, #24]
 80080c2:	9b06      	ldr	r3, [sp, #24]
 80080c4:	42ab      	cmp	r3, r5
 80080c6:	da00      	bge.n	80080ca <__kernel_rem_pio2+0x36a>
 80080c8:	e6b7      	b.n	8007e3a <__kernel_rem_pio2+0xda>
 80080ca:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80080cc:	00ab      	lsls	r3, r5, #2
 80080ce:	58d0      	ldr	r0, [r2, r3]
 80080d0:	f7fb f8fc 	bl	80032cc <__aeabi_i2d>
 80080d4:	2200      	movs	r2, #0
 80080d6:	2300      	movs	r3, #0
 80080d8:	0027      	movs	r7, r4
 80080da:	2600      	movs	r6, #0
 80080dc:	6020      	str	r0, [r4, #0]
 80080de:	6061      	str	r1, [r4, #4]
 80080e0:	9200      	str	r2, [sp, #0]
 80080e2:	9301      	str	r3, [sp, #4]
 80080e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080e6:	429e      	cmp	r6, r3
 80080e8:	dd0b      	ble.n	8008102 <__kernel_rem_pio2+0x3a2>
 80080ea:	00eb      	lsls	r3, r5, #3
 80080ec:	aa76      	add	r2, sp, #472	@ 0x1d8
 80080ee:	18d3      	adds	r3, r2, r3
 80080f0:	3501      	adds	r5, #1
 80080f2:	9900      	ldr	r1, [sp, #0]
 80080f4:	9a01      	ldr	r2, [sp, #4]
 80080f6:	3408      	adds	r4, #8
 80080f8:	6019      	str	r1, [r3, #0]
 80080fa:	605a      	str	r2, [r3, #4]
 80080fc:	e7e1      	b.n	80080c2 <__kernel_rem_pio2+0x362>
 80080fe:	2301      	movs	r3, #1
 8008100:	e7cf      	b.n	80080a2 <__kernel_rem_pio2+0x342>
 8008102:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008104:	00f1      	lsls	r1, r6, #3
 8008106:	1859      	adds	r1, r3, r1
 8008108:	6808      	ldr	r0, [r1, #0]
 800810a:	6849      	ldr	r1, [r1, #4]
 800810c:	683a      	ldr	r2, [r7, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f7fa fa1a 	bl	8002548 <__aeabi_dmul>
 8008114:	0002      	movs	r2, r0
 8008116:	000b      	movs	r3, r1
 8008118:	9800      	ldr	r0, [sp, #0]
 800811a:	9901      	ldr	r1, [sp, #4]
 800811c:	f7f9 fa6c 	bl	80015f8 <__aeabi_dadd>
 8008120:	3601      	adds	r6, #1
 8008122:	9000      	str	r0, [sp, #0]
 8008124:	9101      	str	r1, [sp, #4]
 8008126:	3f08      	subs	r7, #8
 8008128:	e7dc      	b.n	80080e4 <__kernel_rem_pio2+0x384>
 800812a:	9b02      	ldr	r3, [sp, #8]
 800812c:	0030      	movs	r0, r6
 800812e:	425a      	negs	r2, r3
 8008130:	0039      	movs	r1, r7
 8008132:	f000 f967 	bl	8008404 <scalbn>
 8008136:	2200      	movs	r2, #0
 8008138:	4bb0      	ldr	r3, [pc, #704]	@ (80083fc <__kernel_rem_pio2+0x69c>)
 800813a:	0006      	movs	r6, r0
 800813c:	000f      	movs	r7, r1
 800813e:	f7f8 f9a5 	bl	800048c <__aeabi_dcmpge>
 8008142:	2800      	cmp	r0, #0
 8008144:	d025      	beq.n	8008192 <__kernel_rem_pio2+0x432>
 8008146:	2200      	movs	r2, #0
 8008148:	4bad      	ldr	r3, [pc, #692]	@ (8008400 <__kernel_rem_pio2+0x6a0>)
 800814a:	0030      	movs	r0, r6
 800814c:	0039      	movs	r1, r7
 800814e:	f7fa f9fb 	bl	8002548 <__aeabi_dmul>
 8008152:	f7fb f87f 	bl	8003254 <__aeabi_d2iz>
 8008156:	9b00      	ldr	r3, [sp, #0]
 8008158:	0004      	movs	r4, r0
 800815a:	009d      	lsls	r5, r3, #2
 800815c:	f7fb f8b6 	bl	80032cc <__aeabi_i2d>
 8008160:	2200      	movs	r2, #0
 8008162:	4ba6      	ldr	r3, [pc, #664]	@ (80083fc <__kernel_rem_pio2+0x69c>)
 8008164:	f7fa f9f0 	bl	8002548 <__aeabi_dmul>
 8008168:	0002      	movs	r2, r0
 800816a:	000b      	movs	r3, r1
 800816c:	0030      	movs	r0, r6
 800816e:	0039      	movs	r1, r7
 8008170:	f7fa fcb2 	bl	8002ad8 <__aeabi_dsub>
 8008174:	f7fb f86e 	bl	8003254 <__aeabi_d2iz>
 8008178:	ab12      	add	r3, sp, #72	@ 0x48
 800817a:	5158      	str	r0, [r3, r5]
 800817c:	9b00      	ldr	r3, [sp, #0]
 800817e:	aa12      	add	r2, sp, #72	@ 0x48
 8008180:	3301      	adds	r3, #1
 8008182:	9300      	str	r3, [sp, #0]
 8008184:	9b02      	ldr	r3, [sp, #8]
 8008186:	3318      	adds	r3, #24
 8008188:	9302      	str	r3, [sp, #8]
 800818a:	9b00      	ldr	r3, [sp, #0]
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	509c      	str	r4, [r3, r2]
 8008190:	e72a      	b.n	8007fe8 <__kernel_rem_pio2+0x288>
 8008192:	9b00      	ldr	r3, [sp, #0]
 8008194:	0030      	movs	r0, r6
 8008196:	0039      	movs	r1, r7
 8008198:	009c      	lsls	r4, r3, #2
 800819a:	f7fb f85b 	bl	8003254 <__aeabi_d2iz>
 800819e:	ab12      	add	r3, sp, #72	@ 0x48
 80081a0:	5118      	str	r0, [r3, r4]
 80081a2:	e721      	b.n	8007fe8 <__kernel_rem_pio2+0x288>
 80081a4:	00f3      	lsls	r3, r6, #3
 80081a6:	aa76      	add	r2, sp, #472	@ 0x1d8
 80081a8:	18d7      	adds	r7, r2, r3
 80081aa:	00b3      	lsls	r3, r6, #2
 80081ac:	aa12      	add	r2, sp, #72	@ 0x48
 80081ae:	5898      	ldr	r0, [r3, r2]
 80081b0:	f7fb f88c 	bl	80032cc <__aeabi_i2d>
 80081b4:	0022      	movs	r2, r4
 80081b6:	002b      	movs	r3, r5
 80081b8:	f7fa f9c6 	bl	8002548 <__aeabi_dmul>
 80081bc:	2200      	movs	r2, #0
 80081be:	6038      	str	r0, [r7, #0]
 80081c0:	6079      	str	r1, [r7, #4]
 80081c2:	4b8f      	ldr	r3, [pc, #572]	@ (8008400 <__kernel_rem_pio2+0x6a0>)
 80081c4:	0020      	movs	r0, r4
 80081c6:	0029      	movs	r1, r5
 80081c8:	f7fa f9be 	bl	8002548 <__aeabi_dmul>
 80081cc:	3e01      	subs	r6, #1
 80081ce:	0004      	movs	r4, r0
 80081d0:	000d      	movs	r5, r1
 80081d2:	e711      	b.n	8007ff8 <__kernel_rem_pio2+0x298>
 80081d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081d6:	00e9      	lsls	r1, r5, #3
 80081d8:	18c9      	adds	r1, r1, r3
 80081da:	6808      	ldr	r0, [r1, #0]
 80081dc:	6849      	ldr	r1, [r1, #4]
 80081de:	cf0c      	ldmia	r7!, {r2, r3}
 80081e0:	f7fa f9b2 	bl	8002548 <__aeabi_dmul>
 80081e4:	0002      	movs	r2, r0
 80081e6:	000b      	movs	r3, r1
 80081e8:	9802      	ldr	r0, [sp, #8]
 80081ea:	9903      	ldr	r1, [sp, #12]
 80081ec:	f7f9 fa04 	bl	80015f8 <__aeabi_dadd>
 80081f0:	9002      	str	r0, [sp, #8]
 80081f2:	9103      	str	r1, [sp, #12]
 80081f4:	3501      	adds	r5, #1
 80081f6:	9b08      	ldr	r3, [sp, #32]
 80081f8:	429d      	cmp	r5, r3
 80081fa:	dc01      	bgt.n	8008200 <__kernel_rem_pio2+0x4a0>
 80081fc:	42ae      	cmp	r6, r5
 80081fe:	dae9      	bge.n	80081d4 <__kernel_rem_pio2+0x474>
 8008200:	00f6      	lsls	r6, r6, #3
 8008202:	ab4e      	add	r3, sp, #312	@ 0x138
 8008204:	199b      	adds	r3, r3, r6
 8008206:	9902      	ldr	r1, [sp, #8]
 8008208:	9a03      	ldr	r2, [sp, #12]
 800820a:	3c01      	subs	r4, #1
 800820c:	6019      	str	r1, [r3, #0]
 800820e:	605a      	str	r2, [r3, #4]
 8008210:	e6f8      	b.n	8008004 <__kernel_rem_pio2+0x2a4>
 8008212:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008214:	2b02      	cmp	r3, #2
 8008216:	dc0b      	bgt.n	8008230 <__kernel_rem_pio2+0x4d0>
 8008218:	2b00      	cmp	r3, #0
 800821a:	dd00      	ble.n	800821e <__kernel_rem_pio2+0x4be>
 800821c:	e084      	b.n	8008328 <__kernel_rem_pio2+0x5c8>
 800821e:	d052      	beq.n	80082c6 <__kernel_rem_pio2+0x566>
 8008220:	2007      	movs	r0, #7
 8008222:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008224:	4003      	ands	r3, r0
 8008226:	0018      	movs	r0, r3
 8008228:	239f      	movs	r3, #159	@ 0x9f
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	449d      	add	sp, r3
 800822e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008230:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008232:	2b03      	cmp	r3, #3
 8008234:	d1f4      	bne.n	8008220 <__kernel_rem_pio2+0x4c0>
 8008236:	9b00      	ldr	r3, [sp, #0]
 8008238:	aa4e      	add	r2, sp, #312	@ 0x138
 800823a:	00db      	lsls	r3, r3, #3
 800823c:	18d4      	adds	r4, r2, r3
 800823e:	0025      	movs	r5, r4
 8008240:	9b00      	ldr	r3, [sp, #0]
 8008242:	9302      	str	r3, [sp, #8]
 8008244:	9b02      	ldr	r3, [sp, #8]
 8008246:	3d08      	subs	r5, #8
 8008248:	2b00      	cmp	r3, #0
 800824a:	dd00      	ble.n	800824e <__kernel_rem_pio2+0x4ee>
 800824c:	e07a      	b.n	8008344 <__kernel_rem_pio2+0x5e4>
 800824e:	9d00      	ldr	r5, [sp, #0]
 8008250:	3c08      	subs	r4, #8
 8008252:	2d01      	cmp	r5, #1
 8008254:	dd00      	ble.n	8008258 <__kernel_rem_pio2+0x4f8>
 8008256:	e095      	b.n	8008384 <__kernel_rem_pio2+0x624>
 8008258:	2000      	movs	r0, #0
 800825a:	2100      	movs	r1, #0
 800825c:	9b00      	ldr	r3, [sp, #0]
 800825e:	2b01      	cmp	r3, #1
 8008260:	dd00      	ble.n	8008264 <__kernel_rem_pio2+0x504>
 8008262:	e0ad      	b.n	80083c0 <__kernel_rem_pio2+0x660>
 8008264:	9b4e      	ldr	r3, [sp, #312]	@ 0x138
 8008266:	9c4f      	ldr	r4, [sp, #316]	@ 0x13c
 8008268:	9e50      	ldr	r6, [sp, #320]	@ 0x140
 800826a:	9f51      	ldr	r7, [sp, #324]	@ 0x144
 800826c:	9300      	str	r3, [sp, #0]
 800826e:	9401      	str	r4, [sp, #4]
 8008270:	9b06      	ldr	r3, [sp, #24]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d000      	beq.n	8008278 <__kernel_rem_pio2+0x518>
 8008276:	e0af      	b.n	80083d8 <__kernel_rem_pio2+0x678>
 8008278:	9c00      	ldr	r4, [sp, #0]
 800827a:	9d01      	ldr	r5, [sp, #4]
 800827c:	9b05      	ldr	r3, [sp, #20]
 800827e:	601c      	str	r4, [r3, #0]
 8008280:	605d      	str	r5, [r3, #4]
 8008282:	609e      	str	r6, [r3, #8]
 8008284:	60df      	str	r7, [r3, #12]
 8008286:	6118      	str	r0, [r3, #16]
 8008288:	6159      	str	r1, [r3, #20]
 800828a:	e7c9      	b.n	8008220 <__kernel_rem_pio2+0x4c0>
 800828c:	9b00      	ldr	r3, [sp, #0]
 800828e:	aa4e      	add	r2, sp, #312	@ 0x138
 8008290:	00db      	lsls	r3, r3, #3
 8008292:	18d3      	adds	r3, r2, r3
 8008294:	0020      	movs	r0, r4
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	0029      	movs	r1, r5
 800829c:	f7f9 f9ac 	bl	80015f8 <__aeabi_dadd>
 80082a0:	0004      	movs	r4, r0
 80082a2:	000d      	movs	r5, r1
 80082a4:	9b00      	ldr	r3, [sp, #0]
 80082a6:	3b01      	subs	r3, #1
 80082a8:	9300      	str	r3, [sp, #0]
 80082aa:	9b00      	ldr	r3, [sp, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	daed      	bge.n	800828c <__kernel_rem_pio2+0x52c>
 80082b0:	9b06      	ldr	r3, [sp, #24]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d003      	beq.n	80082be <__kernel_rem_pio2+0x55e>
 80082b6:	2180      	movs	r1, #128	@ 0x80
 80082b8:	0609      	lsls	r1, r1, #24
 80082ba:	186b      	adds	r3, r5, r1
 80082bc:	001d      	movs	r5, r3
 80082be:	9b05      	ldr	r3, [sp, #20]
 80082c0:	601c      	str	r4, [r3, #0]
 80082c2:	605d      	str	r5, [r3, #4]
 80082c4:	e7ac      	b.n	8008220 <__kernel_rem_pio2+0x4c0>
 80082c6:	2400      	movs	r4, #0
 80082c8:	2500      	movs	r5, #0
 80082ca:	e7ee      	b.n	80082aa <__kernel_rem_pio2+0x54a>
 80082cc:	00e3      	lsls	r3, r4, #3
 80082ce:	aa4e      	add	r2, sp, #312	@ 0x138
 80082d0:	18d3      	adds	r3, r2, r3
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	f7f9 f98f 	bl	80015f8 <__aeabi_dadd>
 80082da:	3c01      	subs	r4, #1
 80082dc:	2c00      	cmp	r4, #0
 80082de:	daf5      	bge.n	80082cc <__kernel_rem_pio2+0x56c>
 80082e0:	9c06      	ldr	r4, [sp, #24]
 80082e2:	0002      	movs	r2, r0
 80082e4:	000b      	movs	r3, r1
 80082e6:	2c00      	cmp	r4, #0
 80082e8:	d002      	beq.n	80082f0 <__kernel_rem_pio2+0x590>
 80082ea:	2480      	movs	r4, #128	@ 0x80
 80082ec:	0624      	lsls	r4, r4, #24
 80082ee:	190b      	adds	r3, r1, r4
 80082f0:	9c05      	ldr	r4, [sp, #20]
 80082f2:	2501      	movs	r5, #1
 80082f4:	6022      	str	r2, [r4, #0]
 80082f6:	6063      	str	r3, [r4, #4]
 80082f8:	0002      	movs	r2, r0
 80082fa:	000b      	movs	r3, r1
 80082fc:	984e      	ldr	r0, [sp, #312]	@ 0x138
 80082fe:	994f      	ldr	r1, [sp, #316]	@ 0x13c
 8008300:	f7fa fbea 	bl	8002ad8 <__aeabi_dsub>
 8008304:	0006      	movs	r6, r0
 8008306:	000f      	movs	r7, r1
 8008308:	ac4e      	add	r4, sp, #312	@ 0x138
 800830a:	9b00      	ldr	r3, [sp, #0]
 800830c:	3408      	adds	r4, #8
 800830e:	42ab      	cmp	r3, r5
 8008310:	da0e      	bge.n	8008330 <__kernel_rem_pio2+0x5d0>
 8008312:	9b06      	ldr	r3, [sp, #24]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d003      	beq.n	8008320 <__kernel_rem_pio2+0x5c0>
 8008318:	2180      	movs	r1, #128	@ 0x80
 800831a:	0609      	lsls	r1, r1, #24
 800831c:	187b      	adds	r3, r7, r1
 800831e:	001f      	movs	r7, r3
 8008320:	9b05      	ldr	r3, [sp, #20]
 8008322:	609e      	str	r6, [r3, #8]
 8008324:	60df      	str	r7, [r3, #12]
 8008326:	e77b      	b.n	8008220 <__kernel_rem_pio2+0x4c0>
 8008328:	2000      	movs	r0, #0
 800832a:	2100      	movs	r1, #0
 800832c:	9c00      	ldr	r4, [sp, #0]
 800832e:	e7d5      	b.n	80082dc <__kernel_rem_pio2+0x57c>
 8008330:	0030      	movs	r0, r6
 8008332:	6822      	ldr	r2, [r4, #0]
 8008334:	6863      	ldr	r3, [r4, #4]
 8008336:	0039      	movs	r1, r7
 8008338:	f7f9 f95e 	bl	80015f8 <__aeabi_dadd>
 800833c:	3501      	adds	r5, #1
 800833e:	0006      	movs	r6, r0
 8008340:	000f      	movs	r7, r1
 8008342:	e7e2      	b.n	800830a <__kernel_rem_pio2+0x5aa>
 8008344:	9b02      	ldr	r3, [sp, #8]
 8008346:	3b01      	subs	r3, #1
 8008348:	9302      	str	r3, [sp, #8]
 800834a:	682a      	ldr	r2, [r5, #0]
 800834c:	686b      	ldr	r3, [r5, #4]
 800834e:	9208      	str	r2, [sp, #32]
 8008350:	9309      	str	r3, [sp, #36]	@ 0x24
 8008352:	9808      	ldr	r0, [sp, #32]
 8008354:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008356:	68aa      	ldr	r2, [r5, #8]
 8008358:	68eb      	ldr	r3, [r5, #12]
 800835a:	920a      	str	r2, [sp, #40]	@ 0x28
 800835c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800835e:	f7f9 f94b 	bl	80015f8 <__aeabi_dadd>
 8008362:	0002      	movs	r2, r0
 8008364:	000b      	movs	r3, r1
 8008366:	0006      	movs	r6, r0
 8008368:	000f      	movs	r7, r1
 800836a:	9808      	ldr	r0, [sp, #32]
 800836c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800836e:	f7fa fbb3 	bl	8002ad8 <__aeabi_dsub>
 8008372:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008374:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008376:	f7f9 f93f 	bl	80015f8 <__aeabi_dadd>
 800837a:	602e      	str	r6, [r5, #0]
 800837c:	606f      	str	r7, [r5, #4]
 800837e:	60a8      	str	r0, [r5, #8]
 8008380:	60e9      	str	r1, [r5, #12]
 8008382:	e75f      	b.n	8008244 <__kernel_rem_pio2+0x4e4>
 8008384:	6822      	ldr	r2, [r4, #0]
 8008386:	6863      	ldr	r3, [r4, #4]
 8008388:	9202      	str	r2, [sp, #8]
 800838a:	9303      	str	r3, [sp, #12]
 800838c:	9802      	ldr	r0, [sp, #8]
 800838e:	9903      	ldr	r1, [sp, #12]
 8008390:	68a2      	ldr	r2, [r4, #8]
 8008392:	68e3      	ldr	r3, [r4, #12]
 8008394:	9208      	str	r2, [sp, #32]
 8008396:	9309      	str	r3, [sp, #36]	@ 0x24
 8008398:	f7f9 f92e 	bl	80015f8 <__aeabi_dadd>
 800839c:	0002      	movs	r2, r0
 800839e:	000b      	movs	r3, r1
 80083a0:	0006      	movs	r6, r0
 80083a2:	000f      	movs	r7, r1
 80083a4:	9802      	ldr	r0, [sp, #8]
 80083a6:	9903      	ldr	r1, [sp, #12]
 80083a8:	f7fa fb96 	bl	8002ad8 <__aeabi_dsub>
 80083ac:	9a08      	ldr	r2, [sp, #32]
 80083ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083b0:	f7f9 f922 	bl	80015f8 <__aeabi_dadd>
 80083b4:	3d01      	subs	r5, #1
 80083b6:	60a0      	str	r0, [r4, #8]
 80083b8:	60e1      	str	r1, [r4, #12]
 80083ba:	6026      	str	r6, [r4, #0]
 80083bc:	6067      	str	r7, [r4, #4]
 80083be:	e747      	b.n	8008250 <__kernel_rem_pio2+0x4f0>
 80083c0:	9b00      	ldr	r3, [sp, #0]
 80083c2:	aa4e      	add	r2, sp, #312	@ 0x138
 80083c4:	00db      	lsls	r3, r3, #3
 80083c6:	18d3      	adds	r3, r2, r3
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	f7f9 f914 	bl	80015f8 <__aeabi_dadd>
 80083d0:	9b00      	ldr	r3, [sp, #0]
 80083d2:	3b01      	subs	r3, #1
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	e741      	b.n	800825c <__kernel_rem_pio2+0x4fc>
 80083d8:	9c00      	ldr	r4, [sp, #0]
 80083da:	9b05      	ldr	r3, [sp, #20]
 80083dc:	9a01      	ldr	r2, [sp, #4]
 80083de:	601c      	str	r4, [r3, #0]
 80083e0:	2380      	movs	r3, #128	@ 0x80
 80083e2:	061b      	lsls	r3, r3, #24
 80083e4:	18d4      	adds	r4, r2, r3
 80083e6:	9a05      	ldr	r2, [sp, #20]
 80083e8:	6054      	str	r4, [r2, #4]
 80083ea:	001a      	movs	r2, r3
 80083ec:	9c05      	ldr	r4, [sp, #20]
 80083ee:	18fb      	adds	r3, r7, r3
 80083f0:	60e3      	str	r3, [r4, #12]
 80083f2:	188b      	adds	r3, r1, r2
 80083f4:	60a6      	str	r6, [r4, #8]
 80083f6:	6120      	str	r0, [r4, #16]
 80083f8:	6163      	str	r3, [r4, #20]
 80083fa:	e711      	b.n	8008220 <__kernel_rem_pio2+0x4c0>
 80083fc:	41700000 	.word	0x41700000
 8008400:	3e700000 	.word	0x3e700000

08008404 <scalbn>:
 8008404:	004b      	lsls	r3, r1, #1
 8008406:	b570      	push	{r4, r5, r6, lr}
 8008408:	0d5b      	lsrs	r3, r3, #21
 800840a:	0014      	movs	r4, r2
 800840c:	000d      	movs	r5, r1
 800840e:	2b00      	cmp	r3, #0
 8008410:	d10f      	bne.n	8008432 <scalbn+0x2e>
 8008412:	004b      	lsls	r3, r1, #1
 8008414:	085b      	lsrs	r3, r3, #1
 8008416:	4303      	orrs	r3, r0
 8008418:	d012      	beq.n	8008440 <scalbn+0x3c>
 800841a:	4b23      	ldr	r3, [pc, #140]	@ (80084a8 <scalbn+0xa4>)
 800841c:	2200      	movs	r2, #0
 800841e:	f7fa f893 	bl	8002548 <__aeabi_dmul>
 8008422:	4b22      	ldr	r3, [pc, #136]	@ (80084ac <scalbn+0xa8>)
 8008424:	429c      	cmp	r4, r3
 8008426:	da0c      	bge.n	8008442 <scalbn+0x3e>
 8008428:	4a21      	ldr	r2, [pc, #132]	@ (80084b0 <scalbn+0xac>)
 800842a:	4b22      	ldr	r3, [pc, #136]	@ (80084b4 <scalbn+0xb0>)
 800842c:	f7fa f88c 	bl	8002548 <__aeabi_dmul>
 8008430:	e006      	b.n	8008440 <scalbn+0x3c>
 8008432:	4a21      	ldr	r2, [pc, #132]	@ (80084b8 <scalbn+0xb4>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d108      	bne.n	800844a <scalbn+0x46>
 8008438:	0002      	movs	r2, r0
 800843a:	000b      	movs	r3, r1
 800843c:	f7f9 f8dc 	bl	80015f8 <__aeabi_dadd>
 8008440:	bd70      	pop	{r4, r5, r6, pc}
 8008442:	000d      	movs	r5, r1
 8008444:	004b      	lsls	r3, r1, #1
 8008446:	0d5b      	lsrs	r3, r3, #21
 8008448:	3b36      	subs	r3, #54	@ 0x36
 800844a:	4a1c      	ldr	r2, [pc, #112]	@ (80084bc <scalbn+0xb8>)
 800844c:	4294      	cmp	r4, r2
 800844e:	dd0a      	ble.n	8008466 <scalbn+0x62>
 8008450:	4c1b      	ldr	r4, [pc, #108]	@ (80084c0 <scalbn+0xbc>)
 8008452:	4d1c      	ldr	r5, [pc, #112]	@ (80084c4 <scalbn+0xc0>)
 8008454:	2900      	cmp	r1, #0
 8008456:	da01      	bge.n	800845c <scalbn+0x58>
 8008458:	4c19      	ldr	r4, [pc, #100]	@ (80084c0 <scalbn+0xbc>)
 800845a:	4d1b      	ldr	r5, [pc, #108]	@ (80084c8 <scalbn+0xc4>)
 800845c:	4a18      	ldr	r2, [pc, #96]	@ (80084c0 <scalbn+0xbc>)
 800845e:	4b19      	ldr	r3, [pc, #100]	@ (80084c4 <scalbn+0xc0>)
 8008460:	0020      	movs	r0, r4
 8008462:	0029      	movs	r1, r5
 8008464:	e7e2      	b.n	800842c <scalbn+0x28>
 8008466:	18e2      	adds	r2, r4, r3
 8008468:	4b18      	ldr	r3, [pc, #96]	@ (80084cc <scalbn+0xc8>)
 800846a:	429a      	cmp	r2, r3
 800846c:	dcf0      	bgt.n	8008450 <scalbn+0x4c>
 800846e:	2a00      	cmp	r2, #0
 8008470:	dd05      	ble.n	800847e <scalbn+0x7a>
 8008472:	4b17      	ldr	r3, [pc, #92]	@ (80084d0 <scalbn+0xcc>)
 8008474:	0512      	lsls	r2, r2, #20
 8008476:	402b      	ands	r3, r5
 8008478:	431a      	orrs	r2, r3
 800847a:	0011      	movs	r1, r2
 800847c:	e7e0      	b.n	8008440 <scalbn+0x3c>
 800847e:	0013      	movs	r3, r2
 8008480:	3335      	adds	r3, #53	@ 0x35
 8008482:	da08      	bge.n	8008496 <scalbn+0x92>
 8008484:	4c0a      	ldr	r4, [pc, #40]	@ (80084b0 <scalbn+0xac>)
 8008486:	4d0b      	ldr	r5, [pc, #44]	@ (80084b4 <scalbn+0xb0>)
 8008488:	2900      	cmp	r1, #0
 800848a:	da01      	bge.n	8008490 <scalbn+0x8c>
 800848c:	4c08      	ldr	r4, [pc, #32]	@ (80084b0 <scalbn+0xac>)
 800848e:	4d11      	ldr	r5, [pc, #68]	@ (80084d4 <scalbn+0xd0>)
 8008490:	4a07      	ldr	r2, [pc, #28]	@ (80084b0 <scalbn+0xac>)
 8008492:	4b08      	ldr	r3, [pc, #32]	@ (80084b4 <scalbn+0xb0>)
 8008494:	e7e4      	b.n	8008460 <scalbn+0x5c>
 8008496:	4b0e      	ldr	r3, [pc, #56]	@ (80084d0 <scalbn+0xcc>)
 8008498:	3236      	adds	r2, #54	@ 0x36
 800849a:	401d      	ands	r5, r3
 800849c:	0512      	lsls	r2, r2, #20
 800849e:	432a      	orrs	r2, r5
 80084a0:	0011      	movs	r1, r2
 80084a2:	4b0d      	ldr	r3, [pc, #52]	@ (80084d8 <scalbn+0xd4>)
 80084a4:	2200      	movs	r2, #0
 80084a6:	e7c1      	b.n	800842c <scalbn+0x28>
 80084a8:	43500000 	.word	0x43500000
 80084ac:	ffff3cb0 	.word	0xffff3cb0
 80084b0:	c2f8f359 	.word	0xc2f8f359
 80084b4:	01a56e1f 	.word	0x01a56e1f
 80084b8:	000007ff 	.word	0x000007ff
 80084bc:	0000c350 	.word	0x0000c350
 80084c0:	8800759c 	.word	0x8800759c
 80084c4:	7e37e43c 	.word	0x7e37e43c
 80084c8:	fe37e43c 	.word	0xfe37e43c
 80084cc:	000007fe 	.word	0x000007fe
 80084d0:	800fffff 	.word	0x800fffff
 80084d4:	81a56e1f 	.word	0x81a56e1f
 80084d8:	3c900000 	.word	0x3c900000

080084dc <floor>:
 80084dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084de:	004b      	lsls	r3, r1, #1
 80084e0:	4a36      	ldr	r2, [pc, #216]	@ (80085bc <floor+0xe0>)
 80084e2:	0d5b      	lsrs	r3, r3, #21
 80084e4:	189e      	adds	r6, r3, r2
 80084e6:	000c      	movs	r4, r1
 80084e8:	0005      	movs	r5, r0
 80084ea:	9001      	str	r0, [sp, #4]
 80084ec:	2e13      	cmp	r6, #19
 80084ee:	dc2f      	bgt.n	8008550 <floor+0x74>
 80084f0:	2e00      	cmp	r6, #0
 80084f2:	da14      	bge.n	800851e <floor+0x42>
 80084f4:	4a32      	ldr	r2, [pc, #200]	@ (80085c0 <floor+0xe4>)
 80084f6:	4b33      	ldr	r3, [pc, #204]	@ (80085c4 <floor+0xe8>)
 80084f8:	f7f9 f87e 	bl	80015f8 <__aeabi_dadd>
 80084fc:	2200      	movs	r2, #0
 80084fe:	2300      	movs	r3, #0
 8008500:	f7f7 ffba 	bl	8000478 <__aeabi_dcmpgt>
 8008504:	2800      	cmp	r0, #0
 8008506:	d007      	beq.n	8008518 <floor+0x3c>
 8008508:	2c00      	cmp	r4, #0
 800850a:	da50      	bge.n	80085ae <floor+0xd2>
 800850c:	0064      	lsls	r4, r4, #1
 800850e:	0864      	lsrs	r4, r4, #1
 8008510:	4325      	orrs	r5, r4
 8008512:	d14f      	bne.n	80085b4 <floor+0xd8>
 8008514:	2480      	movs	r4, #128	@ 0x80
 8008516:	0624      	lsls	r4, r4, #24
 8008518:	0021      	movs	r1, r4
 800851a:	0028      	movs	r0, r5
 800851c:	e022      	b.n	8008564 <floor+0x88>
 800851e:	4f2a      	ldr	r7, [pc, #168]	@ (80085c8 <floor+0xec>)
 8008520:	4137      	asrs	r7, r6
 8008522:	003b      	movs	r3, r7
 8008524:	400b      	ands	r3, r1
 8008526:	4303      	orrs	r3, r0
 8008528:	d01c      	beq.n	8008564 <floor+0x88>
 800852a:	4a25      	ldr	r2, [pc, #148]	@ (80085c0 <floor+0xe4>)
 800852c:	4b25      	ldr	r3, [pc, #148]	@ (80085c4 <floor+0xe8>)
 800852e:	f7f9 f863 	bl	80015f8 <__aeabi_dadd>
 8008532:	2200      	movs	r2, #0
 8008534:	2300      	movs	r3, #0
 8008536:	f7f7 ff9f 	bl	8000478 <__aeabi_dcmpgt>
 800853a:	2800      	cmp	r0, #0
 800853c:	d0ec      	beq.n	8008518 <floor+0x3c>
 800853e:	2c00      	cmp	r4, #0
 8008540:	da03      	bge.n	800854a <floor+0x6e>
 8008542:	2380      	movs	r3, #128	@ 0x80
 8008544:	035b      	lsls	r3, r3, #13
 8008546:	4133      	asrs	r3, r6
 8008548:	18e4      	adds	r4, r4, r3
 800854a:	2500      	movs	r5, #0
 800854c:	43bc      	bics	r4, r7
 800854e:	e7e3      	b.n	8008518 <floor+0x3c>
 8008550:	2e33      	cmp	r6, #51	@ 0x33
 8008552:	dd09      	ble.n	8008568 <floor+0x8c>
 8008554:	2380      	movs	r3, #128	@ 0x80
 8008556:	00db      	lsls	r3, r3, #3
 8008558:	429e      	cmp	r6, r3
 800855a:	d103      	bne.n	8008564 <floor+0x88>
 800855c:	0002      	movs	r2, r0
 800855e:	000b      	movs	r3, r1
 8008560:	f7f9 f84a 	bl	80015f8 <__aeabi_dadd>
 8008564:	b003      	add	sp, #12
 8008566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008568:	2701      	movs	r7, #1
 800856a:	4a18      	ldr	r2, [pc, #96]	@ (80085cc <floor+0xf0>)
 800856c:	427f      	negs	r7, r7
 800856e:	189b      	adds	r3, r3, r2
 8008570:	40df      	lsrs	r7, r3
 8008572:	4238      	tst	r0, r7
 8008574:	d0f6      	beq.n	8008564 <floor+0x88>
 8008576:	4a12      	ldr	r2, [pc, #72]	@ (80085c0 <floor+0xe4>)
 8008578:	4b12      	ldr	r3, [pc, #72]	@ (80085c4 <floor+0xe8>)
 800857a:	f7f9 f83d 	bl	80015f8 <__aeabi_dadd>
 800857e:	2200      	movs	r2, #0
 8008580:	2300      	movs	r3, #0
 8008582:	f7f7 ff79 	bl	8000478 <__aeabi_dcmpgt>
 8008586:	2800      	cmp	r0, #0
 8008588:	d0c6      	beq.n	8008518 <floor+0x3c>
 800858a:	2c00      	cmp	r4, #0
 800858c:	da02      	bge.n	8008594 <floor+0xb8>
 800858e:	2e14      	cmp	r6, #20
 8008590:	d102      	bne.n	8008598 <floor+0xbc>
 8008592:	3401      	adds	r4, #1
 8008594:	43bd      	bics	r5, r7
 8008596:	e7bf      	b.n	8008518 <floor+0x3c>
 8008598:	2234      	movs	r2, #52	@ 0x34
 800859a:	2301      	movs	r3, #1
 800859c:	1b92      	subs	r2, r2, r6
 800859e:	4093      	lsls	r3, r2
 80085a0:	18ed      	adds	r5, r5, r3
 80085a2:	9b01      	ldr	r3, [sp, #4]
 80085a4:	429d      	cmp	r5, r3
 80085a6:	419b      	sbcs	r3, r3
 80085a8:	425b      	negs	r3, r3
 80085aa:	18e4      	adds	r4, r4, r3
 80085ac:	e7f2      	b.n	8008594 <floor+0xb8>
 80085ae:	2500      	movs	r5, #0
 80085b0:	002c      	movs	r4, r5
 80085b2:	e7b1      	b.n	8008518 <floor+0x3c>
 80085b4:	2500      	movs	r5, #0
 80085b6:	4c06      	ldr	r4, [pc, #24]	@ (80085d0 <floor+0xf4>)
 80085b8:	e7ae      	b.n	8008518 <floor+0x3c>
 80085ba:	46c0      	nop			@ (mov r8, r8)
 80085bc:	fffffc01 	.word	0xfffffc01
 80085c0:	8800759c 	.word	0x8800759c
 80085c4:	7e37e43c 	.word	0x7e37e43c
 80085c8:	000fffff 	.word	0x000fffff
 80085cc:	fffffbed 	.word	0xfffffbed
 80085d0:	bff00000 	.word	0xbff00000

080085d4 <atof>:
 80085d4:	b510      	push	{r4, lr}
 80085d6:	2100      	movs	r1, #0
 80085d8:	f000 fe12 	bl	8009200 <strtod>
 80085dc:	bd10      	pop	{r4, pc}

080085de <atoi>:
 80085de:	b510      	push	{r4, lr}
 80085e0:	220a      	movs	r2, #10
 80085e2:	2100      	movs	r1, #0
 80085e4:	f000 fea4 	bl	8009330 <strtol>
 80085e8:	bd10      	pop	{r4, pc}
	...

080085ec <sulp>:
 80085ec:	b570      	push	{r4, r5, r6, lr}
 80085ee:	0016      	movs	r6, r2
 80085f0:	000d      	movs	r5, r1
 80085f2:	f003 fc63 	bl	800bebc <__ulp>
 80085f6:	2e00      	cmp	r6, #0
 80085f8:	d00d      	beq.n	8008616 <sulp+0x2a>
 80085fa:	236b      	movs	r3, #107	@ 0x6b
 80085fc:	006a      	lsls	r2, r5, #1
 80085fe:	0d52      	lsrs	r2, r2, #21
 8008600:	1a9b      	subs	r3, r3, r2
 8008602:	2b00      	cmp	r3, #0
 8008604:	dd07      	ble.n	8008616 <sulp+0x2a>
 8008606:	2400      	movs	r4, #0
 8008608:	4a03      	ldr	r2, [pc, #12]	@ (8008618 <sulp+0x2c>)
 800860a:	051b      	lsls	r3, r3, #20
 800860c:	189d      	adds	r5, r3, r2
 800860e:	002b      	movs	r3, r5
 8008610:	0022      	movs	r2, r4
 8008612:	f7f9 ff99 	bl	8002548 <__aeabi_dmul>
 8008616:	bd70      	pop	{r4, r5, r6, pc}
 8008618:	3ff00000 	.word	0x3ff00000

0800861c <_strtod_l>:
 800861c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800861e:	b0a3      	sub	sp, #140	@ 0x8c
 8008620:	921b      	str	r2, [sp, #108]	@ 0x6c
 8008622:	2200      	movs	r2, #0
 8008624:	2600      	movs	r6, #0
 8008626:	2700      	movs	r7, #0
 8008628:	9005      	str	r0, [sp, #20]
 800862a:	9109      	str	r1, [sp, #36]	@ 0x24
 800862c:	921e      	str	r2, [sp, #120]	@ 0x78
 800862e:	911d      	str	r1, [sp, #116]	@ 0x74
 8008630:	780a      	ldrb	r2, [r1, #0]
 8008632:	2a2b      	cmp	r2, #43	@ 0x2b
 8008634:	d053      	beq.n	80086de <_strtod_l+0xc2>
 8008636:	d83f      	bhi.n	80086b8 <_strtod_l+0x9c>
 8008638:	2a0d      	cmp	r2, #13
 800863a:	d839      	bhi.n	80086b0 <_strtod_l+0x94>
 800863c:	2a08      	cmp	r2, #8
 800863e:	d839      	bhi.n	80086b4 <_strtod_l+0x98>
 8008640:	2a00      	cmp	r2, #0
 8008642:	d042      	beq.n	80086ca <_strtod_l+0xae>
 8008644:	2200      	movs	r2, #0
 8008646:	9212      	str	r2, [sp, #72]	@ 0x48
 8008648:	2100      	movs	r1, #0
 800864a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800864c:	910c      	str	r1, [sp, #48]	@ 0x30
 800864e:	782a      	ldrb	r2, [r5, #0]
 8008650:	2a30      	cmp	r2, #48	@ 0x30
 8008652:	d000      	beq.n	8008656 <_strtod_l+0x3a>
 8008654:	e083      	b.n	800875e <_strtod_l+0x142>
 8008656:	786a      	ldrb	r2, [r5, #1]
 8008658:	3120      	adds	r1, #32
 800865a:	438a      	bics	r2, r1
 800865c:	2a58      	cmp	r2, #88	@ 0x58
 800865e:	d000      	beq.n	8008662 <_strtod_l+0x46>
 8008660:	e073      	b.n	800874a <_strtod_l+0x12e>
 8008662:	9302      	str	r3, [sp, #8]
 8008664:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008666:	4a95      	ldr	r2, [pc, #596]	@ (80088bc <_strtod_l+0x2a0>)
 8008668:	9301      	str	r3, [sp, #4]
 800866a:	ab1e      	add	r3, sp, #120	@ 0x78
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	9805      	ldr	r0, [sp, #20]
 8008670:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008672:	a91d      	add	r1, sp, #116	@ 0x74
 8008674:	f002 fcd2 	bl	800b01c <__gethex>
 8008678:	230f      	movs	r3, #15
 800867a:	0002      	movs	r2, r0
 800867c:	401a      	ands	r2, r3
 800867e:	0004      	movs	r4, r0
 8008680:	9206      	str	r2, [sp, #24]
 8008682:	4218      	tst	r0, r3
 8008684:	d005      	beq.n	8008692 <_strtod_l+0x76>
 8008686:	2a06      	cmp	r2, #6
 8008688:	d12b      	bne.n	80086e2 <_strtod_l+0xc6>
 800868a:	2300      	movs	r3, #0
 800868c:	3501      	adds	r5, #1
 800868e:	951d      	str	r5, [sp, #116]	@ 0x74
 8008690:	9312      	str	r3, [sp, #72]	@ 0x48
 8008692:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008694:	2b00      	cmp	r3, #0
 8008696:	d002      	beq.n	800869e <_strtod_l+0x82>
 8008698:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800869a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800869c:	6013      	str	r3, [r2, #0]
 800869e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d019      	beq.n	80086d8 <_strtod_l+0xbc>
 80086a4:	2380      	movs	r3, #128	@ 0x80
 80086a6:	0030      	movs	r0, r6
 80086a8:	061b      	lsls	r3, r3, #24
 80086aa:	18f9      	adds	r1, r7, r3
 80086ac:	b023      	add	sp, #140	@ 0x8c
 80086ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b0:	2a20      	cmp	r2, #32
 80086b2:	d1c7      	bne.n	8008644 <_strtod_l+0x28>
 80086b4:	3101      	adds	r1, #1
 80086b6:	e7ba      	b.n	800862e <_strtod_l+0x12>
 80086b8:	2a2d      	cmp	r2, #45	@ 0x2d
 80086ba:	d1c3      	bne.n	8008644 <_strtod_l+0x28>
 80086bc:	3a2c      	subs	r2, #44	@ 0x2c
 80086be:	9212      	str	r2, [sp, #72]	@ 0x48
 80086c0:	1c4a      	adds	r2, r1, #1
 80086c2:	921d      	str	r2, [sp, #116]	@ 0x74
 80086c4:	784a      	ldrb	r2, [r1, #1]
 80086c6:	2a00      	cmp	r2, #0
 80086c8:	d1be      	bne.n	8008648 <_strtod_l+0x2c>
 80086ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086cc:	931d      	str	r3, [sp, #116]	@ 0x74
 80086ce:	2300      	movs	r3, #0
 80086d0:	9312      	str	r3, [sp, #72]	@ 0x48
 80086d2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d1df      	bne.n	8008698 <_strtod_l+0x7c>
 80086d8:	0030      	movs	r0, r6
 80086da:	0039      	movs	r1, r7
 80086dc:	e7e6      	b.n	80086ac <_strtod_l+0x90>
 80086de:	2200      	movs	r2, #0
 80086e0:	e7ed      	b.n	80086be <_strtod_l+0xa2>
 80086e2:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80086e4:	2a00      	cmp	r2, #0
 80086e6:	d007      	beq.n	80086f8 <_strtod_l+0xdc>
 80086e8:	2135      	movs	r1, #53	@ 0x35
 80086ea:	a820      	add	r0, sp, #128	@ 0x80
 80086ec:	f003 fcdc 	bl	800c0a8 <__copybits>
 80086f0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80086f2:	9805      	ldr	r0, [sp, #20]
 80086f4:	f003 f896 	bl	800b824 <_Bfree>
 80086f8:	9806      	ldr	r0, [sp, #24]
 80086fa:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80086fc:	3801      	subs	r0, #1
 80086fe:	2804      	cmp	r0, #4
 8008700:	d806      	bhi.n	8008710 <_strtod_l+0xf4>
 8008702:	f7f7 fd05 	bl	8000110 <__gnu_thumb1_case_uqi>
 8008706:	0312      	.short	0x0312
 8008708:	1e1c      	.short	0x1e1c
 800870a:	12          	.byte	0x12
 800870b:	00          	.byte	0x00
 800870c:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800870e:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8008710:	05e4      	lsls	r4, r4, #23
 8008712:	d502      	bpl.n	800871a <_strtod_l+0xfe>
 8008714:	2380      	movs	r3, #128	@ 0x80
 8008716:	061b      	lsls	r3, r3, #24
 8008718:	431f      	orrs	r7, r3
 800871a:	4b69      	ldr	r3, [pc, #420]	@ (80088c0 <_strtod_l+0x2a4>)
 800871c:	423b      	tst	r3, r7
 800871e:	d1b8      	bne.n	8008692 <_strtod_l+0x76>
 8008720:	f001 fd00 	bl	800a124 <__errno>
 8008724:	2322      	movs	r3, #34	@ 0x22
 8008726:	6003      	str	r3, [r0, #0]
 8008728:	e7b3      	b.n	8008692 <_strtod_l+0x76>
 800872a:	4966      	ldr	r1, [pc, #408]	@ (80088c4 <_strtod_l+0x2a8>)
 800872c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800872e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008730:	400a      	ands	r2, r1
 8008732:	4965      	ldr	r1, [pc, #404]	@ (80088c8 <_strtod_l+0x2ac>)
 8008734:	185b      	adds	r3, r3, r1
 8008736:	051b      	lsls	r3, r3, #20
 8008738:	431a      	orrs	r2, r3
 800873a:	0017      	movs	r7, r2
 800873c:	e7e8      	b.n	8008710 <_strtod_l+0xf4>
 800873e:	4f60      	ldr	r7, [pc, #384]	@ (80088c0 <_strtod_l+0x2a4>)
 8008740:	e7e6      	b.n	8008710 <_strtod_l+0xf4>
 8008742:	2601      	movs	r6, #1
 8008744:	4f61      	ldr	r7, [pc, #388]	@ (80088cc <_strtod_l+0x2b0>)
 8008746:	4276      	negs	r6, r6
 8008748:	e7e2      	b.n	8008710 <_strtod_l+0xf4>
 800874a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800874c:	1c5a      	adds	r2, r3, #1
 800874e:	921d      	str	r2, [sp, #116]	@ 0x74
 8008750:	785b      	ldrb	r3, [r3, #1]
 8008752:	2b30      	cmp	r3, #48	@ 0x30
 8008754:	d0f9      	beq.n	800874a <_strtod_l+0x12e>
 8008756:	2b00      	cmp	r3, #0
 8008758:	d09b      	beq.n	8008692 <_strtod_l+0x76>
 800875a:	2301      	movs	r3, #1
 800875c:	930c      	str	r3, [sp, #48]	@ 0x30
 800875e:	2500      	movs	r5, #0
 8008760:	220a      	movs	r2, #10
 8008762:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008764:	950d      	str	r5, [sp, #52]	@ 0x34
 8008766:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008768:	9508      	str	r5, [sp, #32]
 800876a:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800876c:	7804      	ldrb	r4, [r0, #0]
 800876e:	0023      	movs	r3, r4
 8008770:	3b30      	subs	r3, #48	@ 0x30
 8008772:	b2d9      	uxtb	r1, r3
 8008774:	2909      	cmp	r1, #9
 8008776:	d927      	bls.n	80087c8 <_strtod_l+0x1ac>
 8008778:	2201      	movs	r2, #1
 800877a:	4955      	ldr	r1, [pc, #340]	@ (80088d0 <_strtod_l+0x2b4>)
 800877c:	f001 fc6e 	bl	800a05c <strncmp>
 8008780:	2800      	cmp	r0, #0
 8008782:	d031      	beq.n	80087e8 <_strtod_l+0x1cc>
 8008784:	2000      	movs	r0, #0
 8008786:	0023      	movs	r3, r4
 8008788:	4684      	mov	ip, r0
 800878a:	9a08      	ldr	r2, [sp, #32]
 800878c:	900e      	str	r0, [sp, #56]	@ 0x38
 800878e:	9206      	str	r2, [sp, #24]
 8008790:	2220      	movs	r2, #32
 8008792:	0019      	movs	r1, r3
 8008794:	4391      	bics	r1, r2
 8008796:	000a      	movs	r2, r1
 8008798:	2100      	movs	r1, #0
 800879a:	9107      	str	r1, [sp, #28]
 800879c:	2a45      	cmp	r2, #69	@ 0x45
 800879e:	d000      	beq.n	80087a2 <_strtod_l+0x186>
 80087a0:	e0c0      	b.n	8008924 <_strtod_l+0x308>
 80087a2:	9b06      	ldr	r3, [sp, #24]
 80087a4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087a6:	4303      	orrs	r3, r0
 80087a8:	4313      	orrs	r3, r2
 80087aa:	428b      	cmp	r3, r1
 80087ac:	d08d      	beq.n	80086ca <_strtod_l+0xae>
 80087ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80087b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80087b2:	3301      	adds	r3, #1
 80087b4:	931d      	str	r3, [sp, #116]	@ 0x74
 80087b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087b8:	785b      	ldrb	r3, [r3, #1]
 80087ba:	2b2b      	cmp	r3, #43	@ 0x2b
 80087bc:	d070      	beq.n	80088a0 <_strtod_l+0x284>
 80087be:	000c      	movs	r4, r1
 80087c0:	2b2d      	cmp	r3, #45	@ 0x2d
 80087c2:	d173      	bne.n	80088ac <_strtod_l+0x290>
 80087c4:	2401      	movs	r4, #1
 80087c6:	e06c      	b.n	80088a2 <_strtod_l+0x286>
 80087c8:	9908      	ldr	r1, [sp, #32]
 80087ca:	2908      	cmp	r1, #8
 80087cc:	dc09      	bgt.n	80087e2 <_strtod_l+0x1c6>
 80087ce:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80087d0:	4351      	muls	r1, r2
 80087d2:	185b      	adds	r3, r3, r1
 80087d4:	930d      	str	r3, [sp, #52]	@ 0x34
 80087d6:	9b08      	ldr	r3, [sp, #32]
 80087d8:	3001      	adds	r0, #1
 80087da:	3301      	adds	r3, #1
 80087dc:	9308      	str	r3, [sp, #32]
 80087de:	901d      	str	r0, [sp, #116]	@ 0x74
 80087e0:	e7c3      	b.n	800876a <_strtod_l+0x14e>
 80087e2:	4355      	muls	r5, r2
 80087e4:	195d      	adds	r5, r3, r5
 80087e6:	e7f6      	b.n	80087d6 <_strtod_l+0x1ba>
 80087e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80087ea:	1c5a      	adds	r2, r3, #1
 80087ec:	921d      	str	r2, [sp, #116]	@ 0x74
 80087ee:	9a08      	ldr	r2, [sp, #32]
 80087f0:	785b      	ldrb	r3, [r3, #1]
 80087f2:	2a00      	cmp	r2, #0
 80087f4:	d03a      	beq.n	800886c <_strtod_l+0x250>
 80087f6:	900e      	str	r0, [sp, #56]	@ 0x38
 80087f8:	9206      	str	r2, [sp, #24]
 80087fa:	001a      	movs	r2, r3
 80087fc:	3a30      	subs	r2, #48	@ 0x30
 80087fe:	2a09      	cmp	r2, #9
 8008800:	d912      	bls.n	8008828 <_strtod_l+0x20c>
 8008802:	2201      	movs	r2, #1
 8008804:	4694      	mov	ip, r2
 8008806:	e7c3      	b.n	8008790 <_strtod_l+0x174>
 8008808:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800880a:	3001      	adds	r0, #1
 800880c:	1c5a      	adds	r2, r3, #1
 800880e:	921d      	str	r2, [sp, #116]	@ 0x74
 8008810:	785b      	ldrb	r3, [r3, #1]
 8008812:	2b30      	cmp	r3, #48	@ 0x30
 8008814:	d0f8      	beq.n	8008808 <_strtod_l+0x1ec>
 8008816:	001a      	movs	r2, r3
 8008818:	3a31      	subs	r2, #49	@ 0x31
 800881a:	2a08      	cmp	r2, #8
 800881c:	d83b      	bhi.n	8008896 <_strtod_l+0x27a>
 800881e:	900e      	str	r0, [sp, #56]	@ 0x38
 8008820:	2000      	movs	r0, #0
 8008822:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008824:	9006      	str	r0, [sp, #24]
 8008826:	9213      	str	r2, [sp, #76]	@ 0x4c
 8008828:	001a      	movs	r2, r3
 800882a:	1c41      	adds	r1, r0, #1
 800882c:	3a30      	subs	r2, #48	@ 0x30
 800882e:	2b30      	cmp	r3, #48	@ 0x30
 8008830:	d016      	beq.n	8008860 <_strtod_l+0x244>
 8008832:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008834:	185b      	adds	r3, r3, r1
 8008836:	930e      	str	r3, [sp, #56]	@ 0x38
 8008838:	9b06      	ldr	r3, [sp, #24]
 800883a:	210a      	movs	r1, #10
 800883c:	469c      	mov	ip, r3
 800883e:	4484      	add	ip, r0
 8008840:	459c      	cmp	ip, r3
 8008842:	d115      	bne.n	8008870 <_strtod_l+0x254>
 8008844:	9906      	ldr	r1, [sp, #24]
 8008846:	9b06      	ldr	r3, [sp, #24]
 8008848:	3101      	adds	r1, #1
 800884a:	1809      	adds	r1, r1, r0
 800884c:	181b      	adds	r3, r3, r0
 800884e:	9106      	str	r1, [sp, #24]
 8008850:	2b08      	cmp	r3, #8
 8008852:	dc19      	bgt.n	8008888 <_strtod_l+0x26c>
 8008854:	230a      	movs	r3, #10
 8008856:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008858:	434b      	muls	r3, r1
 800885a:	2100      	movs	r1, #0
 800885c:	18d3      	adds	r3, r2, r3
 800885e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008860:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008862:	0008      	movs	r0, r1
 8008864:	1c5a      	adds	r2, r3, #1
 8008866:	921d      	str	r2, [sp, #116]	@ 0x74
 8008868:	785b      	ldrb	r3, [r3, #1]
 800886a:	e7c6      	b.n	80087fa <_strtod_l+0x1de>
 800886c:	9808      	ldr	r0, [sp, #32]
 800886e:	e7d0      	b.n	8008812 <_strtod_l+0x1f6>
 8008870:	1c5c      	adds	r4, r3, #1
 8008872:	2b08      	cmp	r3, #8
 8008874:	dc04      	bgt.n	8008880 <_strtod_l+0x264>
 8008876:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008878:	434b      	muls	r3, r1
 800887a:	930d      	str	r3, [sp, #52]	@ 0x34
 800887c:	0023      	movs	r3, r4
 800887e:	e7df      	b.n	8008840 <_strtod_l+0x224>
 8008880:	2c10      	cmp	r4, #16
 8008882:	dcfb      	bgt.n	800887c <_strtod_l+0x260>
 8008884:	434d      	muls	r5, r1
 8008886:	e7f9      	b.n	800887c <_strtod_l+0x260>
 8008888:	2100      	movs	r1, #0
 800888a:	2b0f      	cmp	r3, #15
 800888c:	dce8      	bgt.n	8008860 <_strtod_l+0x244>
 800888e:	230a      	movs	r3, #10
 8008890:	435d      	muls	r5, r3
 8008892:	1955      	adds	r5, r2, r5
 8008894:	e7e4      	b.n	8008860 <_strtod_l+0x244>
 8008896:	2200      	movs	r2, #0
 8008898:	920e      	str	r2, [sp, #56]	@ 0x38
 800889a:	9206      	str	r2, [sp, #24]
 800889c:	3201      	adds	r2, #1
 800889e:	e7b1      	b.n	8008804 <_strtod_l+0x1e8>
 80088a0:	2400      	movs	r4, #0
 80088a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088a4:	3302      	adds	r3, #2
 80088a6:	931d      	str	r3, [sp, #116]	@ 0x74
 80088a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088aa:	789b      	ldrb	r3, [r3, #2]
 80088ac:	001a      	movs	r2, r3
 80088ae:	3a30      	subs	r2, #48	@ 0x30
 80088b0:	2a09      	cmp	r2, #9
 80088b2:	d913      	bls.n	80088dc <_strtod_l+0x2c0>
 80088b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088b6:	921d      	str	r2, [sp, #116]	@ 0x74
 80088b8:	2200      	movs	r2, #0
 80088ba:	e032      	b.n	8008922 <_strtod_l+0x306>
 80088bc:	0800cd10 	.word	0x0800cd10
 80088c0:	7ff00000 	.word	0x7ff00000
 80088c4:	ffefffff 	.word	0xffefffff
 80088c8:	00000433 	.word	0x00000433
 80088cc:	7fffffff 	.word	0x7fffffff
 80088d0:	0800ccf8 	.word	0x0800ccf8
 80088d4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088d6:	1c5a      	adds	r2, r3, #1
 80088d8:	921d      	str	r2, [sp, #116]	@ 0x74
 80088da:	785b      	ldrb	r3, [r3, #1]
 80088dc:	2b30      	cmp	r3, #48	@ 0x30
 80088de:	d0f9      	beq.n	80088d4 <_strtod_l+0x2b8>
 80088e0:	2200      	movs	r2, #0
 80088e2:	9207      	str	r2, [sp, #28]
 80088e4:	001a      	movs	r2, r3
 80088e6:	3a31      	subs	r2, #49	@ 0x31
 80088e8:	2a08      	cmp	r2, #8
 80088ea:	d81b      	bhi.n	8008924 <_strtod_l+0x308>
 80088ec:	3b30      	subs	r3, #48	@ 0x30
 80088ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80088f0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088f2:	9307      	str	r3, [sp, #28]
 80088f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088f6:	1c59      	adds	r1, r3, #1
 80088f8:	911d      	str	r1, [sp, #116]	@ 0x74
 80088fa:	785b      	ldrb	r3, [r3, #1]
 80088fc:	001a      	movs	r2, r3
 80088fe:	3a30      	subs	r2, #48	@ 0x30
 8008900:	2a09      	cmp	r2, #9
 8008902:	d93a      	bls.n	800897a <_strtod_l+0x35e>
 8008904:	9a07      	ldr	r2, [sp, #28]
 8008906:	1a8a      	subs	r2, r1, r2
 8008908:	49b4      	ldr	r1, [pc, #720]	@ (8008bdc <_strtod_l+0x5c0>)
 800890a:	9107      	str	r1, [sp, #28]
 800890c:	2a08      	cmp	r2, #8
 800890e:	dc04      	bgt.n	800891a <_strtod_l+0x2fe>
 8008910:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008912:	9207      	str	r2, [sp, #28]
 8008914:	428a      	cmp	r2, r1
 8008916:	dd00      	ble.n	800891a <_strtod_l+0x2fe>
 8008918:	9107      	str	r1, [sp, #28]
 800891a:	2c00      	cmp	r4, #0
 800891c:	d002      	beq.n	8008924 <_strtod_l+0x308>
 800891e:	9a07      	ldr	r2, [sp, #28]
 8008920:	4252      	negs	r2, r2
 8008922:	9207      	str	r2, [sp, #28]
 8008924:	9a06      	ldr	r2, [sp, #24]
 8008926:	2a00      	cmp	r2, #0
 8008928:	d14d      	bne.n	80089c6 <_strtod_l+0x3aa>
 800892a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800892c:	4310      	orrs	r0, r2
 800892e:	d000      	beq.n	8008932 <_strtod_l+0x316>
 8008930:	e6af      	b.n	8008692 <_strtod_l+0x76>
 8008932:	4662      	mov	r2, ip
 8008934:	2a00      	cmp	r2, #0
 8008936:	d000      	beq.n	800893a <_strtod_l+0x31e>
 8008938:	e6c7      	b.n	80086ca <_strtod_l+0xae>
 800893a:	2b69      	cmp	r3, #105	@ 0x69
 800893c:	d027      	beq.n	800898e <_strtod_l+0x372>
 800893e:	dc23      	bgt.n	8008988 <_strtod_l+0x36c>
 8008940:	2b49      	cmp	r3, #73	@ 0x49
 8008942:	d024      	beq.n	800898e <_strtod_l+0x372>
 8008944:	2b4e      	cmp	r3, #78	@ 0x4e
 8008946:	d000      	beq.n	800894a <_strtod_l+0x32e>
 8008948:	e6bf      	b.n	80086ca <_strtod_l+0xae>
 800894a:	49a5      	ldr	r1, [pc, #660]	@ (8008be0 <_strtod_l+0x5c4>)
 800894c:	a81d      	add	r0, sp, #116	@ 0x74
 800894e:	f002 fd9b 	bl	800b488 <__match>
 8008952:	2800      	cmp	r0, #0
 8008954:	d100      	bne.n	8008958 <_strtod_l+0x33c>
 8008956:	e6b8      	b.n	80086ca <_strtod_l+0xae>
 8008958:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	2b28      	cmp	r3, #40	@ 0x28
 800895e:	d12c      	bne.n	80089ba <_strtod_l+0x39e>
 8008960:	49a0      	ldr	r1, [pc, #640]	@ (8008be4 <_strtod_l+0x5c8>)
 8008962:	aa20      	add	r2, sp, #128	@ 0x80
 8008964:	a81d      	add	r0, sp, #116	@ 0x74
 8008966:	f002 fda3 	bl	800b4b0 <__hexnan>
 800896a:	2805      	cmp	r0, #5
 800896c:	d125      	bne.n	80089ba <_strtod_l+0x39e>
 800896e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008970:	4a9d      	ldr	r2, [pc, #628]	@ (8008be8 <_strtod_l+0x5cc>)
 8008972:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008974:	431a      	orrs	r2, r3
 8008976:	0017      	movs	r7, r2
 8008978:	e68b      	b.n	8008692 <_strtod_l+0x76>
 800897a:	220a      	movs	r2, #10
 800897c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800897e:	434a      	muls	r2, r1
 8008980:	18d2      	adds	r2, r2, r3
 8008982:	3a30      	subs	r2, #48	@ 0x30
 8008984:	9210      	str	r2, [sp, #64]	@ 0x40
 8008986:	e7b5      	b.n	80088f4 <_strtod_l+0x2d8>
 8008988:	2b6e      	cmp	r3, #110	@ 0x6e
 800898a:	d0de      	beq.n	800894a <_strtod_l+0x32e>
 800898c:	e69d      	b.n	80086ca <_strtod_l+0xae>
 800898e:	4997      	ldr	r1, [pc, #604]	@ (8008bec <_strtod_l+0x5d0>)
 8008990:	a81d      	add	r0, sp, #116	@ 0x74
 8008992:	f002 fd79 	bl	800b488 <__match>
 8008996:	2800      	cmp	r0, #0
 8008998:	d100      	bne.n	800899c <_strtod_l+0x380>
 800899a:	e696      	b.n	80086ca <_strtod_l+0xae>
 800899c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800899e:	4994      	ldr	r1, [pc, #592]	@ (8008bf0 <_strtod_l+0x5d4>)
 80089a0:	3b01      	subs	r3, #1
 80089a2:	a81d      	add	r0, sp, #116	@ 0x74
 80089a4:	931d      	str	r3, [sp, #116]	@ 0x74
 80089a6:	f002 fd6f 	bl	800b488 <__match>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	d102      	bne.n	80089b4 <_strtod_l+0x398>
 80089ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80089b0:	3301      	adds	r3, #1
 80089b2:	931d      	str	r3, [sp, #116]	@ 0x74
 80089b4:	2600      	movs	r6, #0
 80089b6:	4f8c      	ldr	r7, [pc, #560]	@ (8008be8 <_strtod_l+0x5cc>)
 80089b8:	e66b      	b.n	8008692 <_strtod_l+0x76>
 80089ba:	488e      	ldr	r0, [pc, #568]	@ (8008bf4 <_strtod_l+0x5d8>)
 80089bc:	f001 fbf4 	bl	800a1a8 <nan>
 80089c0:	0006      	movs	r6, r0
 80089c2:	000f      	movs	r7, r1
 80089c4:	e665      	b.n	8008692 <_strtod_l+0x76>
 80089c6:	9b07      	ldr	r3, [sp, #28]
 80089c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089ca:	1a9b      	subs	r3, r3, r2
 80089cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80089ce:	9b08      	ldr	r3, [sp, #32]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d101      	bne.n	80089d8 <_strtod_l+0x3bc>
 80089d4:	9b06      	ldr	r3, [sp, #24]
 80089d6:	9308      	str	r3, [sp, #32]
 80089d8:	9c06      	ldr	r4, [sp, #24]
 80089da:	2c10      	cmp	r4, #16
 80089dc:	dd00      	ble.n	80089e0 <_strtod_l+0x3c4>
 80089de:	2410      	movs	r4, #16
 80089e0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80089e2:	f7fa fca1 	bl	8003328 <__aeabi_ui2d>
 80089e6:	9b06      	ldr	r3, [sp, #24]
 80089e8:	0006      	movs	r6, r0
 80089ea:	000f      	movs	r7, r1
 80089ec:	2b09      	cmp	r3, #9
 80089ee:	dc13      	bgt.n	8008a18 <_strtod_l+0x3fc>
 80089f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d100      	bne.n	80089f8 <_strtod_l+0x3dc>
 80089f6:	e64c      	b.n	8008692 <_strtod_l+0x76>
 80089f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	dc00      	bgt.n	8008a00 <_strtod_l+0x3e4>
 80089fe:	e07e      	b.n	8008afe <_strtod_l+0x4e2>
 8008a00:	2b16      	cmp	r3, #22
 8008a02:	dc63      	bgt.n	8008acc <_strtod_l+0x4b0>
 8008a04:	497c      	ldr	r1, [pc, #496]	@ (8008bf8 <_strtod_l+0x5dc>)
 8008a06:	00db      	lsls	r3, r3, #3
 8008a08:	18c9      	adds	r1, r1, r3
 8008a0a:	0032      	movs	r2, r6
 8008a0c:	6808      	ldr	r0, [r1, #0]
 8008a0e:	6849      	ldr	r1, [r1, #4]
 8008a10:	003b      	movs	r3, r7
 8008a12:	f7f9 fd99 	bl	8002548 <__aeabi_dmul>
 8008a16:	e7d3      	b.n	80089c0 <_strtod_l+0x3a4>
 8008a18:	0022      	movs	r2, r4
 8008a1a:	4b77      	ldr	r3, [pc, #476]	@ (8008bf8 <_strtod_l+0x5dc>)
 8008a1c:	3a09      	subs	r2, #9
 8008a1e:	00d2      	lsls	r2, r2, #3
 8008a20:	189b      	adds	r3, r3, r2
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	f7f9 fd8f 	bl	8002548 <__aeabi_dmul>
 8008a2a:	0006      	movs	r6, r0
 8008a2c:	0028      	movs	r0, r5
 8008a2e:	000f      	movs	r7, r1
 8008a30:	f7fa fc7a 	bl	8003328 <__aeabi_ui2d>
 8008a34:	000b      	movs	r3, r1
 8008a36:	0002      	movs	r2, r0
 8008a38:	0039      	movs	r1, r7
 8008a3a:	0030      	movs	r0, r6
 8008a3c:	f7f8 fddc 	bl	80015f8 <__aeabi_dadd>
 8008a40:	9b06      	ldr	r3, [sp, #24]
 8008a42:	0006      	movs	r6, r0
 8008a44:	000f      	movs	r7, r1
 8008a46:	2b0f      	cmp	r3, #15
 8008a48:	ddd2      	ble.n	80089f0 <_strtod_l+0x3d4>
 8008a4a:	9b06      	ldr	r3, [sp, #24]
 8008a4c:	1b1c      	subs	r4, r3, r4
 8008a4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a50:	18e4      	adds	r4, r4, r3
 8008a52:	2c00      	cmp	r4, #0
 8008a54:	dc00      	bgt.n	8008a58 <_strtod_l+0x43c>
 8008a56:	e09b      	b.n	8008b90 <_strtod_l+0x574>
 8008a58:	220f      	movs	r2, #15
 8008a5a:	0023      	movs	r3, r4
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	4214      	tst	r4, r2
 8008a60:	d00a      	beq.n	8008a78 <_strtod_l+0x45c>
 8008a62:	4965      	ldr	r1, [pc, #404]	@ (8008bf8 <_strtod_l+0x5dc>)
 8008a64:	00db      	lsls	r3, r3, #3
 8008a66:	18c9      	adds	r1, r1, r3
 8008a68:	0032      	movs	r2, r6
 8008a6a:	6808      	ldr	r0, [r1, #0]
 8008a6c:	6849      	ldr	r1, [r1, #4]
 8008a6e:	003b      	movs	r3, r7
 8008a70:	f7f9 fd6a 	bl	8002548 <__aeabi_dmul>
 8008a74:	0006      	movs	r6, r0
 8008a76:	000f      	movs	r7, r1
 8008a78:	230f      	movs	r3, #15
 8008a7a:	439c      	bics	r4, r3
 8008a7c:	d073      	beq.n	8008b66 <_strtod_l+0x54a>
 8008a7e:	3326      	adds	r3, #38	@ 0x26
 8008a80:	33ff      	adds	r3, #255	@ 0xff
 8008a82:	429c      	cmp	r4, r3
 8008a84:	dd4b      	ble.n	8008b1e <_strtod_l+0x502>
 8008a86:	2300      	movs	r3, #0
 8008a88:	9306      	str	r3, [sp, #24]
 8008a8a:	9307      	str	r3, [sp, #28]
 8008a8c:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a8e:	9308      	str	r3, [sp, #32]
 8008a90:	2322      	movs	r3, #34	@ 0x22
 8008a92:	2600      	movs	r6, #0
 8008a94:	9a05      	ldr	r2, [sp, #20]
 8008a96:	4f54      	ldr	r7, [pc, #336]	@ (8008be8 <_strtod_l+0x5cc>)
 8008a98:	6013      	str	r3, [r2, #0]
 8008a9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a9c:	42b3      	cmp	r3, r6
 8008a9e:	d100      	bne.n	8008aa2 <_strtod_l+0x486>
 8008aa0:	e5f7      	b.n	8008692 <_strtod_l+0x76>
 8008aa2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008aa4:	9805      	ldr	r0, [sp, #20]
 8008aa6:	f002 febd 	bl	800b824 <_Bfree>
 8008aaa:	9908      	ldr	r1, [sp, #32]
 8008aac:	9805      	ldr	r0, [sp, #20]
 8008aae:	f002 feb9 	bl	800b824 <_Bfree>
 8008ab2:	9907      	ldr	r1, [sp, #28]
 8008ab4:	9805      	ldr	r0, [sp, #20]
 8008ab6:	f002 feb5 	bl	800b824 <_Bfree>
 8008aba:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008abc:	9805      	ldr	r0, [sp, #20]
 8008abe:	f002 feb1 	bl	800b824 <_Bfree>
 8008ac2:	9906      	ldr	r1, [sp, #24]
 8008ac4:	9805      	ldr	r0, [sp, #20]
 8008ac6:	f002 fead 	bl	800b824 <_Bfree>
 8008aca:	e5e2      	b.n	8008692 <_strtod_l+0x76>
 8008acc:	2325      	movs	r3, #37	@ 0x25
 8008ace:	9a06      	ldr	r2, [sp, #24]
 8008ad0:	1a9b      	subs	r3, r3, r2
 8008ad2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	dbb8      	blt.n	8008a4a <_strtod_l+0x42e>
 8008ad8:	240f      	movs	r4, #15
 8008ada:	9b06      	ldr	r3, [sp, #24]
 8008adc:	4d46      	ldr	r5, [pc, #280]	@ (8008bf8 <_strtod_l+0x5dc>)
 8008ade:	1ae4      	subs	r4, r4, r3
 8008ae0:	00e1      	lsls	r1, r4, #3
 8008ae2:	1869      	adds	r1, r5, r1
 8008ae4:	0032      	movs	r2, r6
 8008ae6:	6808      	ldr	r0, [r1, #0]
 8008ae8:	6849      	ldr	r1, [r1, #4]
 8008aea:	003b      	movs	r3, r7
 8008aec:	f7f9 fd2c 	bl	8002548 <__aeabi_dmul>
 8008af0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008af2:	1b1c      	subs	r4, r3, r4
 8008af4:	00e4      	lsls	r4, r4, #3
 8008af6:	192d      	adds	r5, r5, r4
 8008af8:	682a      	ldr	r2, [r5, #0]
 8008afa:	686b      	ldr	r3, [r5, #4]
 8008afc:	e789      	b.n	8008a12 <_strtod_l+0x3f6>
 8008afe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008b00:	3316      	adds	r3, #22
 8008b02:	dba2      	blt.n	8008a4a <_strtod_l+0x42e>
 8008b04:	9907      	ldr	r1, [sp, #28]
 8008b06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b08:	4b3b      	ldr	r3, [pc, #236]	@ (8008bf8 <_strtod_l+0x5dc>)
 8008b0a:	1a52      	subs	r2, r2, r1
 8008b0c:	00d2      	lsls	r2, r2, #3
 8008b0e:	189b      	adds	r3, r3, r2
 8008b10:	0030      	movs	r0, r6
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	0039      	movs	r1, r7
 8008b18:	f7f9 f8d2 	bl	8001cc0 <__aeabi_ddiv>
 8008b1c:	e750      	b.n	80089c0 <_strtod_l+0x3a4>
 8008b1e:	2300      	movs	r3, #0
 8008b20:	0030      	movs	r0, r6
 8008b22:	0039      	movs	r1, r7
 8008b24:	4d35      	ldr	r5, [pc, #212]	@ (8008bfc <_strtod_l+0x5e0>)
 8008b26:	1124      	asrs	r4, r4, #4
 8008b28:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b2a:	2c01      	cmp	r4, #1
 8008b2c:	dc1e      	bgt.n	8008b6c <_strtod_l+0x550>
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d001      	beq.n	8008b36 <_strtod_l+0x51a>
 8008b32:	0006      	movs	r6, r0
 8008b34:	000f      	movs	r7, r1
 8008b36:	4b32      	ldr	r3, [pc, #200]	@ (8008c00 <_strtod_l+0x5e4>)
 8008b38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b3a:	18ff      	adds	r7, r7, r3
 8008b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8008bfc <_strtod_l+0x5e0>)
 8008b3e:	00d5      	lsls	r5, r2, #3
 8008b40:	195d      	adds	r5, r3, r5
 8008b42:	0032      	movs	r2, r6
 8008b44:	6828      	ldr	r0, [r5, #0]
 8008b46:	6869      	ldr	r1, [r5, #4]
 8008b48:	003b      	movs	r3, r7
 8008b4a:	f7f9 fcfd 	bl	8002548 <__aeabi_dmul>
 8008b4e:	4b26      	ldr	r3, [pc, #152]	@ (8008be8 <_strtod_l+0x5cc>)
 8008b50:	4a2c      	ldr	r2, [pc, #176]	@ (8008c04 <_strtod_l+0x5e8>)
 8008b52:	0006      	movs	r6, r0
 8008b54:	400b      	ands	r3, r1
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d895      	bhi.n	8008a86 <_strtod_l+0x46a>
 8008b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8008c08 <_strtod_l+0x5ec>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d913      	bls.n	8008b88 <_strtod_l+0x56c>
 8008b60:	2601      	movs	r6, #1
 8008b62:	4f2a      	ldr	r7, [pc, #168]	@ (8008c0c <_strtod_l+0x5f0>)
 8008b64:	4276      	negs	r6, r6
 8008b66:	2300      	movs	r3, #0
 8008b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b6a:	e086      	b.n	8008c7a <_strtod_l+0x65e>
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	4214      	tst	r4, r2
 8008b70:	d004      	beq.n	8008b7c <_strtod_l+0x560>
 8008b72:	682a      	ldr	r2, [r5, #0]
 8008b74:	686b      	ldr	r3, [r5, #4]
 8008b76:	f7f9 fce7 	bl	8002548 <__aeabi_dmul>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b7e:	1064      	asrs	r4, r4, #1
 8008b80:	3201      	adds	r2, #1
 8008b82:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b84:	3508      	adds	r5, #8
 8008b86:	e7d0      	b.n	8008b2a <_strtod_l+0x50e>
 8008b88:	23d4      	movs	r3, #212	@ 0xd4
 8008b8a:	049b      	lsls	r3, r3, #18
 8008b8c:	18cf      	adds	r7, r1, r3
 8008b8e:	e7ea      	b.n	8008b66 <_strtod_l+0x54a>
 8008b90:	2c00      	cmp	r4, #0
 8008b92:	d0e8      	beq.n	8008b66 <_strtod_l+0x54a>
 8008b94:	4264      	negs	r4, r4
 8008b96:	230f      	movs	r3, #15
 8008b98:	0022      	movs	r2, r4
 8008b9a:	401a      	ands	r2, r3
 8008b9c:	421c      	tst	r4, r3
 8008b9e:	d00a      	beq.n	8008bb6 <_strtod_l+0x59a>
 8008ba0:	4b15      	ldr	r3, [pc, #84]	@ (8008bf8 <_strtod_l+0x5dc>)
 8008ba2:	00d2      	lsls	r2, r2, #3
 8008ba4:	189b      	adds	r3, r3, r2
 8008ba6:	0030      	movs	r0, r6
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	0039      	movs	r1, r7
 8008bae:	f7f9 f887 	bl	8001cc0 <__aeabi_ddiv>
 8008bb2:	0006      	movs	r6, r0
 8008bb4:	000f      	movs	r7, r1
 8008bb6:	1124      	asrs	r4, r4, #4
 8008bb8:	d0d5      	beq.n	8008b66 <_strtod_l+0x54a>
 8008bba:	2c1f      	cmp	r4, #31
 8008bbc:	dd28      	ble.n	8008c10 <_strtod_l+0x5f4>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	9306      	str	r3, [sp, #24]
 8008bc2:	9307      	str	r3, [sp, #28]
 8008bc4:	930d      	str	r3, [sp, #52]	@ 0x34
 8008bc6:	9308      	str	r3, [sp, #32]
 8008bc8:	2322      	movs	r3, #34	@ 0x22
 8008bca:	9a05      	ldr	r2, [sp, #20]
 8008bcc:	2600      	movs	r6, #0
 8008bce:	6013      	str	r3, [r2, #0]
 8008bd0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bd2:	2700      	movs	r7, #0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d000      	beq.n	8008bda <_strtod_l+0x5be>
 8008bd8:	e763      	b.n	8008aa2 <_strtod_l+0x486>
 8008bda:	e55a      	b.n	8008692 <_strtod_l+0x76>
 8008bdc:	00004e1f 	.word	0x00004e1f
 8008be0:	0800ce5e 	.word	0x0800ce5e
 8008be4:	0800ccfc 	.word	0x0800ccfc
 8008be8:	7ff00000 	.word	0x7ff00000
 8008bec:	0800ce56 	.word	0x0800ce56
 8008bf0:	0800ce90 	.word	0x0800ce90
 8008bf4:	0800d11c 	.word	0x0800d11c
 8008bf8:	0800d008 	.word	0x0800d008
 8008bfc:	0800cfe0 	.word	0x0800cfe0
 8008c00:	fcb00000 	.word	0xfcb00000
 8008c04:	7ca00000 	.word	0x7ca00000
 8008c08:	7c900000 	.word	0x7c900000
 8008c0c:	7fefffff 	.word	0x7fefffff
 8008c10:	2310      	movs	r3, #16
 8008c12:	0022      	movs	r2, r4
 8008c14:	401a      	ands	r2, r3
 8008c16:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c18:	421c      	tst	r4, r3
 8008c1a:	d001      	beq.n	8008c20 <_strtod_l+0x604>
 8008c1c:	335a      	adds	r3, #90	@ 0x5a
 8008c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c20:	0030      	movs	r0, r6
 8008c22:	0039      	movs	r1, r7
 8008c24:	2300      	movs	r3, #0
 8008c26:	4dbf      	ldr	r5, [pc, #764]	@ (8008f24 <_strtod_l+0x908>)
 8008c28:	2201      	movs	r2, #1
 8008c2a:	4214      	tst	r4, r2
 8008c2c:	d004      	beq.n	8008c38 <_strtod_l+0x61c>
 8008c2e:	682a      	ldr	r2, [r5, #0]
 8008c30:	686b      	ldr	r3, [r5, #4]
 8008c32:	f7f9 fc89 	bl	8002548 <__aeabi_dmul>
 8008c36:	2301      	movs	r3, #1
 8008c38:	1064      	asrs	r4, r4, #1
 8008c3a:	3508      	adds	r5, #8
 8008c3c:	2c00      	cmp	r4, #0
 8008c3e:	d1f3      	bne.n	8008c28 <_strtod_l+0x60c>
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d001      	beq.n	8008c48 <_strtod_l+0x62c>
 8008c44:	0006      	movs	r6, r0
 8008c46:	000f      	movs	r7, r1
 8008c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00d      	beq.n	8008c6a <_strtod_l+0x64e>
 8008c4e:	236b      	movs	r3, #107	@ 0x6b
 8008c50:	007a      	lsls	r2, r7, #1
 8008c52:	0d52      	lsrs	r2, r2, #21
 8008c54:	0039      	movs	r1, r7
 8008c56:	1a9b      	subs	r3, r3, r2
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	dd06      	ble.n	8008c6a <_strtod_l+0x64e>
 8008c5c:	2b1f      	cmp	r3, #31
 8008c5e:	dd5a      	ble.n	8008d16 <_strtod_l+0x6fa>
 8008c60:	2600      	movs	r6, #0
 8008c62:	2b34      	cmp	r3, #52	@ 0x34
 8008c64:	dd50      	ble.n	8008d08 <_strtod_l+0x6ec>
 8008c66:	27dc      	movs	r7, #220	@ 0xdc
 8008c68:	04bf      	lsls	r7, r7, #18
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	0030      	movs	r0, r6
 8008c70:	0039      	movs	r1, r7
 8008c72:	f7f7 fbe7 	bl	8000444 <__aeabi_dcmpeq>
 8008c76:	2800      	cmp	r0, #0
 8008c78:	d1a1      	bne.n	8008bbe <_strtod_l+0x5a2>
 8008c7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c7c:	9a08      	ldr	r2, [sp, #32]
 8008c7e:	9300      	str	r3, [sp, #0]
 8008c80:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008c82:	9b06      	ldr	r3, [sp, #24]
 8008c84:	9805      	ldr	r0, [sp, #20]
 8008c86:	f002 fe35 	bl	800b8f4 <__s2b>
 8008c8a:	900d      	str	r0, [sp, #52]	@ 0x34
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	d100      	bne.n	8008c92 <_strtod_l+0x676>
 8008c90:	e6f9      	b.n	8008a86 <_strtod_l+0x46a>
 8008c92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c94:	9907      	ldr	r1, [sp, #28]
 8008c96:	17da      	asrs	r2, r3, #31
 8008c98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c9a:	1a5b      	subs	r3, r3, r1
 8008c9c:	401a      	ands	r2, r3
 8008c9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ca0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008ca2:	43db      	mvns	r3, r3
 8008ca4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008ca6:	17db      	asrs	r3, r3, #31
 8008ca8:	401a      	ands	r2, r3
 8008caa:	2300      	movs	r3, #0
 8008cac:	921a      	str	r2, [sp, #104]	@ 0x68
 8008cae:	9306      	str	r3, [sp, #24]
 8008cb0:	9307      	str	r3, [sp, #28]
 8008cb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cb4:	9805      	ldr	r0, [sp, #20]
 8008cb6:	6859      	ldr	r1, [r3, #4]
 8008cb8:	f002 fd70 	bl	800b79c <_Balloc>
 8008cbc:	9008      	str	r0, [sp, #32]
 8008cbe:	2800      	cmp	r0, #0
 8008cc0:	d100      	bne.n	8008cc4 <_strtod_l+0x6a8>
 8008cc2:	e6e5      	b.n	8008a90 <_strtod_l+0x474>
 8008cc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cc6:	300c      	adds	r0, #12
 8008cc8:	0019      	movs	r1, r3
 8008cca:	691a      	ldr	r2, [r3, #16]
 8008ccc:	310c      	adds	r1, #12
 8008cce:	3202      	adds	r2, #2
 8008cd0:	0092      	lsls	r2, r2, #2
 8008cd2:	f001 fa5f 	bl	800a194 <memcpy>
 8008cd6:	ab20      	add	r3, sp, #128	@ 0x80
 8008cd8:	9301      	str	r3, [sp, #4]
 8008cda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008cdc:	9300      	str	r3, [sp, #0]
 8008cde:	0032      	movs	r2, r6
 8008ce0:	003b      	movs	r3, r7
 8008ce2:	9805      	ldr	r0, [sp, #20]
 8008ce4:	9610      	str	r6, [sp, #64]	@ 0x40
 8008ce6:	9711      	str	r7, [sp, #68]	@ 0x44
 8008ce8:	f003 f954 	bl	800bf94 <__d2b>
 8008cec:	901e      	str	r0, [sp, #120]	@ 0x78
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	d100      	bne.n	8008cf4 <_strtod_l+0x6d8>
 8008cf2:	e6cd      	b.n	8008a90 <_strtod_l+0x474>
 8008cf4:	2101      	movs	r1, #1
 8008cf6:	9805      	ldr	r0, [sp, #20]
 8008cf8:	f002 fe98 	bl	800ba2c <__i2b>
 8008cfc:	9007      	str	r0, [sp, #28]
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d10e      	bne.n	8008d20 <_strtod_l+0x704>
 8008d02:	2300      	movs	r3, #0
 8008d04:	9307      	str	r3, [sp, #28]
 8008d06:	e6c3      	b.n	8008a90 <_strtod_l+0x474>
 8008d08:	234b      	movs	r3, #75	@ 0x4b
 8008d0a:	1a9a      	subs	r2, r3, r2
 8008d0c:	3b4c      	subs	r3, #76	@ 0x4c
 8008d0e:	4093      	lsls	r3, r2
 8008d10:	4019      	ands	r1, r3
 8008d12:	000f      	movs	r7, r1
 8008d14:	e7a9      	b.n	8008c6a <_strtod_l+0x64e>
 8008d16:	2201      	movs	r2, #1
 8008d18:	4252      	negs	r2, r2
 8008d1a:	409a      	lsls	r2, r3
 8008d1c:	4016      	ands	r6, r2
 8008d1e:	e7a4      	b.n	8008c6a <_strtod_l+0x64e>
 8008d20:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008d22:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008d24:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8008d26:	1ad4      	subs	r4, r2, r3
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	db01      	blt.n	8008d30 <_strtod_l+0x714>
 8008d2c:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8008d2e:	195d      	adds	r5, r3, r5
 8008d30:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008d34:	1a5b      	subs	r3, r3, r1
 8008d36:	2136      	movs	r1, #54	@ 0x36
 8008d38:	189b      	adds	r3, r3, r2
 8008d3a:	1a8a      	subs	r2, r1, r2
 8008d3c:	497a      	ldr	r1, [pc, #488]	@ (8008f28 <_strtod_l+0x90c>)
 8008d3e:	2001      	movs	r0, #1
 8008d40:	468c      	mov	ip, r1
 8008d42:	2100      	movs	r1, #0
 8008d44:	3b01      	subs	r3, #1
 8008d46:	9116      	str	r1, [sp, #88]	@ 0x58
 8008d48:	9014      	str	r0, [sp, #80]	@ 0x50
 8008d4a:	4563      	cmp	r3, ip
 8008d4c:	da06      	bge.n	8008d5c <_strtod_l+0x740>
 8008d4e:	4661      	mov	r1, ip
 8008d50:	1ac9      	subs	r1, r1, r3
 8008d52:	1a52      	subs	r2, r2, r1
 8008d54:	291f      	cmp	r1, #31
 8008d56:	dc3f      	bgt.n	8008dd8 <_strtod_l+0x7bc>
 8008d58:	4088      	lsls	r0, r1
 8008d5a:	9014      	str	r0, [sp, #80]	@ 0x50
 8008d5c:	18ab      	adds	r3, r5, r2
 8008d5e:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d60:	18a4      	adds	r4, r4, r2
 8008d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d66:	191c      	adds	r4, r3, r4
 8008d68:	002b      	movs	r3, r5
 8008d6a:	4295      	cmp	r5, r2
 8008d6c:	dd00      	ble.n	8008d70 <_strtod_l+0x754>
 8008d6e:	0013      	movs	r3, r2
 8008d70:	42a3      	cmp	r3, r4
 8008d72:	dd00      	ble.n	8008d76 <_strtod_l+0x75a>
 8008d74:	0023      	movs	r3, r4
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	dd04      	ble.n	8008d84 <_strtod_l+0x768>
 8008d7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d7c:	1ae4      	subs	r4, r4, r3
 8008d7e:	1ad2      	subs	r2, r2, r3
 8008d80:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d82:	1aed      	subs	r5, r5, r3
 8008d84:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	dd16      	ble.n	8008db8 <_strtod_l+0x79c>
 8008d8a:	001a      	movs	r2, r3
 8008d8c:	9907      	ldr	r1, [sp, #28]
 8008d8e:	9805      	ldr	r0, [sp, #20]
 8008d90:	f002 ff16 	bl	800bbc0 <__pow5mult>
 8008d94:	9007      	str	r0, [sp, #28]
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d0b3      	beq.n	8008d02 <_strtod_l+0x6e6>
 8008d9a:	0001      	movs	r1, r0
 8008d9c:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8008d9e:	9805      	ldr	r0, [sp, #20]
 8008da0:	f002 fe5c 	bl	800ba5c <__multiply>
 8008da4:	9013      	str	r0, [sp, #76]	@ 0x4c
 8008da6:	2800      	cmp	r0, #0
 8008da8:	d100      	bne.n	8008dac <_strtod_l+0x790>
 8008daa:	e671      	b.n	8008a90 <_strtod_l+0x474>
 8008dac:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008dae:	9805      	ldr	r0, [sp, #20]
 8008db0:	f002 fd38 	bl	800b824 <_Bfree>
 8008db4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008db6:	931e      	str	r3, [sp, #120]	@ 0x78
 8008db8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	dc12      	bgt.n	8008de4 <_strtod_l+0x7c8>
 8008dbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	dd18      	ble.n	8008df6 <_strtod_l+0x7da>
 8008dc4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008dc6:	9908      	ldr	r1, [sp, #32]
 8008dc8:	9805      	ldr	r0, [sp, #20]
 8008dca:	f002 fef9 	bl	800bbc0 <__pow5mult>
 8008dce:	9008      	str	r0, [sp, #32]
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	d110      	bne.n	8008df6 <_strtod_l+0x7da>
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	e65a      	b.n	8008a8e <_strtod_l+0x472>
 8008dd8:	4954      	ldr	r1, [pc, #336]	@ (8008f2c <_strtod_l+0x910>)
 8008dda:	1acb      	subs	r3, r1, r3
 8008ddc:	0001      	movs	r1, r0
 8008dde:	4099      	lsls	r1, r3
 8008de0:	9116      	str	r1, [sp, #88]	@ 0x58
 8008de2:	e7ba      	b.n	8008d5a <_strtod_l+0x73e>
 8008de4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008de6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008de8:	9805      	ldr	r0, [sp, #20]
 8008dea:	f002 ff45 	bl	800bc78 <__lshift>
 8008dee:	901e      	str	r0, [sp, #120]	@ 0x78
 8008df0:	2800      	cmp	r0, #0
 8008df2:	d1e4      	bne.n	8008dbe <_strtod_l+0x7a2>
 8008df4:	e64c      	b.n	8008a90 <_strtod_l+0x474>
 8008df6:	2c00      	cmp	r4, #0
 8008df8:	dd07      	ble.n	8008e0a <_strtod_l+0x7ee>
 8008dfa:	0022      	movs	r2, r4
 8008dfc:	9908      	ldr	r1, [sp, #32]
 8008dfe:	9805      	ldr	r0, [sp, #20]
 8008e00:	f002 ff3a 	bl	800bc78 <__lshift>
 8008e04:	9008      	str	r0, [sp, #32]
 8008e06:	2800      	cmp	r0, #0
 8008e08:	d0e4      	beq.n	8008dd4 <_strtod_l+0x7b8>
 8008e0a:	2d00      	cmp	r5, #0
 8008e0c:	dd08      	ble.n	8008e20 <_strtod_l+0x804>
 8008e0e:	002a      	movs	r2, r5
 8008e10:	9907      	ldr	r1, [sp, #28]
 8008e12:	9805      	ldr	r0, [sp, #20]
 8008e14:	f002 ff30 	bl	800bc78 <__lshift>
 8008e18:	9007      	str	r0, [sp, #28]
 8008e1a:	2800      	cmp	r0, #0
 8008e1c:	d100      	bne.n	8008e20 <_strtod_l+0x804>
 8008e1e:	e637      	b.n	8008a90 <_strtod_l+0x474>
 8008e20:	9a08      	ldr	r2, [sp, #32]
 8008e22:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008e24:	9805      	ldr	r0, [sp, #20]
 8008e26:	f002 ffaf 	bl	800bd88 <__mdiff>
 8008e2a:	9006      	str	r0, [sp, #24]
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d100      	bne.n	8008e32 <_strtod_l+0x816>
 8008e30:	e62e      	b.n	8008a90 <_strtod_l+0x474>
 8008e32:	68c3      	ldr	r3, [r0, #12]
 8008e34:	9907      	ldr	r1, [sp, #28]
 8008e36:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e38:	2300      	movs	r3, #0
 8008e3a:	60c3      	str	r3, [r0, #12]
 8008e3c:	f002 ff88 	bl	800bd50 <__mcmp>
 8008e40:	2800      	cmp	r0, #0
 8008e42:	da3b      	bge.n	8008ebc <_strtod_l+0x8a0>
 8008e44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e46:	4333      	orrs	r3, r6
 8008e48:	d167      	bne.n	8008f1a <_strtod_l+0x8fe>
 8008e4a:	033b      	lsls	r3, r7, #12
 8008e4c:	d165      	bne.n	8008f1a <_strtod_l+0x8fe>
 8008e4e:	22d6      	movs	r2, #214	@ 0xd6
 8008e50:	4b37      	ldr	r3, [pc, #220]	@ (8008f30 <_strtod_l+0x914>)
 8008e52:	04d2      	lsls	r2, r2, #19
 8008e54:	403b      	ands	r3, r7
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d95f      	bls.n	8008f1a <_strtod_l+0x8fe>
 8008e5a:	9b06      	ldr	r3, [sp, #24]
 8008e5c:	695b      	ldr	r3, [r3, #20]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d103      	bne.n	8008e6a <_strtod_l+0x84e>
 8008e62:	9b06      	ldr	r3, [sp, #24]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	2b01      	cmp	r3, #1
 8008e68:	dd57      	ble.n	8008f1a <_strtod_l+0x8fe>
 8008e6a:	9906      	ldr	r1, [sp, #24]
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	9805      	ldr	r0, [sp, #20]
 8008e70:	f002 ff02 	bl	800bc78 <__lshift>
 8008e74:	9907      	ldr	r1, [sp, #28]
 8008e76:	9006      	str	r0, [sp, #24]
 8008e78:	f002 ff6a 	bl	800bd50 <__mcmp>
 8008e7c:	2800      	cmp	r0, #0
 8008e7e:	dd4c      	ble.n	8008f1a <_strtod_l+0x8fe>
 8008e80:	4b2b      	ldr	r3, [pc, #172]	@ (8008f30 <_strtod_l+0x914>)
 8008e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e84:	403b      	ands	r3, r7
 8008e86:	2a00      	cmp	r2, #0
 8008e88:	d074      	beq.n	8008f74 <_strtod_l+0x958>
 8008e8a:	22d6      	movs	r2, #214	@ 0xd6
 8008e8c:	04d2      	lsls	r2, r2, #19
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d870      	bhi.n	8008f74 <_strtod_l+0x958>
 8008e92:	22dc      	movs	r2, #220	@ 0xdc
 8008e94:	0492      	lsls	r2, r2, #18
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d800      	bhi.n	8008e9c <_strtod_l+0x880>
 8008e9a:	e695      	b.n	8008bc8 <_strtod_l+0x5ac>
 8008e9c:	0030      	movs	r0, r6
 8008e9e:	0039      	movs	r1, r7
 8008ea0:	4b24      	ldr	r3, [pc, #144]	@ (8008f34 <_strtod_l+0x918>)
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f7f9 fb50 	bl	8002548 <__aeabi_dmul>
 8008ea8:	4b21      	ldr	r3, [pc, #132]	@ (8008f30 <_strtod_l+0x914>)
 8008eaa:	0006      	movs	r6, r0
 8008eac:	000f      	movs	r7, r1
 8008eae:	420b      	tst	r3, r1
 8008eb0:	d000      	beq.n	8008eb4 <_strtod_l+0x898>
 8008eb2:	e5f6      	b.n	8008aa2 <_strtod_l+0x486>
 8008eb4:	2322      	movs	r3, #34	@ 0x22
 8008eb6:	9a05      	ldr	r2, [sp, #20]
 8008eb8:	6013      	str	r3, [r2, #0]
 8008eba:	e5f2      	b.n	8008aa2 <_strtod_l+0x486>
 8008ebc:	970e      	str	r7, [sp, #56]	@ 0x38
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	d175      	bne.n	8008fae <_strtod_l+0x992>
 8008ec2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ec4:	033b      	lsls	r3, r7, #12
 8008ec6:	0b1b      	lsrs	r3, r3, #12
 8008ec8:	2a00      	cmp	r2, #0
 8008eca:	d039      	beq.n	8008f40 <_strtod_l+0x924>
 8008ecc:	4a1a      	ldr	r2, [pc, #104]	@ (8008f38 <_strtod_l+0x91c>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d138      	bne.n	8008f44 <_strtod_l+0x928>
 8008ed2:	2101      	movs	r1, #1
 8008ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ed6:	4249      	negs	r1, r1
 8008ed8:	0032      	movs	r2, r6
 8008eda:	0008      	movs	r0, r1
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00b      	beq.n	8008ef8 <_strtod_l+0x8dc>
 8008ee0:	24d4      	movs	r4, #212	@ 0xd4
 8008ee2:	4b13      	ldr	r3, [pc, #76]	@ (8008f30 <_strtod_l+0x914>)
 8008ee4:	0008      	movs	r0, r1
 8008ee6:	403b      	ands	r3, r7
 8008ee8:	04e4      	lsls	r4, r4, #19
 8008eea:	42a3      	cmp	r3, r4
 8008eec:	d804      	bhi.n	8008ef8 <_strtod_l+0x8dc>
 8008eee:	306c      	adds	r0, #108	@ 0x6c
 8008ef0:	0d1b      	lsrs	r3, r3, #20
 8008ef2:	1ac3      	subs	r3, r0, r3
 8008ef4:	4099      	lsls	r1, r3
 8008ef6:	0008      	movs	r0, r1
 8008ef8:	4282      	cmp	r2, r0
 8008efa:	d123      	bne.n	8008f44 <_strtod_l+0x928>
 8008efc:	4b0f      	ldr	r3, [pc, #60]	@ (8008f3c <_strtod_l+0x920>)
 8008efe:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008f00:	4299      	cmp	r1, r3
 8008f02:	d102      	bne.n	8008f0a <_strtod_l+0x8ee>
 8008f04:	3201      	adds	r2, #1
 8008f06:	d100      	bne.n	8008f0a <_strtod_l+0x8ee>
 8008f08:	e5c2      	b.n	8008a90 <_strtod_l+0x474>
 8008f0a:	4b09      	ldr	r3, [pc, #36]	@ (8008f30 <_strtod_l+0x914>)
 8008f0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f0e:	2600      	movs	r6, #0
 8008f10:	401a      	ands	r2, r3
 8008f12:	0013      	movs	r3, r2
 8008f14:	2280      	movs	r2, #128	@ 0x80
 8008f16:	0352      	lsls	r2, r2, #13
 8008f18:	189f      	adds	r7, r3, r2
 8008f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1bd      	bne.n	8008e9c <_strtod_l+0x880>
 8008f20:	e5bf      	b.n	8008aa2 <_strtod_l+0x486>
 8008f22:	46c0      	nop			@ (mov r8, r8)
 8008f24:	0800cd28 	.word	0x0800cd28
 8008f28:	fffffc02 	.word	0xfffffc02
 8008f2c:	fffffbe2 	.word	0xfffffbe2
 8008f30:	7ff00000 	.word	0x7ff00000
 8008f34:	39500000 	.word	0x39500000
 8008f38:	000fffff 	.word	0x000fffff
 8008f3c:	7fefffff 	.word	0x7fefffff
 8008f40:	4333      	orrs	r3, r6
 8008f42:	d09d      	beq.n	8008e80 <_strtod_l+0x864>
 8008f44:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d01c      	beq.n	8008f84 <_strtod_l+0x968>
 8008f4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f4c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008f4e:	4213      	tst	r3, r2
 8008f50:	d0e3      	beq.n	8008f1a <_strtod_l+0x8fe>
 8008f52:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f54:	0030      	movs	r0, r6
 8008f56:	0039      	movs	r1, r7
 8008f58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d016      	beq.n	8008f8c <_strtod_l+0x970>
 8008f5e:	f7ff fb45 	bl	80085ec <sulp>
 8008f62:	0002      	movs	r2, r0
 8008f64:	000b      	movs	r3, r1
 8008f66:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008f68:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008f6a:	f7f8 fb45 	bl	80015f8 <__aeabi_dadd>
 8008f6e:	0006      	movs	r6, r0
 8008f70:	000f      	movs	r7, r1
 8008f72:	e7d2      	b.n	8008f1a <_strtod_l+0x8fe>
 8008f74:	2601      	movs	r6, #1
 8008f76:	4a92      	ldr	r2, [pc, #584]	@ (80091c0 <_strtod_l+0xba4>)
 8008f78:	4276      	negs	r6, r6
 8008f7a:	189b      	adds	r3, r3, r2
 8008f7c:	4a91      	ldr	r2, [pc, #580]	@ (80091c4 <_strtod_l+0xba8>)
 8008f7e:	431a      	orrs	r2, r3
 8008f80:	0017      	movs	r7, r2
 8008f82:	e7ca      	b.n	8008f1a <_strtod_l+0x8fe>
 8008f84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f86:	4233      	tst	r3, r6
 8008f88:	d0c7      	beq.n	8008f1a <_strtod_l+0x8fe>
 8008f8a:	e7e2      	b.n	8008f52 <_strtod_l+0x936>
 8008f8c:	f7ff fb2e 	bl	80085ec <sulp>
 8008f90:	0002      	movs	r2, r0
 8008f92:	000b      	movs	r3, r1
 8008f94:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008f96:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008f98:	f7f9 fd9e 	bl	8002ad8 <__aeabi_dsub>
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	0006      	movs	r6, r0
 8008fa2:	000f      	movs	r7, r1
 8008fa4:	f7f7 fa4e 	bl	8000444 <__aeabi_dcmpeq>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	d0b6      	beq.n	8008f1a <_strtod_l+0x8fe>
 8008fac:	e60c      	b.n	8008bc8 <_strtod_l+0x5ac>
 8008fae:	9907      	ldr	r1, [sp, #28]
 8008fb0:	9806      	ldr	r0, [sp, #24]
 8008fb2:	f003 f84f 	bl	800c054 <__ratio>
 8008fb6:	2380      	movs	r3, #128	@ 0x80
 8008fb8:	2200      	movs	r2, #0
 8008fba:	05db      	lsls	r3, r3, #23
 8008fbc:	0004      	movs	r4, r0
 8008fbe:	000d      	movs	r5, r1
 8008fc0:	f7f7 fa50 	bl	8000464 <__aeabi_dcmple>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d06c      	beq.n	80090a2 <_strtod_l+0xa86>
 8008fc8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d177      	bne.n	80090be <_strtod_l+0xaa2>
 8008fce:	2e00      	cmp	r6, #0
 8008fd0:	d157      	bne.n	8009082 <_strtod_l+0xa66>
 8008fd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fd4:	031b      	lsls	r3, r3, #12
 8008fd6:	d15a      	bne.n	800908e <_strtod_l+0xa72>
 8008fd8:	2200      	movs	r2, #0
 8008fda:	0020      	movs	r0, r4
 8008fdc:	0029      	movs	r1, r5
 8008fde:	4b7a      	ldr	r3, [pc, #488]	@ (80091c8 <_strtod_l+0xbac>)
 8008fe0:	f7f7 fa36 	bl	8000450 <__aeabi_dcmplt>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	d159      	bne.n	800909c <_strtod_l+0xa80>
 8008fe8:	0020      	movs	r0, r4
 8008fea:	0029      	movs	r1, r5
 8008fec:	2200      	movs	r2, #0
 8008fee:	4b77      	ldr	r3, [pc, #476]	@ (80091cc <_strtod_l+0xbb0>)
 8008ff0:	f7f9 faaa 	bl	8002548 <__aeabi_dmul>
 8008ff4:	0004      	movs	r4, r0
 8008ff6:	000d      	movs	r5, r1
 8008ff8:	2380      	movs	r3, #128	@ 0x80
 8008ffa:	061b      	lsls	r3, r3, #24
 8008ffc:	18eb      	adds	r3, r5, r3
 8008ffe:	940a      	str	r4, [sp, #40]	@ 0x28
 8009000:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009002:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009004:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009006:	9214      	str	r2, [sp, #80]	@ 0x50
 8009008:	9315      	str	r3, [sp, #84]	@ 0x54
 800900a:	4a71      	ldr	r2, [pc, #452]	@ (80091d0 <_strtod_l+0xbb4>)
 800900c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800900e:	4013      	ands	r3, r2
 8009010:	9316      	str	r3, [sp, #88]	@ 0x58
 8009012:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009014:	4b6f      	ldr	r3, [pc, #444]	@ (80091d4 <_strtod_l+0xbb8>)
 8009016:	429a      	cmp	r2, r3
 8009018:	d000      	beq.n	800901c <_strtod_l+0xa00>
 800901a:	e087      	b.n	800912c <_strtod_l+0xb10>
 800901c:	4a6e      	ldr	r2, [pc, #440]	@ (80091d8 <_strtod_l+0xbbc>)
 800901e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009020:	4694      	mov	ip, r2
 8009022:	4463      	add	r3, ip
 8009024:	001f      	movs	r7, r3
 8009026:	0030      	movs	r0, r6
 8009028:	0019      	movs	r1, r3
 800902a:	f002 ff47 	bl	800bebc <__ulp>
 800902e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009030:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009032:	f7f9 fa89 	bl	8002548 <__aeabi_dmul>
 8009036:	0032      	movs	r2, r6
 8009038:	003b      	movs	r3, r7
 800903a:	f7f8 fadd 	bl	80015f8 <__aeabi_dadd>
 800903e:	4a64      	ldr	r2, [pc, #400]	@ (80091d0 <_strtod_l+0xbb4>)
 8009040:	4b66      	ldr	r3, [pc, #408]	@ (80091dc <_strtod_l+0xbc0>)
 8009042:	0006      	movs	r6, r0
 8009044:	400a      	ands	r2, r1
 8009046:	429a      	cmp	r2, r3
 8009048:	d940      	bls.n	80090cc <_strtod_l+0xab0>
 800904a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800904c:	4a64      	ldr	r2, [pc, #400]	@ (80091e0 <_strtod_l+0xbc4>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d103      	bne.n	800905a <_strtod_l+0xa3e>
 8009052:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009054:	3301      	adds	r3, #1
 8009056:	d100      	bne.n	800905a <_strtod_l+0xa3e>
 8009058:	e51a      	b.n	8008a90 <_strtod_l+0x474>
 800905a:	2601      	movs	r6, #1
 800905c:	4f60      	ldr	r7, [pc, #384]	@ (80091e0 <_strtod_l+0xbc4>)
 800905e:	4276      	negs	r6, r6
 8009060:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009062:	9805      	ldr	r0, [sp, #20]
 8009064:	f002 fbde 	bl	800b824 <_Bfree>
 8009068:	9908      	ldr	r1, [sp, #32]
 800906a:	9805      	ldr	r0, [sp, #20]
 800906c:	f002 fbda 	bl	800b824 <_Bfree>
 8009070:	9907      	ldr	r1, [sp, #28]
 8009072:	9805      	ldr	r0, [sp, #20]
 8009074:	f002 fbd6 	bl	800b824 <_Bfree>
 8009078:	9906      	ldr	r1, [sp, #24]
 800907a:	9805      	ldr	r0, [sp, #20]
 800907c:	f002 fbd2 	bl	800b824 <_Bfree>
 8009080:	e617      	b.n	8008cb2 <_strtod_l+0x696>
 8009082:	2e01      	cmp	r6, #1
 8009084:	d103      	bne.n	800908e <_strtod_l+0xa72>
 8009086:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009088:	2b00      	cmp	r3, #0
 800908a:	d100      	bne.n	800908e <_strtod_l+0xa72>
 800908c:	e59c      	b.n	8008bc8 <_strtod_l+0x5ac>
 800908e:	2300      	movs	r3, #0
 8009090:	4c54      	ldr	r4, [pc, #336]	@ (80091e4 <_strtod_l+0xbc8>)
 8009092:	4d4d      	ldr	r5, [pc, #308]	@ (80091c8 <_strtod_l+0xbac>)
 8009094:	930a      	str	r3, [sp, #40]	@ 0x28
 8009096:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009098:	2400      	movs	r4, #0
 800909a:	e7b2      	b.n	8009002 <_strtod_l+0x9e6>
 800909c:	2400      	movs	r4, #0
 800909e:	4d4b      	ldr	r5, [pc, #300]	@ (80091cc <_strtod_l+0xbb0>)
 80090a0:	e7aa      	b.n	8008ff8 <_strtod_l+0x9dc>
 80090a2:	0020      	movs	r0, r4
 80090a4:	0029      	movs	r1, r5
 80090a6:	4b49      	ldr	r3, [pc, #292]	@ (80091cc <_strtod_l+0xbb0>)
 80090a8:	2200      	movs	r2, #0
 80090aa:	f7f9 fa4d 	bl	8002548 <__aeabi_dmul>
 80090ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090b0:	0004      	movs	r4, r0
 80090b2:	000d      	movs	r5, r1
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d09f      	beq.n	8008ff8 <_strtod_l+0x9dc>
 80090b8:	940a      	str	r4, [sp, #40]	@ 0x28
 80090ba:	950b      	str	r5, [sp, #44]	@ 0x2c
 80090bc:	e7a1      	b.n	8009002 <_strtod_l+0x9e6>
 80090be:	2300      	movs	r3, #0
 80090c0:	4c41      	ldr	r4, [pc, #260]	@ (80091c8 <_strtod_l+0xbac>)
 80090c2:	0025      	movs	r5, r4
 80090c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80090c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80090c8:	001c      	movs	r4, r3
 80090ca:	e79a      	b.n	8009002 <_strtod_l+0x9e6>
 80090cc:	23d4      	movs	r3, #212	@ 0xd4
 80090ce:	049b      	lsls	r3, r3, #18
 80090d0:	18cf      	adds	r7, r1, r3
 80090d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090d4:	9710      	str	r7, [sp, #64]	@ 0x40
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d1c2      	bne.n	8009060 <_strtod_l+0xa44>
 80090da:	4b3d      	ldr	r3, [pc, #244]	@ (80091d0 <_strtod_l+0xbb4>)
 80090dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80090de:	403b      	ands	r3, r7
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d1bd      	bne.n	8009060 <_strtod_l+0xa44>
 80090e4:	0020      	movs	r0, r4
 80090e6:	0029      	movs	r1, r5
 80090e8:	f7f7 fa6a 	bl	80005c0 <__aeabi_d2lz>
 80090ec:	f7f7 faa2 	bl	8000634 <__aeabi_l2d>
 80090f0:	0002      	movs	r2, r0
 80090f2:	000b      	movs	r3, r1
 80090f4:	0020      	movs	r0, r4
 80090f6:	0029      	movs	r1, r5
 80090f8:	f7f9 fcee 	bl	8002ad8 <__aeabi_dsub>
 80090fc:	033c      	lsls	r4, r7, #12
 80090fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009100:	0b24      	lsrs	r4, r4, #12
 8009102:	4334      	orrs	r4, r6
 8009104:	900e      	str	r0, [sp, #56]	@ 0x38
 8009106:	910f      	str	r1, [sp, #60]	@ 0x3c
 8009108:	4a37      	ldr	r2, [pc, #220]	@ (80091e8 <_strtod_l+0xbcc>)
 800910a:	431c      	orrs	r4, r3
 800910c:	d052      	beq.n	80091b4 <_strtod_l+0xb98>
 800910e:	4b37      	ldr	r3, [pc, #220]	@ (80091ec <_strtod_l+0xbd0>)
 8009110:	f7f7 f99e 	bl	8000450 <__aeabi_dcmplt>
 8009114:	2800      	cmp	r0, #0
 8009116:	d000      	beq.n	800911a <_strtod_l+0xafe>
 8009118:	e4c3      	b.n	8008aa2 <_strtod_l+0x486>
 800911a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800911c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800911e:	4a34      	ldr	r2, [pc, #208]	@ (80091f0 <_strtod_l+0xbd4>)
 8009120:	4b2a      	ldr	r3, [pc, #168]	@ (80091cc <_strtod_l+0xbb0>)
 8009122:	f7f7 f9a9 	bl	8000478 <__aeabi_dcmpgt>
 8009126:	2800      	cmp	r0, #0
 8009128:	d09a      	beq.n	8009060 <_strtod_l+0xa44>
 800912a:	e4ba      	b.n	8008aa2 <_strtod_l+0x486>
 800912c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800912e:	2b00      	cmp	r3, #0
 8009130:	d02a      	beq.n	8009188 <_strtod_l+0xb6c>
 8009132:	23d4      	movs	r3, #212	@ 0xd4
 8009134:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009136:	04db      	lsls	r3, r3, #19
 8009138:	429a      	cmp	r2, r3
 800913a:	d825      	bhi.n	8009188 <_strtod_l+0xb6c>
 800913c:	0020      	movs	r0, r4
 800913e:	0029      	movs	r1, r5
 8009140:	4a2c      	ldr	r2, [pc, #176]	@ (80091f4 <_strtod_l+0xbd8>)
 8009142:	4b2d      	ldr	r3, [pc, #180]	@ (80091f8 <_strtod_l+0xbdc>)
 8009144:	f7f7 f98e 	bl	8000464 <__aeabi_dcmple>
 8009148:	2800      	cmp	r0, #0
 800914a:	d016      	beq.n	800917a <_strtod_l+0xb5e>
 800914c:	0020      	movs	r0, r4
 800914e:	0029      	movs	r1, r5
 8009150:	f7f7 fa18 	bl	8000584 <__aeabi_d2uiz>
 8009154:	2800      	cmp	r0, #0
 8009156:	d100      	bne.n	800915a <_strtod_l+0xb3e>
 8009158:	3001      	adds	r0, #1
 800915a:	f7fa f8e5 	bl	8003328 <__aeabi_ui2d>
 800915e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009160:	0004      	movs	r4, r0
 8009162:	000d      	movs	r5, r1
 8009164:	2b00      	cmp	r3, #0
 8009166:	d122      	bne.n	80091ae <_strtod_l+0xb92>
 8009168:	2380      	movs	r3, #128	@ 0x80
 800916a:	061b      	lsls	r3, r3, #24
 800916c:	18cb      	adds	r3, r1, r3
 800916e:	9018      	str	r0, [sp, #96]	@ 0x60
 8009170:	9319      	str	r3, [sp, #100]	@ 0x64
 8009172:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009174:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009176:	9214      	str	r2, [sp, #80]	@ 0x50
 8009178:	9315      	str	r3, [sp, #84]	@ 0x54
 800917a:	22d6      	movs	r2, #214	@ 0xd6
 800917c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800917e:	04d2      	lsls	r2, r2, #19
 8009180:	189b      	adds	r3, r3, r2
 8009182:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009184:	1a9b      	subs	r3, r3, r2
 8009186:	9315      	str	r3, [sp, #84]	@ 0x54
 8009188:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800918a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800918c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800918e:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8009190:	f002 fe94 	bl	800bebc <__ulp>
 8009194:	0002      	movs	r2, r0
 8009196:	000b      	movs	r3, r1
 8009198:	0030      	movs	r0, r6
 800919a:	0039      	movs	r1, r7
 800919c:	f7f9 f9d4 	bl	8002548 <__aeabi_dmul>
 80091a0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80091a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80091a4:	f7f8 fa28 	bl	80015f8 <__aeabi_dadd>
 80091a8:	0006      	movs	r6, r0
 80091aa:	000f      	movs	r7, r1
 80091ac:	e791      	b.n	80090d2 <_strtod_l+0xab6>
 80091ae:	9418      	str	r4, [sp, #96]	@ 0x60
 80091b0:	9519      	str	r5, [sp, #100]	@ 0x64
 80091b2:	e7de      	b.n	8009172 <_strtod_l+0xb56>
 80091b4:	4b11      	ldr	r3, [pc, #68]	@ (80091fc <_strtod_l+0xbe0>)
 80091b6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80091b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80091ba:	f7f7 f949 	bl	8000450 <__aeabi_dcmplt>
 80091be:	e7b2      	b.n	8009126 <_strtod_l+0xb0a>
 80091c0:	fff00000 	.word	0xfff00000
 80091c4:	000fffff 	.word	0x000fffff
 80091c8:	3ff00000 	.word	0x3ff00000
 80091cc:	3fe00000 	.word	0x3fe00000
 80091d0:	7ff00000 	.word	0x7ff00000
 80091d4:	7fe00000 	.word	0x7fe00000
 80091d8:	fcb00000 	.word	0xfcb00000
 80091dc:	7c9fffff 	.word	0x7c9fffff
 80091e0:	7fefffff 	.word	0x7fefffff
 80091e4:	bff00000 	.word	0xbff00000
 80091e8:	94a03595 	.word	0x94a03595
 80091ec:	3fdfffff 	.word	0x3fdfffff
 80091f0:	35afe535 	.word	0x35afe535
 80091f4:	ffc00000 	.word	0xffc00000
 80091f8:	41dfffff 	.word	0x41dfffff
 80091fc:	3fcfffff 	.word	0x3fcfffff

08009200 <strtod>:
 8009200:	b510      	push	{r4, lr}
 8009202:	4c04      	ldr	r4, [pc, #16]	@ (8009214 <strtod+0x14>)
 8009204:	000a      	movs	r2, r1
 8009206:	0001      	movs	r1, r0
 8009208:	4b03      	ldr	r3, [pc, #12]	@ (8009218 <strtod+0x18>)
 800920a:	6820      	ldr	r0, [r4, #0]
 800920c:	f7ff fa06 	bl	800861c <_strtod_l>
 8009210:	bd10      	pop	{r4, pc}
 8009212:	46c0      	nop			@ (mov r8, r8)
 8009214:	20000188 	.word	0x20000188
 8009218:	2000001c 	.word	0x2000001c

0800921c <_strtol_l.constprop.0>:
 800921c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800921e:	b085      	sub	sp, #20
 8009220:	0017      	movs	r7, r2
 8009222:	001e      	movs	r6, r3
 8009224:	9003      	str	r0, [sp, #12]
 8009226:	9101      	str	r1, [sp, #4]
 8009228:	2b24      	cmp	r3, #36	@ 0x24
 800922a:	d844      	bhi.n	80092b6 <_strtol_l.constprop.0+0x9a>
 800922c:	000c      	movs	r4, r1
 800922e:	2b01      	cmp	r3, #1
 8009230:	d041      	beq.n	80092b6 <_strtol_l.constprop.0+0x9a>
 8009232:	4b3d      	ldr	r3, [pc, #244]	@ (8009328 <_strtol_l.constprop.0+0x10c>)
 8009234:	2208      	movs	r2, #8
 8009236:	469c      	mov	ip, r3
 8009238:	0023      	movs	r3, r4
 800923a:	4661      	mov	r1, ip
 800923c:	781d      	ldrb	r5, [r3, #0]
 800923e:	3401      	adds	r4, #1
 8009240:	5d48      	ldrb	r0, [r1, r5]
 8009242:	0001      	movs	r1, r0
 8009244:	4011      	ands	r1, r2
 8009246:	4210      	tst	r0, r2
 8009248:	d1f6      	bne.n	8009238 <_strtol_l.constprop.0+0x1c>
 800924a:	2d2d      	cmp	r5, #45	@ 0x2d
 800924c:	d13a      	bne.n	80092c4 <_strtol_l.constprop.0+0xa8>
 800924e:	7825      	ldrb	r5, [r4, #0]
 8009250:	1c9c      	adds	r4, r3, #2
 8009252:	2301      	movs	r3, #1
 8009254:	9300      	str	r3, [sp, #0]
 8009256:	2210      	movs	r2, #16
 8009258:	0033      	movs	r3, r6
 800925a:	4393      	bics	r3, r2
 800925c:	d109      	bne.n	8009272 <_strtol_l.constprop.0+0x56>
 800925e:	2d30      	cmp	r5, #48	@ 0x30
 8009260:	d136      	bne.n	80092d0 <_strtol_l.constprop.0+0xb4>
 8009262:	2120      	movs	r1, #32
 8009264:	7823      	ldrb	r3, [r4, #0]
 8009266:	438b      	bics	r3, r1
 8009268:	2b58      	cmp	r3, #88	@ 0x58
 800926a:	d131      	bne.n	80092d0 <_strtol_l.constprop.0+0xb4>
 800926c:	0016      	movs	r6, r2
 800926e:	7865      	ldrb	r5, [r4, #1]
 8009270:	3402      	adds	r4, #2
 8009272:	4a2e      	ldr	r2, [pc, #184]	@ (800932c <_strtol_l.constprop.0+0x110>)
 8009274:	9b00      	ldr	r3, [sp, #0]
 8009276:	4694      	mov	ip, r2
 8009278:	4463      	add	r3, ip
 800927a:	0031      	movs	r1, r6
 800927c:	0018      	movs	r0, r3
 800927e:	9302      	str	r3, [sp, #8]
 8009280:	f7f6 ffe0 	bl	8000244 <__aeabi_uidivmod>
 8009284:	2200      	movs	r2, #0
 8009286:	4684      	mov	ip, r0
 8009288:	0010      	movs	r0, r2
 800928a:	002b      	movs	r3, r5
 800928c:	3b30      	subs	r3, #48	@ 0x30
 800928e:	2b09      	cmp	r3, #9
 8009290:	d825      	bhi.n	80092de <_strtol_l.constprop.0+0xc2>
 8009292:	001d      	movs	r5, r3
 8009294:	42ae      	cmp	r6, r5
 8009296:	dd31      	ble.n	80092fc <_strtol_l.constprop.0+0xe0>
 8009298:	1c53      	adds	r3, r2, #1
 800929a:	d009      	beq.n	80092b0 <_strtol_l.constprop.0+0x94>
 800929c:	2201      	movs	r2, #1
 800929e:	4252      	negs	r2, r2
 80092a0:	4584      	cmp	ip, r0
 80092a2:	d305      	bcc.n	80092b0 <_strtol_l.constprop.0+0x94>
 80092a4:	d101      	bne.n	80092aa <_strtol_l.constprop.0+0x8e>
 80092a6:	42a9      	cmp	r1, r5
 80092a8:	db25      	blt.n	80092f6 <_strtol_l.constprop.0+0xda>
 80092aa:	2201      	movs	r2, #1
 80092ac:	4370      	muls	r0, r6
 80092ae:	1828      	adds	r0, r5, r0
 80092b0:	7825      	ldrb	r5, [r4, #0]
 80092b2:	3401      	adds	r4, #1
 80092b4:	e7e9      	b.n	800928a <_strtol_l.constprop.0+0x6e>
 80092b6:	f000 ff35 	bl	800a124 <__errno>
 80092ba:	2316      	movs	r3, #22
 80092bc:	6003      	str	r3, [r0, #0]
 80092be:	2000      	movs	r0, #0
 80092c0:	b005      	add	sp, #20
 80092c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092c4:	9100      	str	r1, [sp, #0]
 80092c6:	2d2b      	cmp	r5, #43	@ 0x2b
 80092c8:	d1c5      	bne.n	8009256 <_strtol_l.constprop.0+0x3a>
 80092ca:	7825      	ldrb	r5, [r4, #0]
 80092cc:	1c9c      	adds	r4, r3, #2
 80092ce:	e7c2      	b.n	8009256 <_strtol_l.constprop.0+0x3a>
 80092d0:	2e00      	cmp	r6, #0
 80092d2:	d1ce      	bne.n	8009272 <_strtol_l.constprop.0+0x56>
 80092d4:	3608      	adds	r6, #8
 80092d6:	2d30      	cmp	r5, #48	@ 0x30
 80092d8:	d0cb      	beq.n	8009272 <_strtol_l.constprop.0+0x56>
 80092da:	3602      	adds	r6, #2
 80092dc:	e7c9      	b.n	8009272 <_strtol_l.constprop.0+0x56>
 80092de:	002b      	movs	r3, r5
 80092e0:	3b41      	subs	r3, #65	@ 0x41
 80092e2:	2b19      	cmp	r3, #25
 80092e4:	d801      	bhi.n	80092ea <_strtol_l.constprop.0+0xce>
 80092e6:	3d37      	subs	r5, #55	@ 0x37
 80092e8:	e7d4      	b.n	8009294 <_strtol_l.constprop.0+0x78>
 80092ea:	002b      	movs	r3, r5
 80092ec:	3b61      	subs	r3, #97	@ 0x61
 80092ee:	2b19      	cmp	r3, #25
 80092f0:	d804      	bhi.n	80092fc <_strtol_l.constprop.0+0xe0>
 80092f2:	3d57      	subs	r5, #87	@ 0x57
 80092f4:	e7ce      	b.n	8009294 <_strtol_l.constprop.0+0x78>
 80092f6:	2201      	movs	r2, #1
 80092f8:	4252      	negs	r2, r2
 80092fa:	e7d9      	b.n	80092b0 <_strtol_l.constprop.0+0x94>
 80092fc:	1c53      	adds	r3, r2, #1
 80092fe:	d108      	bne.n	8009312 <_strtol_l.constprop.0+0xf6>
 8009300:	2322      	movs	r3, #34	@ 0x22
 8009302:	9a03      	ldr	r2, [sp, #12]
 8009304:	9802      	ldr	r0, [sp, #8]
 8009306:	6013      	str	r3, [r2, #0]
 8009308:	2f00      	cmp	r7, #0
 800930a:	d0d9      	beq.n	80092c0 <_strtol_l.constprop.0+0xa4>
 800930c:	1e63      	subs	r3, r4, #1
 800930e:	9301      	str	r3, [sp, #4]
 8009310:	e007      	b.n	8009322 <_strtol_l.constprop.0+0x106>
 8009312:	9b00      	ldr	r3, [sp, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d000      	beq.n	800931a <_strtol_l.constprop.0+0xfe>
 8009318:	4240      	negs	r0, r0
 800931a:	2f00      	cmp	r7, #0
 800931c:	d0d0      	beq.n	80092c0 <_strtol_l.constprop.0+0xa4>
 800931e:	2a00      	cmp	r2, #0
 8009320:	d1f4      	bne.n	800930c <_strtol_l.constprop.0+0xf0>
 8009322:	9b01      	ldr	r3, [sp, #4]
 8009324:	603b      	str	r3, [r7, #0]
 8009326:	e7cb      	b.n	80092c0 <_strtol_l.constprop.0+0xa4>
 8009328:	0800cd51 	.word	0x0800cd51
 800932c:	7fffffff 	.word	0x7fffffff

08009330 <strtol>:
 8009330:	b510      	push	{r4, lr}
 8009332:	4c04      	ldr	r4, [pc, #16]	@ (8009344 <strtol+0x14>)
 8009334:	0013      	movs	r3, r2
 8009336:	000a      	movs	r2, r1
 8009338:	0001      	movs	r1, r0
 800933a:	6820      	ldr	r0, [r4, #0]
 800933c:	f7ff ff6e 	bl	800921c <_strtol_l.constprop.0>
 8009340:	bd10      	pop	{r4, pc}
 8009342:	46c0      	nop			@ (mov r8, r8)
 8009344:	20000188 	.word	0x20000188

08009348 <__cvt>:
 8009348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800934a:	001f      	movs	r7, r3
 800934c:	2300      	movs	r3, #0
 800934e:	0016      	movs	r6, r2
 8009350:	b08b      	sub	sp, #44	@ 0x2c
 8009352:	429f      	cmp	r7, r3
 8009354:	da04      	bge.n	8009360 <__cvt+0x18>
 8009356:	2180      	movs	r1, #128	@ 0x80
 8009358:	0609      	lsls	r1, r1, #24
 800935a:	187b      	adds	r3, r7, r1
 800935c:	001f      	movs	r7, r3
 800935e:	232d      	movs	r3, #45	@ 0x2d
 8009360:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009362:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009364:	7013      	strb	r3, [r2, #0]
 8009366:	2320      	movs	r3, #32
 8009368:	2203      	movs	r2, #3
 800936a:	439d      	bics	r5, r3
 800936c:	2d46      	cmp	r5, #70	@ 0x46
 800936e:	d007      	beq.n	8009380 <__cvt+0x38>
 8009370:	002b      	movs	r3, r5
 8009372:	3b45      	subs	r3, #69	@ 0x45
 8009374:	4259      	negs	r1, r3
 8009376:	414b      	adcs	r3, r1
 8009378:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800937a:	3a01      	subs	r2, #1
 800937c:	18cb      	adds	r3, r1, r3
 800937e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009380:	ab09      	add	r3, sp, #36	@ 0x24
 8009382:	9304      	str	r3, [sp, #16]
 8009384:	ab08      	add	r3, sp, #32
 8009386:	9303      	str	r3, [sp, #12]
 8009388:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800938a:	9200      	str	r2, [sp, #0]
 800938c:	9302      	str	r3, [sp, #8]
 800938e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009390:	0032      	movs	r2, r6
 8009392:	9301      	str	r3, [sp, #4]
 8009394:	003b      	movs	r3, r7
 8009396:	f000 ff9b 	bl	800a2d0 <_dtoa_r>
 800939a:	0004      	movs	r4, r0
 800939c:	2d47      	cmp	r5, #71	@ 0x47
 800939e:	d11b      	bne.n	80093d8 <__cvt+0x90>
 80093a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80093a2:	07db      	lsls	r3, r3, #31
 80093a4:	d511      	bpl.n	80093ca <__cvt+0x82>
 80093a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80093a8:	18c3      	adds	r3, r0, r3
 80093aa:	9307      	str	r3, [sp, #28]
 80093ac:	2200      	movs	r2, #0
 80093ae:	2300      	movs	r3, #0
 80093b0:	0030      	movs	r0, r6
 80093b2:	0039      	movs	r1, r7
 80093b4:	f7f7 f846 	bl	8000444 <__aeabi_dcmpeq>
 80093b8:	2800      	cmp	r0, #0
 80093ba:	d001      	beq.n	80093c0 <__cvt+0x78>
 80093bc:	9b07      	ldr	r3, [sp, #28]
 80093be:	9309      	str	r3, [sp, #36]	@ 0x24
 80093c0:	2230      	movs	r2, #48	@ 0x30
 80093c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c4:	9907      	ldr	r1, [sp, #28]
 80093c6:	428b      	cmp	r3, r1
 80093c8:	d320      	bcc.n	800940c <__cvt+0xc4>
 80093ca:	0020      	movs	r0, r4
 80093cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80093d0:	1b1b      	subs	r3, r3, r4
 80093d2:	6013      	str	r3, [r2, #0]
 80093d4:	b00b      	add	sp, #44	@ 0x2c
 80093d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80093da:	18c3      	adds	r3, r0, r3
 80093dc:	9307      	str	r3, [sp, #28]
 80093de:	2d46      	cmp	r5, #70	@ 0x46
 80093e0:	d1e4      	bne.n	80093ac <__cvt+0x64>
 80093e2:	7803      	ldrb	r3, [r0, #0]
 80093e4:	2b30      	cmp	r3, #48	@ 0x30
 80093e6:	d10c      	bne.n	8009402 <__cvt+0xba>
 80093e8:	2200      	movs	r2, #0
 80093ea:	2300      	movs	r3, #0
 80093ec:	0030      	movs	r0, r6
 80093ee:	0039      	movs	r1, r7
 80093f0:	f7f7 f828 	bl	8000444 <__aeabi_dcmpeq>
 80093f4:	2800      	cmp	r0, #0
 80093f6:	d104      	bne.n	8009402 <__cvt+0xba>
 80093f8:	2301      	movs	r3, #1
 80093fa:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80093fc:	1a9b      	subs	r3, r3, r2
 80093fe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009400:	6013      	str	r3, [r2, #0]
 8009402:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009404:	9a07      	ldr	r2, [sp, #28]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	18d3      	adds	r3, r2, r3
 800940a:	e7ce      	b.n	80093aa <__cvt+0x62>
 800940c:	1c59      	adds	r1, r3, #1
 800940e:	9109      	str	r1, [sp, #36]	@ 0x24
 8009410:	701a      	strb	r2, [r3, #0]
 8009412:	e7d6      	b.n	80093c2 <__cvt+0x7a>

08009414 <__exponent>:
 8009414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009416:	232b      	movs	r3, #43	@ 0x2b
 8009418:	0005      	movs	r5, r0
 800941a:	000c      	movs	r4, r1
 800941c:	b085      	sub	sp, #20
 800941e:	7002      	strb	r2, [r0, #0]
 8009420:	2900      	cmp	r1, #0
 8009422:	da01      	bge.n	8009428 <__exponent+0x14>
 8009424:	424c      	negs	r4, r1
 8009426:	3302      	adds	r3, #2
 8009428:	706b      	strb	r3, [r5, #1]
 800942a:	2c09      	cmp	r4, #9
 800942c:	dd2c      	ble.n	8009488 <__exponent+0x74>
 800942e:	ab02      	add	r3, sp, #8
 8009430:	1dde      	adds	r6, r3, #7
 8009432:	0020      	movs	r0, r4
 8009434:	210a      	movs	r1, #10
 8009436:	f7f6 ffef 	bl	8000418 <__aeabi_idivmod>
 800943a:	0037      	movs	r7, r6
 800943c:	3130      	adds	r1, #48	@ 0x30
 800943e:	3e01      	subs	r6, #1
 8009440:	0020      	movs	r0, r4
 8009442:	7031      	strb	r1, [r6, #0]
 8009444:	210a      	movs	r1, #10
 8009446:	9401      	str	r4, [sp, #4]
 8009448:	f7f6 ff00 	bl	800024c <__divsi3>
 800944c:	9b01      	ldr	r3, [sp, #4]
 800944e:	0004      	movs	r4, r0
 8009450:	2b63      	cmp	r3, #99	@ 0x63
 8009452:	dcee      	bgt.n	8009432 <__exponent+0x1e>
 8009454:	1eba      	subs	r2, r7, #2
 8009456:	1ca8      	adds	r0, r5, #2
 8009458:	0001      	movs	r1, r0
 800945a:	0013      	movs	r3, r2
 800945c:	3430      	adds	r4, #48	@ 0x30
 800945e:	7014      	strb	r4, [r2, #0]
 8009460:	ac02      	add	r4, sp, #8
 8009462:	3407      	adds	r4, #7
 8009464:	429c      	cmp	r4, r3
 8009466:	d80a      	bhi.n	800947e <__exponent+0x6a>
 8009468:	2300      	movs	r3, #0
 800946a:	42a2      	cmp	r2, r4
 800946c:	d803      	bhi.n	8009476 <__exponent+0x62>
 800946e:	3309      	adds	r3, #9
 8009470:	aa02      	add	r2, sp, #8
 8009472:	189b      	adds	r3, r3, r2
 8009474:	1bdb      	subs	r3, r3, r7
 8009476:	18c0      	adds	r0, r0, r3
 8009478:	1b40      	subs	r0, r0, r5
 800947a:	b005      	add	sp, #20
 800947c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800947e:	781c      	ldrb	r4, [r3, #0]
 8009480:	3301      	adds	r3, #1
 8009482:	700c      	strb	r4, [r1, #0]
 8009484:	3101      	adds	r1, #1
 8009486:	e7eb      	b.n	8009460 <__exponent+0x4c>
 8009488:	2330      	movs	r3, #48	@ 0x30
 800948a:	18e4      	adds	r4, r4, r3
 800948c:	70ab      	strb	r3, [r5, #2]
 800948e:	1d28      	adds	r0, r5, #4
 8009490:	70ec      	strb	r4, [r5, #3]
 8009492:	e7f1      	b.n	8009478 <__exponent+0x64>

08009494 <_printf_float>:
 8009494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009496:	b097      	sub	sp, #92	@ 0x5c
 8009498:	000d      	movs	r5, r1
 800949a:	920a      	str	r2, [sp, #40]	@ 0x28
 800949c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800949e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094a0:	9009      	str	r0, [sp, #36]	@ 0x24
 80094a2:	f000 fded 	bl	800a080 <_localeconv_r>
 80094a6:	6803      	ldr	r3, [r0, #0]
 80094a8:	0018      	movs	r0, r3
 80094aa:	930d      	str	r3, [sp, #52]	@ 0x34
 80094ac:	f7f6 fe28 	bl	8000100 <strlen>
 80094b0:	2300      	movs	r3, #0
 80094b2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80094b4:	9314      	str	r3, [sp, #80]	@ 0x50
 80094b6:	7e2b      	ldrb	r3, [r5, #24]
 80094b8:	2207      	movs	r2, #7
 80094ba:	930c      	str	r3, [sp, #48]	@ 0x30
 80094bc:	682b      	ldr	r3, [r5, #0]
 80094be:	930e      	str	r3, [sp, #56]	@ 0x38
 80094c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	05c9      	lsls	r1, r1, #23
 80094c6:	d545      	bpl.n	8009554 <_printf_float+0xc0>
 80094c8:	189b      	adds	r3, r3, r2
 80094ca:	4393      	bics	r3, r2
 80094cc:	001a      	movs	r2, r3
 80094ce:	3208      	adds	r2, #8
 80094d0:	6022      	str	r2, [r4, #0]
 80094d2:	2201      	movs	r2, #1
 80094d4:	681e      	ldr	r6, [r3, #0]
 80094d6:	685f      	ldr	r7, [r3, #4]
 80094d8:	007b      	lsls	r3, r7, #1
 80094da:	085b      	lsrs	r3, r3, #1
 80094dc:	9311      	str	r3, [sp, #68]	@ 0x44
 80094de:	9610      	str	r6, [sp, #64]	@ 0x40
 80094e0:	64ae      	str	r6, [r5, #72]	@ 0x48
 80094e2:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80094e4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80094e6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80094e8:	4ba7      	ldr	r3, [pc, #668]	@ (8009788 <_printf_float+0x2f4>)
 80094ea:	4252      	negs	r2, r2
 80094ec:	f7f9 fe90 	bl	8003210 <__aeabi_dcmpun>
 80094f0:	2800      	cmp	r0, #0
 80094f2:	d131      	bne.n	8009558 <_printf_float+0xc4>
 80094f4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80094f6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80094f8:	2201      	movs	r2, #1
 80094fa:	4ba3      	ldr	r3, [pc, #652]	@ (8009788 <_printf_float+0x2f4>)
 80094fc:	4252      	negs	r2, r2
 80094fe:	f7f6 ffb1 	bl	8000464 <__aeabi_dcmple>
 8009502:	2800      	cmp	r0, #0
 8009504:	d128      	bne.n	8009558 <_printf_float+0xc4>
 8009506:	2200      	movs	r2, #0
 8009508:	2300      	movs	r3, #0
 800950a:	0030      	movs	r0, r6
 800950c:	0039      	movs	r1, r7
 800950e:	f7f6 ff9f 	bl	8000450 <__aeabi_dcmplt>
 8009512:	2800      	cmp	r0, #0
 8009514:	d003      	beq.n	800951e <_printf_float+0x8a>
 8009516:	002b      	movs	r3, r5
 8009518:	222d      	movs	r2, #45	@ 0x2d
 800951a:	3343      	adds	r3, #67	@ 0x43
 800951c:	701a      	strb	r2, [r3, #0]
 800951e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009520:	4f9a      	ldr	r7, [pc, #616]	@ (800978c <_printf_float+0x2f8>)
 8009522:	2b47      	cmp	r3, #71	@ 0x47
 8009524:	d900      	bls.n	8009528 <_printf_float+0x94>
 8009526:	4f9a      	ldr	r7, [pc, #616]	@ (8009790 <_printf_float+0x2fc>)
 8009528:	2303      	movs	r3, #3
 800952a:	2400      	movs	r4, #0
 800952c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800952e:	612b      	str	r3, [r5, #16]
 8009530:	3301      	adds	r3, #1
 8009532:	439a      	bics	r2, r3
 8009534:	602a      	str	r2, [r5, #0]
 8009536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009538:	0029      	movs	r1, r5
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800953e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009540:	aa15      	add	r2, sp, #84	@ 0x54
 8009542:	f000 f9e5 	bl	8009910 <_printf_common>
 8009546:	3001      	adds	r0, #1
 8009548:	d000      	beq.n	800954c <_printf_float+0xb8>
 800954a:	e09f      	b.n	800968c <_printf_float+0x1f8>
 800954c:	2001      	movs	r0, #1
 800954e:	4240      	negs	r0, r0
 8009550:	b017      	add	sp, #92	@ 0x5c
 8009552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009554:	3307      	adds	r3, #7
 8009556:	e7b8      	b.n	80094ca <_printf_float+0x36>
 8009558:	0032      	movs	r2, r6
 800955a:	003b      	movs	r3, r7
 800955c:	0030      	movs	r0, r6
 800955e:	0039      	movs	r1, r7
 8009560:	f7f9 fe56 	bl	8003210 <__aeabi_dcmpun>
 8009564:	2800      	cmp	r0, #0
 8009566:	d00b      	beq.n	8009580 <_printf_float+0xec>
 8009568:	2f00      	cmp	r7, #0
 800956a:	da03      	bge.n	8009574 <_printf_float+0xe0>
 800956c:	002b      	movs	r3, r5
 800956e:	222d      	movs	r2, #45	@ 0x2d
 8009570:	3343      	adds	r3, #67	@ 0x43
 8009572:	701a      	strb	r2, [r3, #0]
 8009574:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009576:	4f87      	ldr	r7, [pc, #540]	@ (8009794 <_printf_float+0x300>)
 8009578:	2b47      	cmp	r3, #71	@ 0x47
 800957a:	d9d5      	bls.n	8009528 <_printf_float+0x94>
 800957c:	4f86      	ldr	r7, [pc, #536]	@ (8009798 <_printf_float+0x304>)
 800957e:	e7d3      	b.n	8009528 <_printf_float+0x94>
 8009580:	2220      	movs	r2, #32
 8009582:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009584:	686b      	ldr	r3, [r5, #4]
 8009586:	4394      	bics	r4, r2
 8009588:	1c5a      	adds	r2, r3, #1
 800958a:	d146      	bne.n	800961a <_printf_float+0x186>
 800958c:	3307      	adds	r3, #7
 800958e:	606b      	str	r3, [r5, #4]
 8009590:	2380      	movs	r3, #128	@ 0x80
 8009592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009594:	00db      	lsls	r3, r3, #3
 8009596:	4313      	orrs	r3, r2
 8009598:	2200      	movs	r2, #0
 800959a:	602b      	str	r3, [r5, #0]
 800959c:	9206      	str	r2, [sp, #24]
 800959e:	aa14      	add	r2, sp, #80	@ 0x50
 80095a0:	9205      	str	r2, [sp, #20]
 80095a2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80095a4:	a90a      	add	r1, sp, #40	@ 0x28
 80095a6:	9204      	str	r2, [sp, #16]
 80095a8:	aa13      	add	r2, sp, #76	@ 0x4c
 80095aa:	9203      	str	r2, [sp, #12]
 80095ac:	2223      	movs	r2, #35	@ 0x23
 80095ae:	1852      	adds	r2, r2, r1
 80095b0:	9202      	str	r2, [sp, #8]
 80095b2:	9301      	str	r3, [sp, #4]
 80095b4:	686b      	ldr	r3, [r5, #4]
 80095b6:	0032      	movs	r2, r6
 80095b8:	9300      	str	r3, [sp, #0]
 80095ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095bc:	003b      	movs	r3, r7
 80095be:	f7ff fec3 	bl	8009348 <__cvt>
 80095c2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80095c4:	0007      	movs	r7, r0
 80095c6:	2c47      	cmp	r4, #71	@ 0x47
 80095c8:	d12d      	bne.n	8009626 <_printf_float+0x192>
 80095ca:	1cd3      	adds	r3, r2, #3
 80095cc:	db02      	blt.n	80095d4 <_printf_float+0x140>
 80095ce:	686b      	ldr	r3, [r5, #4]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	dd48      	ble.n	8009666 <_printf_float+0x1d2>
 80095d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095d6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80095d8:	3b02      	subs	r3, #2
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80095de:	0028      	movs	r0, r5
 80095e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80095e2:	3901      	subs	r1, #1
 80095e4:	3050      	adds	r0, #80	@ 0x50
 80095e6:	9113      	str	r1, [sp, #76]	@ 0x4c
 80095e8:	f7ff ff14 	bl	8009414 <__exponent>
 80095ec:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80095ee:	0004      	movs	r4, r0
 80095f0:	1813      	adds	r3, r2, r0
 80095f2:	612b      	str	r3, [r5, #16]
 80095f4:	2a01      	cmp	r2, #1
 80095f6:	dc02      	bgt.n	80095fe <_printf_float+0x16a>
 80095f8:	682a      	ldr	r2, [r5, #0]
 80095fa:	07d2      	lsls	r2, r2, #31
 80095fc:	d501      	bpl.n	8009602 <_printf_float+0x16e>
 80095fe:	3301      	adds	r3, #1
 8009600:	612b      	str	r3, [r5, #16]
 8009602:	2323      	movs	r3, #35	@ 0x23
 8009604:	aa0a      	add	r2, sp, #40	@ 0x28
 8009606:	189b      	adds	r3, r3, r2
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d100      	bne.n	8009610 <_printf_float+0x17c>
 800960e:	e792      	b.n	8009536 <_printf_float+0xa2>
 8009610:	002b      	movs	r3, r5
 8009612:	222d      	movs	r2, #45	@ 0x2d
 8009614:	3343      	adds	r3, #67	@ 0x43
 8009616:	701a      	strb	r2, [r3, #0]
 8009618:	e78d      	b.n	8009536 <_printf_float+0xa2>
 800961a:	2c47      	cmp	r4, #71	@ 0x47
 800961c:	d1b8      	bne.n	8009590 <_printf_float+0xfc>
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1b6      	bne.n	8009590 <_printf_float+0xfc>
 8009622:	3301      	adds	r3, #1
 8009624:	e7b3      	b.n	800958e <_printf_float+0xfa>
 8009626:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009628:	0011      	movs	r1, r2
 800962a:	2b65      	cmp	r3, #101	@ 0x65
 800962c:	d9d7      	bls.n	80095de <_printf_float+0x14a>
 800962e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009630:	2b66      	cmp	r3, #102	@ 0x66
 8009632:	d11a      	bne.n	800966a <_printf_float+0x1d6>
 8009634:	686b      	ldr	r3, [r5, #4]
 8009636:	2a00      	cmp	r2, #0
 8009638:	dd09      	ble.n	800964e <_printf_float+0x1ba>
 800963a:	612a      	str	r2, [r5, #16]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d102      	bne.n	8009646 <_printf_float+0x1b2>
 8009640:	6829      	ldr	r1, [r5, #0]
 8009642:	07c9      	lsls	r1, r1, #31
 8009644:	d50b      	bpl.n	800965e <_printf_float+0x1ca>
 8009646:	3301      	adds	r3, #1
 8009648:	189b      	adds	r3, r3, r2
 800964a:	612b      	str	r3, [r5, #16]
 800964c:	e007      	b.n	800965e <_printf_float+0x1ca>
 800964e:	2b00      	cmp	r3, #0
 8009650:	d103      	bne.n	800965a <_printf_float+0x1c6>
 8009652:	2201      	movs	r2, #1
 8009654:	6829      	ldr	r1, [r5, #0]
 8009656:	4211      	tst	r1, r2
 8009658:	d000      	beq.n	800965c <_printf_float+0x1c8>
 800965a:	1c9a      	adds	r2, r3, #2
 800965c:	612a      	str	r2, [r5, #16]
 800965e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009660:	2400      	movs	r4, #0
 8009662:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009664:	e7cd      	b.n	8009602 <_printf_float+0x16e>
 8009666:	2367      	movs	r3, #103	@ 0x67
 8009668:	930c      	str	r3, [sp, #48]	@ 0x30
 800966a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800966c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800966e:	4299      	cmp	r1, r3
 8009670:	db06      	blt.n	8009680 <_printf_float+0x1ec>
 8009672:	682b      	ldr	r3, [r5, #0]
 8009674:	6129      	str	r1, [r5, #16]
 8009676:	07db      	lsls	r3, r3, #31
 8009678:	d5f1      	bpl.n	800965e <_printf_float+0x1ca>
 800967a:	3101      	adds	r1, #1
 800967c:	6129      	str	r1, [r5, #16]
 800967e:	e7ee      	b.n	800965e <_printf_float+0x1ca>
 8009680:	2201      	movs	r2, #1
 8009682:	2900      	cmp	r1, #0
 8009684:	dce0      	bgt.n	8009648 <_printf_float+0x1b4>
 8009686:	1892      	adds	r2, r2, r2
 8009688:	1a52      	subs	r2, r2, r1
 800968a:	e7dd      	b.n	8009648 <_printf_float+0x1b4>
 800968c:	682a      	ldr	r2, [r5, #0]
 800968e:	0553      	lsls	r3, r2, #21
 8009690:	d408      	bmi.n	80096a4 <_printf_float+0x210>
 8009692:	692b      	ldr	r3, [r5, #16]
 8009694:	003a      	movs	r2, r7
 8009696:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009698:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800969a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800969c:	47a0      	blx	r4
 800969e:	3001      	adds	r0, #1
 80096a0:	d129      	bne.n	80096f6 <_printf_float+0x262>
 80096a2:	e753      	b.n	800954c <_printf_float+0xb8>
 80096a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80096a6:	2b65      	cmp	r3, #101	@ 0x65
 80096a8:	d800      	bhi.n	80096ac <_printf_float+0x218>
 80096aa:	e0da      	b.n	8009862 <_printf_float+0x3ce>
 80096ac:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80096ae:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80096b0:	2200      	movs	r2, #0
 80096b2:	2300      	movs	r3, #0
 80096b4:	f7f6 fec6 	bl	8000444 <__aeabi_dcmpeq>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d033      	beq.n	8009724 <_printf_float+0x290>
 80096bc:	2301      	movs	r3, #1
 80096be:	4a37      	ldr	r2, [pc, #220]	@ (800979c <_printf_float+0x308>)
 80096c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096c4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80096c6:	47a0      	blx	r4
 80096c8:	3001      	adds	r0, #1
 80096ca:	d100      	bne.n	80096ce <_printf_float+0x23a>
 80096cc:	e73e      	b.n	800954c <_printf_float+0xb8>
 80096ce:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80096d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80096d2:	42b3      	cmp	r3, r6
 80096d4:	db02      	blt.n	80096dc <_printf_float+0x248>
 80096d6:	682b      	ldr	r3, [r5, #0]
 80096d8:	07db      	lsls	r3, r3, #31
 80096da:	d50c      	bpl.n	80096f6 <_printf_float+0x262>
 80096dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80096de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80096e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80096e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096e6:	47a0      	blx	r4
 80096e8:	2400      	movs	r4, #0
 80096ea:	3001      	adds	r0, #1
 80096ec:	d100      	bne.n	80096f0 <_printf_float+0x25c>
 80096ee:	e72d      	b.n	800954c <_printf_float+0xb8>
 80096f0:	1e73      	subs	r3, r6, #1
 80096f2:	42a3      	cmp	r3, r4
 80096f4:	dc0a      	bgt.n	800970c <_printf_float+0x278>
 80096f6:	682b      	ldr	r3, [r5, #0]
 80096f8:	079b      	lsls	r3, r3, #30
 80096fa:	d500      	bpl.n	80096fe <_printf_float+0x26a>
 80096fc:	e105      	b.n	800990a <_printf_float+0x476>
 80096fe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009700:	68e8      	ldr	r0, [r5, #12]
 8009702:	4298      	cmp	r0, r3
 8009704:	db00      	blt.n	8009708 <_printf_float+0x274>
 8009706:	e723      	b.n	8009550 <_printf_float+0xbc>
 8009708:	0018      	movs	r0, r3
 800970a:	e721      	b.n	8009550 <_printf_float+0xbc>
 800970c:	002a      	movs	r2, r5
 800970e:	2301      	movs	r3, #1
 8009710:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009712:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009714:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009716:	321a      	adds	r2, #26
 8009718:	47b8      	blx	r7
 800971a:	3001      	adds	r0, #1
 800971c:	d100      	bne.n	8009720 <_printf_float+0x28c>
 800971e:	e715      	b.n	800954c <_printf_float+0xb8>
 8009720:	3401      	adds	r4, #1
 8009722:	e7e5      	b.n	80096f0 <_printf_float+0x25c>
 8009724:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009726:	2b00      	cmp	r3, #0
 8009728:	dc3a      	bgt.n	80097a0 <_printf_float+0x30c>
 800972a:	2301      	movs	r3, #1
 800972c:	4a1b      	ldr	r2, [pc, #108]	@ (800979c <_printf_float+0x308>)
 800972e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009730:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009732:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009734:	47a0      	blx	r4
 8009736:	3001      	adds	r0, #1
 8009738:	d100      	bne.n	800973c <_printf_float+0x2a8>
 800973a:	e707      	b.n	800954c <_printf_float+0xb8>
 800973c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800973e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009740:	4333      	orrs	r3, r6
 8009742:	d102      	bne.n	800974a <_printf_float+0x2b6>
 8009744:	682b      	ldr	r3, [r5, #0]
 8009746:	07db      	lsls	r3, r3, #31
 8009748:	d5d5      	bpl.n	80096f6 <_printf_float+0x262>
 800974a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800974c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800974e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009750:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009752:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009754:	47a0      	blx	r4
 8009756:	2300      	movs	r3, #0
 8009758:	3001      	adds	r0, #1
 800975a:	d100      	bne.n	800975e <_printf_float+0x2ca>
 800975c:	e6f6      	b.n	800954c <_printf_float+0xb8>
 800975e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009760:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009762:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009764:	425b      	negs	r3, r3
 8009766:	4293      	cmp	r3, r2
 8009768:	dc01      	bgt.n	800976e <_printf_float+0x2da>
 800976a:	0033      	movs	r3, r6
 800976c:	e792      	b.n	8009694 <_printf_float+0x200>
 800976e:	002a      	movs	r2, r5
 8009770:	2301      	movs	r3, #1
 8009772:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009774:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009776:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009778:	321a      	adds	r2, #26
 800977a:	47a0      	blx	r4
 800977c:	3001      	adds	r0, #1
 800977e:	d100      	bne.n	8009782 <_printf_float+0x2ee>
 8009780:	e6e4      	b.n	800954c <_printf_float+0xb8>
 8009782:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009784:	3301      	adds	r3, #1
 8009786:	e7ea      	b.n	800975e <_printf_float+0x2ca>
 8009788:	7fefffff 	.word	0x7fefffff
 800978c:	0800ce51 	.word	0x0800ce51
 8009790:	0800ce55 	.word	0x0800ce55
 8009794:	0800ce59 	.word	0x0800ce59
 8009798:	0800ce5d 	.word	0x0800ce5d
 800979c:	0800ce61 	.word	0x0800ce61
 80097a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80097a2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80097a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80097a6:	429e      	cmp	r6, r3
 80097a8:	dd00      	ble.n	80097ac <_printf_float+0x318>
 80097aa:	001e      	movs	r6, r3
 80097ac:	2e00      	cmp	r6, #0
 80097ae:	dc31      	bgt.n	8009814 <_printf_float+0x380>
 80097b0:	43f3      	mvns	r3, r6
 80097b2:	2400      	movs	r4, #0
 80097b4:	17db      	asrs	r3, r3, #31
 80097b6:	4033      	ands	r3, r6
 80097b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80097ba:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80097bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097be:	1af3      	subs	r3, r6, r3
 80097c0:	42a3      	cmp	r3, r4
 80097c2:	dc30      	bgt.n	8009826 <_printf_float+0x392>
 80097c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80097c6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80097c8:	429a      	cmp	r2, r3
 80097ca:	dc38      	bgt.n	800983e <_printf_float+0x3aa>
 80097cc:	682b      	ldr	r3, [r5, #0]
 80097ce:	07db      	lsls	r3, r3, #31
 80097d0:	d435      	bmi.n	800983e <_printf_float+0x3aa>
 80097d2:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80097d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80097d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80097d8:	1b9b      	subs	r3, r3, r6
 80097da:	1b14      	subs	r4, r2, r4
 80097dc:	429c      	cmp	r4, r3
 80097de:	dd00      	ble.n	80097e2 <_printf_float+0x34e>
 80097e0:	001c      	movs	r4, r3
 80097e2:	2c00      	cmp	r4, #0
 80097e4:	dc34      	bgt.n	8009850 <_printf_float+0x3bc>
 80097e6:	43e3      	mvns	r3, r4
 80097e8:	2600      	movs	r6, #0
 80097ea:	17db      	asrs	r3, r3, #31
 80097ec:	401c      	ands	r4, r3
 80097ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80097f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80097f2:	1ad3      	subs	r3, r2, r3
 80097f4:	1b1b      	subs	r3, r3, r4
 80097f6:	42b3      	cmp	r3, r6
 80097f8:	dc00      	bgt.n	80097fc <_printf_float+0x368>
 80097fa:	e77c      	b.n	80096f6 <_printf_float+0x262>
 80097fc:	002a      	movs	r2, r5
 80097fe:	2301      	movs	r3, #1
 8009800:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009804:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009806:	321a      	adds	r2, #26
 8009808:	47b8      	blx	r7
 800980a:	3001      	adds	r0, #1
 800980c:	d100      	bne.n	8009810 <_printf_float+0x37c>
 800980e:	e69d      	b.n	800954c <_printf_float+0xb8>
 8009810:	3601      	adds	r6, #1
 8009812:	e7ec      	b.n	80097ee <_printf_float+0x35a>
 8009814:	0033      	movs	r3, r6
 8009816:	003a      	movs	r2, r7
 8009818:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800981a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800981c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800981e:	47a0      	blx	r4
 8009820:	3001      	adds	r0, #1
 8009822:	d1c5      	bne.n	80097b0 <_printf_float+0x31c>
 8009824:	e692      	b.n	800954c <_printf_float+0xb8>
 8009826:	002a      	movs	r2, r5
 8009828:	2301      	movs	r3, #1
 800982a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800982c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800982e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009830:	321a      	adds	r2, #26
 8009832:	47b0      	blx	r6
 8009834:	3001      	adds	r0, #1
 8009836:	d100      	bne.n	800983a <_printf_float+0x3a6>
 8009838:	e688      	b.n	800954c <_printf_float+0xb8>
 800983a:	3401      	adds	r4, #1
 800983c:	e7bd      	b.n	80097ba <_printf_float+0x326>
 800983e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009840:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009842:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009844:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009846:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009848:	47a0      	blx	r4
 800984a:	3001      	adds	r0, #1
 800984c:	d1c1      	bne.n	80097d2 <_printf_float+0x33e>
 800984e:	e67d      	b.n	800954c <_printf_float+0xb8>
 8009850:	19ba      	adds	r2, r7, r6
 8009852:	0023      	movs	r3, r4
 8009854:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009856:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009858:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800985a:	47b0      	blx	r6
 800985c:	3001      	adds	r0, #1
 800985e:	d1c2      	bne.n	80097e6 <_printf_float+0x352>
 8009860:	e674      	b.n	800954c <_printf_float+0xb8>
 8009862:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009864:	930c      	str	r3, [sp, #48]	@ 0x30
 8009866:	2b01      	cmp	r3, #1
 8009868:	dc02      	bgt.n	8009870 <_printf_float+0x3dc>
 800986a:	2301      	movs	r3, #1
 800986c:	421a      	tst	r2, r3
 800986e:	d039      	beq.n	80098e4 <_printf_float+0x450>
 8009870:	2301      	movs	r3, #1
 8009872:	003a      	movs	r2, r7
 8009874:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009876:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009878:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800987a:	47b0      	blx	r6
 800987c:	3001      	adds	r0, #1
 800987e:	d100      	bne.n	8009882 <_printf_float+0x3ee>
 8009880:	e664      	b.n	800954c <_printf_float+0xb8>
 8009882:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009884:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009886:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009888:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800988a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800988c:	47b0      	blx	r6
 800988e:	3001      	adds	r0, #1
 8009890:	d100      	bne.n	8009894 <_printf_float+0x400>
 8009892:	e65b      	b.n	800954c <_printf_float+0xb8>
 8009894:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009896:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009898:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800989a:	2200      	movs	r2, #0
 800989c:	3b01      	subs	r3, #1
 800989e:	930c      	str	r3, [sp, #48]	@ 0x30
 80098a0:	2300      	movs	r3, #0
 80098a2:	f7f6 fdcf 	bl	8000444 <__aeabi_dcmpeq>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d11a      	bne.n	80098e0 <_printf_float+0x44c>
 80098aa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80098ac:	1c7a      	adds	r2, r7, #1
 80098ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80098b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098b2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80098b4:	47b0      	blx	r6
 80098b6:	3001      	adds	r0, #1
 80098b8:	d10e      	bne.n	80098d8 <_printf_float+0x444>
 80098ba:	e647      	b.n	800954c <_printf_float+0xb8>
 80098bc:	002a      	movs	r2, r5
 80098be:	2301      	movs	r3, #1
 80098c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80098c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098c4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80098c6:	321a      	adds	r2, #26
 80098c8:	47b8      	blx	r7
 80098ca:	3001      	adds	r0, #1
 80098cc:	d100      	bne.n	80098d0 <_printf_float+0x43c>
 80098ce:	e63d      	b.n	800954c <_printf_float+0xb8>
 80098d0:	3601      	adds	r6, #1
 80098d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80098d4:	429e      	cmp	r6, r3
 80098d6:	dbf1      	blt.n	80098bc <_printf_float+0x428>
 80098d8:	002a      	movs	r2, r5
 80098da:	0023      	movs	r3, r4
 80098dc:	3250      	adds	r2, #80	@ 0x50
 80098de:	e6da      	b.n	8009696 <_printf_float+0x202>
 80098e0:	2600      	movs	r6, #0
 80098e2:	e7f6      	b.n	80098d2 <_printf_float+0x43e>
 80098e4:	003a      	movs	r2, r7
 80098e6:	e7e2      	b.n	80098ae <_printf_float+0x41a>
 80098e8:	002a      	movs	r2, r5
 80098ea:	2301      	movs	r3, #1
 80098ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80098ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098f0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80098f2:	3219      	adds	r2, #25
 80098f4:	47b0      	blx	r6
 80098f6:	3001      	adds	r0, #1
 80098f8:	d100      	bne.n	80098fc <_printf_float+0x468>
 80098fa:	e627      	b.n	800954c <_printf_float+0xb8>
 80098fc:	3401      	adds	r4, #1
 80098fe:	68eb      	ldr	r3, [r5, #12]
 8009900:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009902:	1a9b      	subs	r3, r3, r2
 8009904:	42a3      	cmp	r3, r4
 8009906:	dcef      	bgt.n	80098e8 <_printf_float+0x454>
 8009908:	e6f9      	b.n	80096fe <_printf_float+0x26a>
 800990a:	2400      	movs	r4, #0
 800990c:	e7f7      	b.n	80098fe <_printf_float+0x46a>
 800990e:	46c0      	nop			@ (mov r8, r8)

08009910 <_printf_common>:
 8009910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009912:	0016      	movs	r6, r2
 8009914:	9301      	str	r3, [sp, #4]
 8009916:	688a      	ldr	r2, [r1, #8]
 8009918:	690b      	ldr	r3, [r1, #16]
 800991a:	000c      	movs	r4, r1
 800991c:	9000      	str	r0, [sp, #0]
 800991e:	4293      	cmp	r3, r2
 8009920:	da00      	bge.n	8009924 <_printf_common+0x14>
 8009922:	0013      	movs	r3, r2
 8009924:	0022      	movs	r2, r4
 8009926:	6033      	str	r3, [r6, #0]
 8009928:	3243      	adds	r2, #67	@ 0x43
 800992a:	7812      	ldrb	r2, [r2, #0]
 800992c:	2a00      	cmp	r2, #0
 800992e:	d001      	beq.n	8009934 <_printf_common+0x24>
 8009930:	3301      	adds	r3, #1
 8009932:	6033      	str	r3, [r6, #0]
 8009934:	6823      	ldr	r3, [r4, #0]
 8009936:	069b      	lsls	r3, r3, #26
 8009938:	d502      	bpl.n	8009940 <_printf_common+0x30>
 800993a:	6833      	ldr	r3, [r6, #0]
 800993c:	3302      	adds	r3, #2
 800993e:	6033      	str	r3, [r6, #0]
 8009940:	6822      	ldr	r2, [r4, #0]
 8009942:	2306      	movs	r3, #6
 8009944:	0015      	movs	r5, r2
 8009946:	401d      	ands	r5, r3
 8009948:	421a      	tst	r2, r3
 800994a:	d027      	beq.n	800999c <_printf_common+0x8c>
 800994c:	0023      	movs	r3, r4
 800994e:	3343      	adds	r3, #67	@ 0x43
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	1e5a      	subs	r2, r3, #1
 8009954:	4193      	sbcs	r3, r2
 8009956:	6822      	ldr	r2, [r4, #0]
 8009958:	0692      	lsls	r2, r2, #26
 800995a:	d430      	bmi.n	80099be <_printf_common+0xae>
 800995c:	0022      	movs	r2, r4
 800995e:	9901      	ldr	r1, [sp, #4]
 8009960:	9800      	ldr	r0, [sp, #0]
 8009962:	9d08      	ldr	r5, [sp, #32]
 8009964:	3243      	adds	r2, #67	@ 0x43
 8009966:	47a8      	blx	r5
 8009968:	3001      	adds	r0, #1
 800996a:	d025      	beq.n	80099b8 <_printf_common+0xa8>
 800996c:	2206      	movs	r2, #6
 800996e:	6823      	ldr	r3, [r4, #0]
 8009970:	2500      	movs	r5, #0
 8009972:	4013      	ands	r3, r2
 8009974:	2b04      	cmp	r3, #4
 8009976:	d105      	bne.n	8009984 <_printf_common+0x74>
 8009978:	6833      	ldr	r3, [r6, #0]
 800997a:	68e5      	ldr	r5, [r4, #12]
 800997c:	1aed      	subs	r5, r5, r3
 800997e:	43eb      	mvns	r3, r5
 8009980:	17db      	asrs	r3, r3, #31
 8009982:	401d      	ands	r5, r3
 8009984:	68a3      	ldr	r3, [r4, #8]
 8009986:	6922      	ldr	r2, [r4, #16]
 8009988:	4293      	cmp	r3, r2
 800998a:	dd01      	ble.n	8009990 <_printf_common+0x80>
 800998c:	1a9b      	subs	r3, r3, r2
 800998e:	18ed      	adds	r5, r5, r3
 8009990:	2600      	movs	r6, #0
 8009992:	42b5      	cmp	r5, r6
 8009994:	d120      	bne.n	80099d8 <_printf_common+0xc8>
 8009996:	2000      	movs	r0, #0
 8009998:	e010      	b.n	80099bc <_printf_common+0xac>
 800999a:	3501      	adds	r5, #1
 800999c:	68e3      	ldr	r3, [r4, #12]
 800999e:	6832      	ldr	r2, [r6, #0]
 80099a0:	1a9b      	subs	r3, r3, r2
 80099a2:	42ab      	cmp	r3, r5
 80099a4:	ddd2      	ble.n	800994c <_printf_common+0x3c>
 80099a6:	0022      	movs	r2, r4
 80099a8:	2301      	movs	r3, #1
 80099aa:	9901      	ldr	r1, [sp, #4]
 80099ac:	9800      	ldr	r0, [sp, #0]
 80099ae:	9f08      	ldr	r7, [sp, #32]
 80099b0:	3219      	adds	r2, #25
 80099b2:	47b8      	blx	r7
 80099b4:	3001      	adds	r0, #1
 80099b6:	d1f0      	bne.n	800999a <_printf_common+0x8a>
 80099b8:	2001      	movs	r0, #1
 80099ba:	4240      	negs	r0, r0
 80099bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099be:	2030      	movs	r0, #48	@ 0x30
 80099c0:	18e1      	adds	r1, r4, r3
 80099c2:	3143      	adds	r1, #67	@ 0x43
 80099c4:	7008      	strb	r0, [r1, #0]
 80099c6:	0021      	movs	r1, r4
 80099c8:	1c5a      	adds	r2, r3, #1
 80099ca:	3145      	adds	r1, #69	@ 0x45
 80099cc:	7809      	ldrb	r1, [r1, #0]
 80099ce:	18a2      	adds	r2, r4, r2
 80099d0:	3243      	adds	r2, #67	@ 0x43
 80099d2:	3302      	adds	r3, #2
 80099d4:	7011      	strb	r1, [r2, #0]
 80099d6:	e7c1      	b.n	800995c <_printf_common+0x4c>
 80099d8:	0022      	movs	r2, r4
 80099da:	2301      	movs	r3, #1
 80099dc:	9901      	ldr	r1, [sp, #4]
 80099de:	9800      	ldr	r0, [sp, #0]
 80099e0:	9f08      	ldr	r7, [sp, #32]
 80099e2:	321a      	adds	r2, #26
 80099e4:	47b8      	blx	r7
 80099e6:	3001      	adds	r0, #1
 80099e8:	d0e6      	beq.n	80099b8 <_printf_common+0xa8>
 80099ea:	3601      	adds	r6, #1
 80099ec:	e7d1      	b.n	8009992 <_printf_common+0x82>
	...

080099f0 <_printf_i>:
 80099f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099f2:	b08b      	sub	sp, #44	@ 0x2c
 80099f4:	9206      	str	r2, [sp, #24]
 80099f6:	000a      	movs	r2, r1
 80099f8:	3243      	adds	r2, #67	@ 0x43
 80099fa:	9307      	str	r3, [sp, #28]
 80099fc:	9005      	str	r0, [sp, #20]
 80099fe:	9203      	str	r2, [sp, #12]
 8009a00:	7e0a      	ldrb	r2, [r1, #24]
 8009a02:	000c      	movs	r4, r1
 8009a04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a06:	2a78      	cmp	r2, #120	@ 0x78
 8009a08:	d809      	bhi.n	8009a1e <_printf_i+0x2e>
 8009a0a:	2a62      	cmp	r2, #98	@ 0x62
 8009a0c:	d80b      	bhi.n	8009a26 <_printf_i+0x36>
 8009a0e:	2a00      	cmp	r2, #0
 8009a10:	d100      	bne.n	8009a14 <_printf_i+0x24>
 8009a12:	e0bc      	b.n	8009b8e <_printf_i+0x19e>
 8009a14:	497b      	ldr	r1, [pc, #492]	@ (8009c04 <_printf_i+0x214>)
 8009a16:	9104      	str	r1, [sp, #16]
 8009a18:	2a58      	cmp	r2, #88	@ 0x58
 8009a1a:	d100      	bne.n	8009a1e <_printf_i+0x2e>
 8009a1c:	e090      	b.n	8009b40 <_printf_i+0x150>
 8009a1e:	0025      	movs	r5, r4
 8009a20:	3542      	adds	r5, #66	@ 0x42
 8009a22:	702a      	strb	r2, [r5, #0]
 8009a24:	e022      	b.n	8009a6c <_printf_i+0x7c>
 8009a26:	0010      	movs	r0, r2
 8009a28:	3863      	subs	r0, #99	@ 0x63
 8009a2a:	2815      	cmp	r0, #21
 8009a2c:	d8f7      	bhi.n	8009a1e <_printf_i+0x2e>
 8009a2e:	f7f6 fb79 	bl	8000124 <__gnu_thumb1_case_shi>
 8009a32:	0016      	.short	0x0016
 8009a34:	fff6001f 	.word	0xfff6001f
 8009a38:	fff6fff6 	.word	0xfff6fff6
 8009a3c:	001ffff6 	.word	0x001ffff6
 8009a40:	fff6fff6 	.word	0xfff6fff6
 8009a44:	fff6fff6 	.word	0xfff6fff6
 8009a48:	003600a1 	.word	0x003600a1
 8009a4c:	fff60080 	.word	0xfff60080
 8009a50:	00b2fff6 	.word	0x00b2fff6
 8009a54:	0036fff6 	.word	0x0036fff6
 8009a58:	fff6fff6 	.word	0xfff6fff6
 8009a5c:	0084      	.short	0x0084
 8009a5e:	0025      	movs	r5, r4
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	3542      	adds	r5, #66	@ 0x42
 8009a64:	1d11      	adds	r1, r2, #4
 8009a66:	6019      	str	r1, [r3, #0]
 8009a68:	6813      	ldr	r3, [r2, #0]
 8009a6a:	702b      	strb	r3, [r5, #0]
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	e0a0      	b.n	8009bb2 <_printf_i+0x1c2>
 8009a70:	6818      	ldr	r0, [r3, #0]
 8009a72:	6809      	ldr	r1, [r1, #0]
 8009a74:	1d02      	adds	r2, r0, #4
 8009a76:	060d      	lsls	r5, r1, #24
 8009a78:	d50b      	bpl.n	8009a92 <_printf_i+0xa2>
 8009a7a:	6806      	ldr	r6, [r0, #0]
 8009a7c:	601a      	str	r2, [r3, #0]
 8009a7e:	2e00      	cmp	r6, #0
 8009a80:	da03      	bge.n	8009a8a <_printf_i+0x9a>
 8009a82:	232d      	movs	r3, #45	@ 0x2d
 8009a84:	9a03      	ldr	r2, [sp, #12]
 8009a86:	4276      	negs	r6, r6
 8009a88:	7013      	strb	r3, [r2, #0]
 8009a8a:	4b5e      	ldr	r3, [pc, #376]	@ (8009c04 <_printf_i+0x214>)
 8009a8c:	270a      	movs	r7, #10
 8009a8e:	9304      	str	r3, [sp, #16]
 8009a90:	e018      	b.n	8009ac4 <_printf_i+0xd4>
 8009a92:	6806      	ldr	r6, [r0, #0]
 8009a94:	601a      	str	r2, [r3, #0]
 8009a96:	0649      	lsls	r1, r1, #25
 8009a98:	d5f1      	bpl.n	8009a7e <_printf_i+0x8e>
 8009a9a:	b236      	sxth	r6, r6
 8009a9c:	e7ef      	b.n	8009a7e <_printf_i+0x8e>
 8009a9e:	6808      	ldr	r0, [r1, #0]
 8009aa0:	6819      	ldr	r1, [r3, #0]
 8009aa2:	c940      	ldmia	r1!, {r6}
 8009aa4:	0605      	lsls	r5, r0, #24
 8009aa6:	d402      	bmi.n	8009aae <_printf_i+0xbe>
 8009aa8:	0640      	lsls	r0, r0, #25
 8009aaa:	d500      	bpl.n	8009aae <_printf_i+0xbe>
 8009aac:	b2b6      	uxth	r6, r6
 8009aae:	6019      	str	r1, [r3, #0]
 8009ab0:	4b54      	ldr	r3, [pc, #336]	@ (8009c04 <_printf_i+0x214>)
 8009ab2:	270a      	movs	r7, #10
 8009ab4:	9304      	str	r3, [sp, #16]
 8009ab6:	2a6f      	cmp	r2, #111	@ 0x6f
 8009ab8:	d100      	bne.n	8009abc <_printf_i+0xcc>
 8009aba:	3f02      	subs	r7, #2
 8009abc:	0023      	movs	r3, r4
 8009abe:	2200      	movs	r2, #0
 8009ac0:	3343      	adds	r3, #67	@ 0x43
 8009ac2:	701a      	strb	r2, [r3, #0]
 8009ac4:	6863      	ldr	r3, [r4, #4]
 8009ac6:	60a3      	str	r3, [r4, #8]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	db03      	blt.n	8009ad4 <_printf_i+0xe4>
 8009acc:	2104      	movs	r1, #4
 8009ace:	6822      	ldr	r2, [r4, #0]
 8009ad0:	438a      	bics	r2, r1
 8009ad2:	6022      	str	r2, [r4, #0]
 8009ad4:	2e00      	cmp	r6, #0
 8009ad6:	d102      	bne.n	8009ade <_printf_i+0xee>
 8009ad8:	9d03      	ldr	r5, [sp, #12]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d00c      	beq.n	8009af8 <_printf_i+0x108>
 8009ade:	9d03      	ldr	r5, [sp, #12]
 8009ae0:	0030      	movs	r0, r6
 8009ae2:	0039      	movs	r1, r7
 8009ae4:	f7f6 fbae 	bl	8000244 <__aeabi_uidivmod>
 8009ae8:	9b04      	ldr	r3, [sp, #16]
 8009aea:	3d01      	subs	r5, #1
 8009aec:	5c5b      	ldrb	r3, [r3, r1]
 8009aee:	702b      	strb	r3, [r5, #0]
 8009af0:	0033      	movs	r3, r6
 8009af2:	0006      	movs	r6, r0
 8009af4:	429f      	cmp	r7, r3
 8009af6:	d9f3      	bls.n	8009ae0 <_printf_i+0xf0>
 8009af8:	2f08      	cmp	r7, #8
 8009afa:	d109      	bne.n	8009b10 <_printf_i+0x120>
 8009afc:	6823      	ldr	r3, [r4, #0]
 8009afe:	07db      	lsls	r3, r3, #31
 8009b00:	d506      	bpl.n	8009b10 <_printf_i+0x120>
 8009b02:	6862      	ldr	r2, [r4, #4]
 8009b04:	6923      	ldr	r3, [r4, #16]
 8009b06:	429a      	cmp	r2, r3
 8009b08:	dc02      	bgt.n	8009b10 <_printf_i+0x120>
 8009b0a:	2330      	movs	r3, #48	@ 0x30
 8009b0c:	3d01      	subs	r5, #1
 8009b0e:	702b      	strb	r3, [r5, #0]
 8009b10:	9b03      	ldr	r3, [sp, #12]
 8009b12:	1b5b      	subs	r3, r3, r5
 8009b14:	6123      	str	r3, [r4, #16]
 8009b16:	9b07      	ldr	r3, [sp, #28]
 8009b18:	0021      	movs	r1, r4
 8009b1a:	9300      	str	r3, [sp, #0]
 8009b1c:	9805      	ldr	r0, [sp, #20]
 8009b1e:	9b06      	ldr	r3, [sp, #24]
 8009b20:	aa09      	add	r2, sp, #36	@ 0x24
 8009b22:	f7ff fef5 	bl	8009910 <_printf_common>
 8009b26:	3001      	adds	r0, #1
 8009b28:	d148      	bne.n	8009bbc <_printf_i+0x1cc>
 8009b2a:	2001      	movs	r0, #1
 8009b2c:	4240      	negs	r0, r0
 8009b2e:	b00b      	add	sp, #44	@ 0x2c
 8009b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b32:	2220      	movs	r2, #32
 8009b34:	6809      	ldr	r1, [r1, #0]
 8009b36:	430a      	orrs	r2, r1
 8009b38:	6022      	str	r2, [r4, #0]
 8009b3a:	2278      	movs	r2, #120	@ 0x78
 8009b3c:	4932      	ldr	r1, [pc, #200]	@ (8009c08 <_printf_i+0x218>)
 8009b3e:	9104      	str	r1, [sp, #16]
 8009b40:	0021      	movs	r1, r4
 8009b42:	3145      	adds	r1, #69	@ 0x45
 8009b44:	700a      	strb	r2, [r1, #0]
 8009b46:	6819      	ldr	r1, [r3, #0]
 8009b48:	6822      	ldr	r2, [r4, #0]
 8009b4a:	c940      	ldmia	r1!, {r6}
 8009b4c:	0610      	lsls	r0, r2, #24
 8009b4e:	d402      	bmi.n	8009b56 <_printf_i+0x166>
 8009b50:	0650      	lsls	r0, r2, #25
 8009b52:	d500      	bpl.n	8009b56 <_printf_i+0x166>
 8009b54:	b2b6      	uxth	r6, r6
 8009b56:	6019      	str	r1, [r3, #0]
 8009b58:	07d3      	lsls	r3, r2, #31
 8009b5a:	d502      	bpl.n	8009b62 <_printf_i+0x172>
 8009b5c:	2320      	movs	r3, #32
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	6023      	str	r3, [r4, #0]
 8009b62:	2e00      	cmp	r6, #0
 8009b64:	d001      	beq.n	8009b6a <_printf_i+0x17a>
 8009b66:	2710      	movs	r7, #16
 8009b68:	e7a8      	b.n	8009abc <_printf_i+0xcc>
 8009b6a:	2220      	movs	r2, #32
 8009b6c:	6823      	ldr	r3, [r4, #0]
 8009b6e:	4393      	bics	r3, r2
 8009b70:	6023      	str	r3, [r4, #0]
 8009b72:	e7f8      	b.n	8009b66 <_printf_i+0x176>
 8009b74:	681a      	ldr	r2, [r3, #0]
 8009b76:	680d      	ldr	r5, [r1, #0]
 8009b78:	1d10      	adds	r0, r2, #4
 8009b7a:	6949      	ldr	r1, [r1, #20]
 8009b7c:	6018      	str	r0, [r3, #0]
 8009b7e:	6813      	ldr	r3, [r2, #0]
 8009b80:	062e      	lsls	r6, r5, #24
 8009b82:	d501      	bpl.n	8009b88 <_printf_i+0x198>
 8009b84:	6019      	str	r1, [r3, #0]
 8009b86:	e002      	b.n	8009b8e <_printf_i+0x19e>
 8009b88:	066d      	lsls	r5, r5, #25
 8009b8a:	d5fb      	bpl.n	8009b84 <_printf_i+0x194>
 8009b8c:	8019      	strh	r1, [r3, #0]
 8009b8e:	2300      	movs	r3, #0
 8009b90:	9d03      	ldr	r5, [sp, #12]
 8009b92:	6123      	str	r3, [r4, #16]
 8009b94:	e7bf      	b.n	8009b16 <_printf_i+0x126>
 8009b96:	681a      	ldr	r2, [r3, #0]
 8009b98:	1d11      	adds	r1, r2, #4
 8009b9a:	6019      	str	r1, [r3, #0]
 8009b9c:	6815      	ldr	r5, [r2, #0]
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	0028      	movs	r0, r5
 8009ba2:	6862      	ldr	r2, [r4, #4]
 8009ba4:	f000 faeb 	bl	800a17e <memchr>
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	d001      	beq.n	8009bb0 <_printf_i+0x1c0>
 8009bac:	1b40      	subs	r0, r0, r5
 8009bae:	6060      	str	r0, [r4, #4]
 8009bb0:	6863      	ldr	r3, [r4, #4]
 8009bb2:	6123      	str	r3, [r4, #16]
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	9a03      	ldr	r2, [sp, #12]
 8009bb8:	7013      	strb	r3, [r2, #0]
 8009bba:	e7ac      	b.n	8009b16 <_printf_i+0x126>
 8009bbc:	002a      	movs	r2, r5
 8009bbe:	6923      	ldr	r3, [r4, #16]
 8009bc0:	9906      	ldr	r1, [sp, #24]
 8009bc2:	9805      	ldr	r0, [sp, #20]
 8009bc4:	9d07      	ldr	r5, [sp, #28]
 8009bc6:	47a8      	blx	r5
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d0ae      	beq.n	8009b2a <_printf_i+0x13a>
 8009bcc:	6823      	ldr	r3, [r4, #0]
 8009bce:	079b      	lsls	r3, r3, #30
 8009bd0:	d415      	bmi.n	8009bfe <_printf_i+0x20e>
 8009bd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bd4:	68e0      	ldr	r0, [r4, #12]
 8009bd6:	4298      	cmp	r0, r3
 8009bd8:	daa9      	bge.n	8009b2e <_printf_i+0x13e>
 8009bda:	0018      	movs	r0, r3
 8009bdc:	e7a7      	b.n	8009b2e <_printf_i+0x13e>
 8009bde:	0022      	movs	r2, r4
 8009be0:	2301      	movs	r3, #1
 8009be2:	9906      	ldr	r1, [sp, #24]
 8009be4:	9805      	ldr	r0, [sp, #20]
 8009be6:	9e07      	ldr	r6, [sp, #28]
 8009be8:	3219      	adds	r2, #25
 8009bea:	47b0      	blx	r6
 8009bec:	3001      	adds	r0, #1
 8009bee:	d09c      	beq.n	8009b2a <_printf_i+0x13a>
 8009bf0:	3501      	adds	r5, #1
 8009bf2:	68e3      	ldr	r3, [r4, #12]
 8009bf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bf6:	1a9b      	subs	r3, r3, r2
 8009bf8:	42ab      	cmp	r3, r5
 8009bfa:	dcf0      	bgt.n	8009bde <_printf_i+0x1ee>
 8009bfc:	e7e9      	b.n	8009bd2 <_printf_i+0x1e2>
 8009bfe:	2500      	movs	r5, #0
 8009c00:	e7f7      	b.n	8009bf2 <_printf_i+0x202>
 8009c02:	46c0      	nop			@ (mov r8, r8)
 8009c04:	0800ce63 	.word	0x0800ce63
 8009c08:	0800ce74 	.word	0x0800ce74

08009c0c <std>:
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	b510      	push	{r4, lr}
 8009c10:	0004      	movs	r4, r0
 8009c12:	6003      	str	r3, [r0, #0]
 8009c14:	6043      	str	r3, [r0, #4]
 8009c16:	6083      	str	r3, [r0, #8]
 8009c18:	8181      	strh	r1, [r0, #12]
 8009c1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c1c:	81c2      	strh	r2, [r0, #14]
 8009c1e:	6103      	str	r3, [r0, #16]
 8009c20:	6143      	str	r3, [r0, #20]
 8009c22:	6183      	str	r3, [r0, #24]
 8009c24:	0019      	movs	r1, r3
 8009c26:	2208      	movs	r2, #8
 8009c28:	305c      	adds	r0, #92	@ 0x5c
 8009c2a:	f000 fa0f 	bl	800a04c <memset>
 8009c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8009c5c <std+0x50>)
 8009c30:	6224      	str	r4, [r4, #32]
 8009c32:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c34:	4b0a      	ldr	r3, [pc, #40]	@ (8009c60 <std+0x54>)
 8009c36:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c38:	4b0a      	ldr	r3, [pc, #40]	@ (8009c64 <std+0x58>)
 8009c3a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009c68 <std+0x5c>)
 8009c3e:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c40:	4b0a      	ldr	r3, [pc, #40]	@ (8009c6c <std+0x60>)
 8009c42:	429c      	cmp	r4, r3
 8009c44:	d005      	beq.n	8009c52 <std+0x46>
 8009c46:	4b0a      	ldr	r3, [pc, #40]	@ (8009c70 <std+0x64>)
 8009c48:	429c      	cmp	r4, r3
 8009c4a:	d002      	beq.n	8009c52 <std+0x46>
 8009c4c:	4b09      	ldr	r3, [pc, #36]	@ (8009c74 <std+0x68>)
 8009c4e:	429c      	cmp	r4, r3
 8009c50:	d103      	bne.n	8009c5a <std+0x4e>
 8009c52:	0020      	movs	r0, r4
 8009c54:	3058      	adds	r0, #88	@ 0x58
 8009c56:	f000 fa8f 	bl	800a178 <__retarget_lock_init_recursive>
 8009c5a:	bd10      	pop	{r4, pc}
 8009c5c:	08009e75 	.word	0x08009e75
 8009c60:	08009e9d 	.word	0x08009e9d
 8009c64:	08009ed5 	.word	0x08009ed5
 8009c68:	08009f01 	.word	0x08009f01
 8009c6c:	200005e0 	.word	0x200005e0
 8009c70:	20000648 	.word	0x20000648
 8009c74:	200006b0 	.word	0x200006b0

08009c78 <stdio_exit_handler>:
 8009c78:	b510      	push	{r4, lr}
 8009c7a:	4a03      	ldr	r2, [pc, #12]	@ (8009c88 <stdio_exit_handler+0x10>)
 8009c7c:	4903      	ldr	r1, [pc, #12]	@ (8009c8c <stdio_exit_handler+0x14>)
 8009c7e:	4804      	ldr	r0, [pc, #16]	@ (8009c90 <stdio_exit_handler+0x18>)
 8009c80:	f000 f86c 	bl	8009d5c <_fwalk_sglue>
 8009c84:	bd10      	pop	{r4, pc}
 8009c86:	46c0      	nop			@ (mov r8, r8)
 8009c88:	20000010 	.word	0x20000010
 8009c8c:	0800c4dd 	.word	0x0800c4dd
 8009c90:	2000018c 	.word	0x2000018c

08009c94 <cleanup_stdio>:
 8009c94:	6841      	ldr	r1, [r0, #4]
 8009c96:	4b0b      	ldr	r3, [pc, #44]	@ (8009cc4 <cleanup_stdio+0x30>)
 8009c98:	b510      	push	{r4, lr}
 8009c9a:	0004      	movs	r4, r0
 8009c9c:	4299      	cmp	r1, r3
 8009c9e:	d001      	beq.n	8009ca4 <cleanup_stdio+0x10>
 8009ca0:	f002 fc1c 	bl	800c4dc <_fflush_r>
 8009ca4:	68a1      	ldr	r1, [r4, #8]
 8009ca6:	4b08      	ldr	r3, [pc, #32]	@ (8009cc8 <cleanup_stdio+0x34>)
 8009ca8:	4299      	cmp	r1, r3
 8009caa:	d002      	beq.n	8009cb2 <cleanup_stdio+0x1e>
 8009cac:	0020      	movs	r0, r4
 8009cae:	f002 fc15 	bl	800c4dc <_fflush_r>
 8009cb2:	68e1      	ldr	r1, [r4, #12]
 8009cb4:	4b05      	ldr	r3, [pc, #20]	@ (8009ccc <cleanup_stdio+0x38>)
 8009cb6:	4299      	cmp	r1, r3
 8009cb8:	d002      	beq.n	8009cc0 <cleanup_stdio+0x2c>
 8009cba:	0020      	movs	r0, r4
 8009cbc:	f002 fc0e 	bl	800c4dc <_fflush_r>
 8009cc0:	bd10      	pop	{r4, pc}
 8009cc2:	46c0      	nop			@ (mov r8, r8)
 8009cc4:	200005e0 	.word	0x200005e0
 8009cc8:	20000648 	.word	0x20000648
 8009ccc:	200006b0 	.word	0x200006b0

08009cd0 <global_stdio_init.part.0>:
 8009cd0:	b510      	push	{r4, lr}
 8009cd2:	4b09      	ldr	r3, [pc, #36]	@ (8009cf8 <global_stdio_init.part.0+0x28>)
 8009cd4:	4a09      	ldr	r2, [pc, #36]	@ (8009cfc <global_stdio_init.part.0+0x2c>)
 8009cd6:	2104      	movs	r1, #4
 8009cd8:	601a      	str	r2, [r3, #0]
 8009cda:	4809      	ldr	r0, [pc, #36]	@ (8009d00 <global_stdio_init.part.0+0x30>)
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f7ff ff95 	bl	8009c0c <std>
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	2109      	movs	r1, #9
 8009ce6:	4807      	ldr	r0, [pc, #28]	@ (8009d04 <global_stdio_init.part.0+0x34>)
 8009ce8:	f7ff ff90 	bl	8009c0c <std>
 8009cec:	2202      	movs	r2, #2
 8009cee:	2112      	movs	r1, #18
 8009cf0:	4805      	ldr	r0, [pc, #20]	@ (8009d08 <global_stdio_init.part.0+0x38>)
 8009cf2:	f7ff ff8b 	bl	8009c0c <std>
 8009cf6:	bd10      	pop	{r4, pc}
 8009cf8:	20000718 	.word	0x20000718
 8009cfc:	08009c79 	.word	0x08009c79
 8009d00:	200005e0 	.word	0x200005e0
 8009d04:	20000648 	.word	0x20000648
 8009d08:	200006b0 	.word	0x200006b0

08009d0c <__sfp_lock_acquire>:
 8009d0c:	b510      	push	{r4, lr}
 8009d0e:	4802      	ldr	r0, [pc, #8]	@ (8009d18 <__sfp_lock_acquire+0xc>)
 8009d10:	f000 fa33 	bl	800a17a <__retarget_lock_acquire_recursive>
 8009d14:	bd10      	pop	{r4, pc}
 8009d16:	46c0      	nop			@ (mov r8, r8)
 8009d18:	20000721 	.word	0x20000721

08009d1c <__sfp_lock_release>:
 8009d1c:	b510      	push	{r4, lr}
 8009d1e:	4802      	ldr	r0, [pc, #8]	@ (8009d28 <__sfp_lock_release+0xc>)
 8009d20:	f000 fa2c 	bl	800a17c <__retarget_lock_release_recursive>
 8009d24:	bd10      	pop	{r4, pc}
 8009d26:	46c0      	nop			@ (mov r8, r8)
 8009d28:	20000721 	.word	0x20000721

08009d2c <__sinit>:
 8009d2c:	b510      	push	{r4, lr}
 8009d2e:	0004      	movs	r4, r0
 8009d30:	f7ff ffec 	bl	8009d0c <__sfp_lock_acquire>
 8009d34:	6a23      	ldr	r3, [r4, #32]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d002      	beq.n	8009d40 <__sinit+0x14>
 8009d3a:	f7ff ffef 	bl	8009d1c <__sfp_lock_release>
 8009d3e:	bd10      	pop	{r4, pc}
 8009d40:	4b04      	ldr	r3, [pc, #16]	@ (8009d54 <__sinit+0x28>)
 8009d42:	6223      	str	r3, [r4, #32]
 8009d44:	4b04      	ldr	r3, [pc, #16]	@ (8009d58 <__sinit+0x2c>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1f6      	bne.n	8009d3a <__sinit+0xe>
 8009d4c:	f7ff ffc0 	bl	8009cd0 <global_stdio_init.part.0>
 8009d50:	e7f3      	b.n	8009d3a <__sinit+0xe>
 8009d52:	46c0      	nop			@ (mov r8, r8)
 8009d54:	08009c95 	.word	0x08009c95
 8009d58:	20000718 	.word	0x20000718

08009d5c <_fwalk_sglue>:
 8009d5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d5e:	0014      	movs	r4, r2
 8009d60:	2600      	movs	r6, #0
 8009d62:	9000      	str	r0, [sp, #0]
 8009d64:	9101      	str	r1, [sp, #4]
 8009d66:	68a5      	ldr	r5, [r4, #8]
 8009d68:	6867      	ldr	r7, [r4, #4]
 8009d6a:	3f01      	subs	r7, #1
 8009d6c:	d504      	bpl.n	8009d78 <_fwalk_sglue+0x1c>
 8009d6e:	6824      	ldr	r4, [r4, #0]
 8009d70:	2c00      	cmp	r4, #0
 8009d72:	d1f8      	bne.n	8009d66 <_fwalk_sglue+0xa>
 8009d74:	0030      	movs	r0, r6
 8009d76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d78:	89ab      	ldrh	r3, [r5, #12]
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d908      	bls.n	8009d90 <_fwalk_sglue+0x34>
 8009d7e:	220e      	movs	r2, #14
 8009d80:	5eab      	ldrsh	r3, [r5, r2]
 8009d82:	3301      	adds	r3, #1
 8009d84:	d004      	beq.n	8009d90 <_fwalk_sglue+0x34>
 8009d86:	0029      	movs	r1, r5
 8009d88:	9800      	ldr	r0, [sp, #0]
 8009d8a:	9b01      	ldr	r3, [sp, #4]
 8009d8c:	4798      	blx	r3
 8009d8e:	4306      	orrs	r6, r0
 8009d90:	3568      	adds	r5, #104	@ 0x68
 8009d92:	e7ea      	b.n	8009d6a <_fwalk_sglue+0xe>

08009d94 <iprintf>:
 8009d94:	b40f      	push	{r0, r1, r2, r3}
 8009d96:	b507      	push	{r0, r1, r2, lr}
 8009d98:	4905      	ldr	r1, [pc, #20]	@ (8009db0 <iprintf+0x1c>)
 8009d9a:	ab04      	add	r3, sp, #16
 8009d9c:	6808      	ldr	r0, [r1, #0]
 8009d9e:	cb04      	ldmia	r3!, {r2}
 8009da0:	6881      	ldr	r1, [r0, #8]
 8009da2:	9301      	str	r3, [sp, #4]
 8009da4:	f002 f9f8 	bl	800c198 <_vfiprintf_r>
 8009da8:	b003      	add	sp, #12
 8009daa:	bc08      	pop	{r3}
 8009dac:	b004      	add	sp, #16
 8009dae:	4718      	bx	r3
 8009db0:	20000188 	.word	0x20000188

08009db4 <_puts_r>:
 8009db4:	6a03      	ldr	r3, [r0, #32]
 8009db6:	b570      	push	{r4, r5, r6, lr}
 8009db8:	0005      	movs	r5, r0
 8009dba:	000e      	movs	r6, r1
 8009dbc:	6884      	ldr	r4, [r0, #8]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d101      	bne.n	8009dc6 <_puts_r+0x12>
 8009dc2:	f7ff ffb3 	bl	8009d2c <__sinit>
 8009dc6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dc8:	07db      	lsls	r3, r3, #31
 8009dca:	d405      	bmi.n	8009dd8 <_puts_r+0x24>
 8009dcc:	89a3      	ldrh	r3, [r4, #12]
 8009dce:	059b      	lsls	r3, r3, #22
 8009dd0:	d402      	bmi.n	8009dd8 <_puts_r+0x24>
 8009dd2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dd4:	f000 f9d1 	bl	800a17a <__retarget_lock_acquire_recursive>
 8009dd8:	89a3      	ldrh	r3, [r4, #12]
 8009dda:	071b      	lsls	r3, r3, #28
 8009ddc:	d502      	bpl.n	8009de4 <_puts_r+0x30>
 8009dde:	6923      	ldr	r3, [r4, #16]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d11f      	bne.n	8009e24 <_puts_r+0x70>
 8009de4:	0021      	movs	r1, r4
 8009de6:	0028      	movs	r0, r5
 8009de8:	f000 f8d2 	bl	8009f90 <__swsetup_r>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	d019      	beq.n	8009e24 <_puts_r+0x70>
 8009df0:	2501      	movs	r5, #1
 8009df2:	426d      	negs	r5, r5
 8009df4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009df6:	07db      	lsls	r3, r3, #31
 8009df8:	d405      	bmi.n	8009e06 <_puts_r+0x52>
 8009dfa:	89a3      	ldrh	r3, [r4, #12]
 8009dfc:	059b      	lsls	r3, r3, #22
 8009dfe:	d402      	bmi.n	8009e06 <_puts_r+0x52>
 8009e00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e02:	f000 f9bb 	bl	800a17c <__retarget_lock_release_recursive>
 8009e06:	0028      	movs	r0, r5
 8009e08:	bd70      	pop	{r4, r5, r6, pc}
 8009e0a:	3601      	adds	r6, #1
 8009e0c:	60a3      	str	r3, [r4, #8]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	da04      	bge.n	8009e1c <_puts_r+0x68>
 8009e12:	69a2      	ldr	r2, [r4, #24]
 8009e14:	429a      	cmp	r2, r3
 8009e16:	dc16      	bgt.n	8009e46 <_puts_r+0x92>
 8009e18:	290a      	cmp	r1, #10
 8009e1a:	d014      	beq.n	8009e46 <_puts_r+0x92>
 8009e1c:	6823      	ldr	r3, [r4, #0]
 8009e1e:	1c5a      	adds	r2, r3, #1
 8009e20:	6022      	str	r2, [r4, #0]
 8009e22:	7019      	strb	r1, [r3, #0]
 8009e24:	68a3      	ldr	r3, [r4, #8]
 8009e26:	7831      	ldrb	r1, [r6, #0]
 8009e28:	3b01      	subs	r3, #1
 8009e2a:	2900      	cmp	r1, #0
 8009e2c:	d1ed      	bne.n	8009e0a <_puts_r+0x56>
 8009e2e:	60a3      	str	r3, [r4, #8]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	da0f      	bge.n	8009e54 <_puts_r+0xa0>
 8009e34:	0022      	movs	r2, r4
 8009e36:	0028      	movs	r0, r5
 8009e38:	310a      	adds	r1, #10
 8009e3a:	f000 f867 	bl	8009f0c <__swbuf_r>
 8009e3e:	3001      	adds	r0, #1
 8009e40:	d0d6      	beq.n	8009df0 <_puts_r+0x3c>
 8009e42:	250a      	movs	r5, #10
 8009e44:	e7d6      	b.n	8009df4 <_puts_r+0x40>
 8009e46:	0022      	movs	r2, r4
 8009e48:	0028      	movs	r0, r5
 8009e4a:	f000 f85f 	bl	8009f0c <__swbuf_r>
 8009e4e:	3001      	adds	r0, #1
 8009e50:	d1e8      	bne.n	8009e24 <_puts_r+0x70>
 8009e52:	e7cd      	b.n	8009df0 <_puts_r+0x3c>
 8009e54:	6823      	ldr	r3, [r4, #0]
 8009e56:	1c5a      	adds	r2, r3, #1
 8009e58:	6022      	str	r2, [r4, #0]
 8009e5a:	220a      	movs	r2, #10
 8009e5c:	701a      	strb	r2, [r3, #0]
 8009e5e:	e7f0      	b.n	8009e42 <_puts_r+0x8e>

08009e60 <puts>:
 8009e60:	b510      	push	{r4, lr}
 8009e62:	4b03      	ldr	r3, [pc, #12]	@ (8009e70 <puts+0x10>)
 8009e64:	0001      	movs	r1, r0
 8009e66:	6818      	ldr	r0, [r3, #0]
 8009e68:	f7ff ffa4 	bl	8009db4 <_puts_r>
 8009e6c:	bd10      	pop	{r4, pc}
 8009e6e:	46c0      	nop			@ (mov r8, r8)
 8009e70:	20000188 	.word	0x20000188

08009e74 <__sread>:
 8009e74:	b570      	push	{r4, r5, r6, lr}
 8009e76:	000c      	movs	r4, r1
 8009e78:	250e      	movs	r5, #14
 8009e7a:	5f49      	ldrsh	r1, [r1, r5]
 8009e7c:	f000 f92a 	bl	800a0d4 <_read_r>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	db03      	blt.n	8009e8c <__sread+0x18>
 8009e84:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009e86:	181b      	adds	r3, r3, r0
 8009e88:	6563      	str	r3, [r4, #84]	@ 0x54
 8009e8a:	bd70      	pop	{r4, r5, r6, pc}
 8009e8c:	89a3      	ldrh	r3, [r4, #12]
 8009e8e:	4a02      	ldr	r2, [pc, #8]	@ (8009e98 <__sread+0x24>)
 8009e90:	4013      	ands	r3, r2
 8009e92:	81a3      	strh	r3, [r4, #12]
 8009e94:	e7f9      	b.n	8009e8a <__sread+0x16>
 8009e96:	46c0      	nop			@ (mov r8, r8)
 8009e98:	ffffefff 	.word	0xffffefff

08009e9c <__swrite>:
 8009e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e9e:	001f      	movs	r7, r3
 8009ea0:	898b      	ldrh	r3, [r1, #12]
 8009ea2:	0005      	movs	r5, r0
 8009ea4:	000c      	movs	r4, r1
 8009ea6:	0016      	movs	r6, r2
 8009ea8:	05db      	lsls	r3, r3, #23
 8009eaa:	d505      	bpl.n	8009eb8 <__swrite+0x1c>
 8009eac:	230e      	movs	r3, #14
 8009eae:	5ec9      	ldrsh	r1, [r1, r3]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	2302      	movs	r3, #2
 8009eb4:	f000 f8fa 	bl	800a0ac <_lseek_r>
 8009eb8:	89a3      	ldrh	r3, [r4, #12]
 8009eba:	4a05      	ldr	r2, [pc, #20]	@ (8009ed0 <__swrite+0x34>)
 8009ebc:	0028      	movs	r0, r5
 8009ebe:	4013      	ands	r3, r2
 8009ec0:	81a3      	strh	r3, [r4, #12]
 8009ec2:	0032      	movs	r2, r6
 8009ec4:	230e      	movs	r3, #14
 8009ec6:	5ee1      	ldrsh	r1, [r4, r3]
 8009ec8:	003b      	movs	r3, r7
 8009eca:	f000 f917 	bl	800a0fc <_write_r>
 8009ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ed0:	ffffefff 	.word	0xffffefff

08009ed4 <__sseek>:
 8009ed4:	b570      	push	{r4, r5, r6, lr}
 8009ed6:	000c      	movs	r4, r1
 8009ed8:	250e      	movs	r5, #14
 8009eda:	5f49      	ldrsh	r1, [r1, r5]
 8009edc:	f000 f8e6 	bl	800a0ac <_lseek_r>
 8009ee0:	89a3      	ldrh	r3, [r4, #12]
 8009ee2:	1c42      	adds	r2, r0, #1
 8009ee4:	d103      	bne.n	8009eee <__sseek+0x1a>
 8009ee6:	4a05      	ldr	r2, [pc, #20]	@ (8009efc <__sseek+0x28>)
 8009ee8:	4013      	ands	r3, r2
 8009eea:	81a3      	strh	r3, [r4, #12]
 8009eec:	bd70      	pop	{r4, r5, r6, pc}
 8009eee:	2280      	movs	r2, #128	@ 0x80
 8009ef0:	0152      	lsls	r2, r2, #5
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	81a3      	strh	r3, [r4, #12]
 8009ef6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ef8:	e7f8      	b.n	8009eec <__sseek+0x18>
 8009efa:	46c0      	nop			@ (mov r8, r8)
 8009efc:	ffffefff 	.word	0xffffefff

08009f00 <__sclose>:
 8009f00:	b510      	push	{r4, lr}
 8009f02:	230e      	movs	r3, #14
 8009f04:	5ec9      	ldrsh	r1, [r1, r3]
 8009f06:	f000 f8bf 	bl	800a088 <_close_r>
 8009f0a:	bd10      	pop	{r4, pc}

08009f0c <__swbuf_r>:
 8009f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0e:	0006      	movs	r6, r0
 8009f10:	000d      	movs	r5, r1
 8009f12:	0014      	movs	r4, r2
 8009f14:	2800      	cmp	r0, #0
 8009f16:	d004      	beq.n	8009f22 <__swbuf_r+0x16>
 8009f18:	6a03      	ldr	r3, [r0, #32]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d101      	bne.n	8009f22 <__swbuf_r+0x16>
 8009f1e:	f7ff ff05 	bl	8009d2c <__sinit>
 8009f22:	69a3      	ldr	r3, [r4, #24]
 8009f24:	60a3      	str	r3, [r4, #8]
 8009f26:	89a3      	ldrh	r3, [r4, #12]
 8009f28:	071b      	lsls	r3, r3, #28
 8009f2a:	d502      	bpl.n	8009f32 <__swbuf_r+0x26>
 8009f2c:	6923      	ldr	r3, [r4, #16]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d109      	bne.n	8009f46 <__swbuf_r+0x3a>
 8009f32:	0021      	movs	r1, r4
 8009f34:	0030      	movs	r0, r6
 8009f36:	f000 f82b 	bl	8009f90 <__swsetup_r>
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	d003      	beq.n	8009f46 <__swbuf_r+0x3a>
 8009f3e:	2501      	movs	r5, #1
 8009f40:	426d      	negs	r5, r5
 8009f42:	0028      	movs	r0, r5
 8009f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f46:	6923      	ldr	r3, [r4, #16]
 8009f48:	6820      	ldr	r0, [r4, #0]
 8009f4a:	b2ef      	uxtb	r7, r5
 8009f4c:	1ac0      	subs	r0, r0, r3
 8009f4e:	6963      	ldr	r3, [r4, #20]
 8009f50:	b2ed      	uxtb	r5, r5
 8009f52:	4283      	cmp	r3, r0
 8009f54:	dc05      	bgt.n	8009f62 <__swbuf_r+0x56>
 8009f56:	0021      	movs	r1, r4
 8009f58:	0030      	movs	r0, r6
 8009f5a:	f002 fabf 	bl	800c4dc <_fflush_r>
 8009f5e:	2800      	cmp	r0, #0
 8009f60:	d1ed      	bne.n	8009f3e <__swbuf_r+0x32>
 8009f62:	68a3      	ldr	r3, [r4, #8]
 8009f64:	3001      	adds	r0, #1
 8009f66:	3b01      	subs	r3, #1
 8009f68:	60a3      	str	r3, [r4, #8]
 8009f6a:	6823      	ldr	r3, [r4, #0]
 8009f6c:	1c5a      	adds	r2, r3, #1
 8009f6e:	6022      	str	r2, [r4, #0]
 8009f70:	701f      	strb	r7, [r3, #0]
 8009f72:	6963      	ldr	r3, [r4, #20]
 8009f74:	4283      	cmp	r3, r0
 8009f76:	d004      	beq.n	8009f82 <__swbuf_r+0x76>
 8009f78:	89a3      	ldrh	r3, [r4, #12]
 8009f7a:	07db      	lsls	r3, r3, #31
 8009f7c:	d5e1      	bpl.n	8009f42 <__swbuf_r+0x36>
 8009f7e:	2d0a      	cmp	r5, #10
 8009f80:	d1df      	bne.n	8009f42 <__swbuf_r+0x36>
 8009f82:	0021      	movs	r1, r4
 8009f84:	0030      	movs	r0, r6
 8009f86:	f002 faa9 	bl	800c4dc <_fflush_r>
 8009f8a:	2800      	cmp	r0, #0
 8009f8c:	d0d9      	beq.n	8009f42 <__swbuf_r+0x36>
 8009f8e:	e7d6      	b.n	8009f3e <__swbuf_r+0x32>

08009f90 <__swsetup_r>:
 8009f90:	4b2d      	ldr	r3, [pc, #180]	@ (800a048 <__swsetup_r+0xb8>)
 8009f92:	b570      	push	{r4, r5, r6, lr}
 8009f94:	0005      	movs	r5, r0
 8009f96:	6818      	ldr	r0, [r3, #0]
 8009f98:	000c      	movs	r4, r1
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	d004      	beq.n	8009fa8 <__swsetup_r+0x18>
 8009f9e:	6a03      	ldr	r3, [r0, #32]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d101      	bne.n	8009fa8 <__swsetup_r+0x18>
 8009fa4:	f7ff fec2 	bl	8009d2c <__sinit>
 8009fa8:	230c      	movs	r3, #12
 8009faa:	5ee2      	ldrsh	r2, [r4, r3]
 8009fac:	0713      	lsls	r3, r2, #28
 8009fae:	d423      	bmi.n	8009ff8 <__swsetup_r+0x68>
 8009fb0:	06d3      	lsls	r3, r2, #27
 8009fb2:	d407      	bmi.n	8009fc4 <__swsetup_r+0x34>
 8009fb4:	2309      	movs	r3, #9
 8009fb6:	602b      	str	r3, [r5, #0]
 8009fb8:	2340      	movs	r3, #64	@ 0x40
 8009fba:	2001      	movs	r0, #1
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	81a3      	strh	r3, [r4, #12]
 8009fc0:	4240      	negs	r0, r0
 8009fc2:	e03a      	b.n	800a03a <__swsetup_r+0xaa>
 8009fc4:	0752      	lsls	r2, r2, #29
 8009fc6:	d513      	bpl.n	8009ff0 <__swsetup_r+0x60>
 8009fc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fca:	2900      	cmp	r1, #0
 8009fcc:	d008      	beq.n	8009fe0 <__swsetup_r+0x50>
 8009fce:	0023      	movs	r3, r4
 8009fd0:	3344      	adds	r3, #68	@ 0x44
 8009fd2:	4299      	cmp	r1, r3
 8009fd4:	d002      	beq.n	8009fdc <__swsetup_r+0x4c>
 8009fd6:	0028      	movs	r0, r5
 8009fd8:	f000 ff6e 	bl	800aeb8 <_free_r>
 8009fdc:	2300      	movs	r3, #0
 8009fde:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fe0:	2224      	movs	r2, #36	@ 0x24
 8009fe2:	89a3      	ldrh	r3, [r4, #12]
 8009fe4:	4393      	bics	r3, r2
 8009fe6:	81a3      	strh	r3, [r4, #12]
 8009fe8:	2300      	movs	r3, #0
 8009fea:	6063      	str	r3, [r4, #4]
 8009fec:	6923      	ldr	r3, [r4, #16]
 8009fee:	6023      	str	r3, [r4, #0]
 8009ff0:	2308      	movs	r3, #8
 8009ff2:	89a2      	ldrh	r2, [r4, #12]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	81a3      	strh	r3, [r4, #12]
 8009ff8:	6923      	ldr	r3, [r4, #16]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d10b      	bne.n	800a016 <__swsetup_r+0x86>
 8009ffe:	21a0      	movs	r1, #160	@ 0xa0
 800a000:	2280      	movs	r2, #128	@ 0x80
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	0089      	lsls	r1, r1, #2
 800a006:	0092      	lsls	r2, r2, #2
 800a008:	400b      	ands	r3, r1
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d003      	beq.n	800a016 <__swsetup_r+0x86>
 800a00e:	0021      	movs	r1, r4
 800a010:	0028      	movs	r0, r5
 800a012:	f002 fab9 	bl	800c588 <__smakebuf_r>
 800a016:	230c      	movs	r3, #12
 800a018:	5ee2      	ldrsh	r2, [r4, r3]
 800a01a:	2101      	movs	r1, #1
 800a01c:	0013      	movs	r3, r2
 800a01e:	400b      	ands	r3, r1
 800a020:	420a      	tst	r2, r1
 800a022:	d00b      	beq.n	800a03c <__swsetup_r+0xac>
 800a024:	2300      	movs	r3, #0
 800a026:	60a3      	str	r3, [r4, #8]
 800a028:	6963      	ldr	r3, [r4, #20]
 800a02a:	425b      	negs	r3, r3
 800a02c:	61a3      	str	r3, [r4, #24]
 800a02e:	2000      	movs	r0, #0
 800a030:	6923      	ldr	r3, [r4, #16]
 800a032:	4283      	cmp	r3, r0
 800a034:	d101      	bne.n	800a03a <__swsetup_r+0xaa>
 800a036:	0613      	lsls	r3, r2, #24
 800a038:	d4be      	bmi.n	8009fb8 <__swsetup_r+0x28>
 800a03a:	bd70      	pop	{r4, r5, r6, pc}
 800a03c:	0791      	lsls	r1, r2, #30
 800a03e:	d400      	bmi.n	800a042 <__swsetup_r+0xb2>
 800a040:	6963      	ldr	r3, [r4, #20]
 800a042:	60a3      	str	r3, [r4, #8]
 800a044:	e7f3      	b.n	800a02e <__swsetup_r+0x9e>
 800a046:	46c0      	nop			@ (mov r8, r8)
 800a048:	20000188 	.word	0x20000188

0800a04c <memset>:
 800a04c:	0003      	movs	r3, r0
 800a04e:	1882      	adds	r2, r0, r2
 800a050:	4293      	cmp	r3, r2
 800a052:	d100      	bne.n	800a056 <memset+0xa>
 800a054:	4770      	bx	lr
 800a056:	7019      	strb	r1, [r3, #0]
 800a058:	3301      	adds	r3, #1
 800a05a:	e7f9      	b.n	800a050 <memset+0x4>

0800a05c <strncmp>:
 800a05c:	b530      	push	{r4, r5, lr}
 800a05e:	0005      	movs	r5, r0
 800a060:	1e10      	subs	r0, r2, #0
 800a062:	d00b      	beq.n	800a07c <strncmp+0x20>
 800a064:	2400      	movs	r4, #0
 800a066:	3a01      	subs	r2, #1
 800a068:	5d2b      	ldrb	r3, [r5, r4]
 800a06a:	5d08      	ldrb	r0, [r1, r4]
 800a06c:	4283      	cmp	r3, r0
 800a06e:	d104      	bne.n	800a07a <strncmp+0x1e>
 800a070:	42a2      	cmp	r2, r4
 800a072:	d002      	beq.n	800a07a <strncmp+0x1e>
 800a074:	3401      	adds	r4, #1
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1f6      	bne.n	800a068 <strncmp+0xc>
 800a07a:	1a18      	subs	r0, r3, r0
 800a07c:	bd30      	pop	{r4, r5, pc}
	...

0800a080 <_localeconv_r>:
 800a080:	4800      	ldr	r0, [pc, #0]	@ (800a084 <_localeconv_r+0x4>)
 800a082:	4770      	bx	lr
 800a084:	2000010c 	.word	0x2000010c

0800a088 <_close_r>:
 800a088:	2300      	movs	r3, #0
 800a08a:	b570      	push	{r4, r5, r6, lr}
 800a08c:	4d06      	ldr	r5, [pc, #24]	@ (800a0a8 <_close_r+0x20>)
 800a08e:	0004      	movs	r4, r0
 800a090:	0008      	movs	r0, r1
 800a092:	602b      	str	r3, [r5, #0]
 800a094:	f7fa f908 	bl	80042a8 <_close>
 800a098:	1c43      	adds	r3, r0, #1
 800a09a:	d103      	bne.n	800a0a4 <_close_r+0x1c>
 800a09c:	682b      	ldr	r3, [r5, #0]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d000      	beq.n	800a0a4 <_close_r+0x1c>
 800a0a2:	6023      	str	r3, [r4, #0]
 800a0a4:	bd70      	pop	{r4, r5, r6, pc}
 800a0a6:	46c0      	nop			@ (mov r8, r8)
 800a0a8:	2000071c 	.word	0x2000071c

0800a0ac <_lseek_r>:
 800a0ac:	b570      	push	{r4, r5, r6, lr}
 800a0ae:	0004      	movs	r4, r0
 800a0b0:	0008      	movs	r0, r1
 800a0b2:	0011      	movs	r1, r2
 800a0b4:	001a      	movs	r2, r3
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	4d05      	ldr	r5, [pc, #20]	@ (800a0d0 <_lseek_r+0x24>)
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	f7fa f900 	bl	80042c0 <_lseek>
 800a0c0:	1c43      	adds	r3, r0, #1
 800a0c2:	d103      	bne.n	800a0cc <_lseek_r+0x20>
 800a0c4:	682b      	ldr	r3, [r5, #0]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d000      	beq.n	800a0cc <_lseek_r+0x20>
 800a0ca:	6023      	str	r3, [r4, #0]
 800a0cc:	bd70      	pop	{r4, r5, r6, pc}
 800a0ce:	46c0      	nop			@ (mov r8, r8)
 800a0d0:	2000071c 	.word	0x2000071c

0800a0d4 <_read_r>:
 800a0d4:	b570      	push	{r4, r5, r6, lr}
 800a0d6:	0004      	movs	r4, r0
 800a0d8:	0008      	movs	r0, r1
 800a0da:	0011      	movs	r1, r2
 800a0dc:	001a      	movs	r2, r3
 800a0de:	2300      	movs	r3, #0
 800a0e0:	4d05      	ldr	r5, [pc, #20]	@ (800a0f8 <_read_r+0x24>)
 800a0e2:	602b      	str	r3, [r5, #0]
 800a0e4:	f7fa f8d2 	bl	800428c <_read>
 800a0e8:	1c43      	adds	r3, r0, #1
 800a0ea:	d103      	bne.n	800a0f4 <_read_r+0x20>
 800a0ec:	682b      	ldr	r3, [r5, #0]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d000      	beq.n	800a0f4 <_read_r+0x20>
 800a0f2:	6023      	str	r3, [r4, #0]
 800a0f4:	bd70      	pop	{r4, r5, r6, pc}
 800a0f6:	46c0      	nop			@ (mov r8, r8)
 800a0f8:	2000071c 	.word	0x2000071c

0800a0fc <_write_r>:
 800a0fc:	b570      	push	{r4, r5, r6, lr}
 800a0fe:	0004      	movs	r4, r0
 800a100:	0008      	movs	r0, r1
 800a102:	0011      	movs	r1, r2
 800a104:	001a      	movs	r2, r3
 800a106:	2300      	movs	r3, #0
 800a108:	4d05      	ldr	r5, [pc, #20]	@ (800a120 <_write_r+0x24>)
 800a10a:	602b      	str	r3, [r5, #0]
 800a10c:	f7f9 fa92 	bl	8003634 <_write>
 800a110:	1c43      	adds	r3, r0, #1
 800a112:	d103      	bne.n	800a11c <_write_r+0x20>
 800a114:	682b      	ldr	r3, [r5, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d000      	beq.n	800a11c <_write_r+0x20>
 800a11a:	6023      	str	r3, [r4, #0]
 800a11c:	bd70      	pop	{r4, r5, r6, pc}
 800a11e:	46c0      	nop			@ (mov r8, r8)
 800a120:	2000071c 	.word	0x2000071c

0800a124 <__errno>:
 800a124:	4b01      	ldr	r3, [pc, #4]	@ (800a12c <__errno+0x8>)
 800a126:	6818      	ldr	r0, [r3, #0]
 800a128:	4770      	bx	lr
 800a12a:	46c0      	nop			@ (mov r8, r8)
 800a12c:	20000188 	.word	0x20000188

0800a130 <__libc_init_array>:
 800a130:	b570      	push	{r4, r5, r6, lr}
 800a132:	2600      	movs	r6, #0
 800a134:	4c0c      	ldr	r4, [pc, #48]	@ (800a168 <__libc_init_array+0x38>)
 800a136:	4d0d      	ldr	r5, [pc, #52]	@ (800a16c <__libc_init_array+0x3c>)
 800a138:	1b64      	subs	r4, r4, r5
 800a13a:	10a4      	asrs	r4, r4, #2
 800a13c:	42a6      	cmp	r6, r4
 800a13e:	d109      	bne.n	800a154 <__libc_init_array+0x24>
 800a140:	2600      	movs	r6, #0
 800a142:	f002 fb45 	bl	800c7d0 <_init>
 800a146:	4c0a      	ldr	r4, [pc, #40]	@ (800a170 <__libc_init_array+0x40>)
 800a148:	4d0a      	ldr	r5, [pc, #40]	@ (800a174 <__libc_init_array+0x44>)
 800a14a:	1b64      	subs	r4, r4, r5
 800a14c:	10a4      	asrs	r4, r4, #2
 800a14e:	42a6      	cmp	r6, r4
 800a150:	d105      	bne.n	800a15e <__libc_init_array+0x2e>
 800a152:	bd70      	pop	{r4, r5, r6, pc}
 800a154:	00b3      	lsls	r3, r6, #2
 800a156:	58eb      	ldr	r3, [r5, r3]
 800a158:	4798      	blx	r3
 800a15a:	3601      	adds	r6, #1
 800a15c:	e7ee      	b.n	800a13c <__libc_init_array+0xc>
 800a15e:	00b3      	lsls	r3, r6, #2
 800a160:	58eb      	ldr	r3, [r5, r3]
 800a162:	4798      	blx	r3
 800a164:	3601      	adds	r6, #1
 800a166:	e7f2      	b.n	800a14e <__libc_init_array+0x1e>
 800a168:	0800d128 	.word	0x0800d128
 800a16c:	0800d128 	.word	0x0800d128
 800a170:	0800d12c 	.word	0x0800d12c
 800a174:	0800d128 	.word	0x0800d128

0800a178 <__retarget_lock_init_recursive>:
 800a178:	4770      	bx	lr

0800a17a <__retarget_lock_acquire_recursive>:
 800a17a:	4770      	bx	lr

0800a17c <__retarget_lock_release_recursive>:
 800a17c:	4770      	bx	lr

0800a17e <memchr>:
 800a17e:	b2c9      	uxtb	r1, r1
 800a180:	1882      	adds	r2, r0, r2
 800a182:	4290      	cmp	r0, r2
 800a184:	d101      	bne.n	800a18a <memchr+0xc>
 800a186:	2000      	movs	r0, #0
 800a188:	4770      	bx	lr
 800a18a:	7803      	ldrb	r3, [r0, #0]
 800a18c:	428b      	cmp	r3, r1
 800a18e:	d0fb      	beq.n	800a188 <memchr+0xa>
 800a190:	3001      	adds	r0, #1
 800a192:	e7f6      	b.n	800a182 <memchr+0x4>

0800a194 <memcpy>:
 800a194:	2300      	movs	r3, #0
 800a196:	b510      	push	{r4, lr}
 800a198:	429a      	cmp	r2, r3
 800a19a:	d100      	bne.n	800a19e <memcpy+0xa>
 800a19c:	bd10      	pop	{r4, pc}
 800a19e:	5ccc      	ldrb	r4, [r1, r3]
 800a1a0:	54c4      	strb	r4, [r0, r3]
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	e7f8      	b.n	800a198 <memcpy+0x4>
	...

0800a1a8 <nan>:
 800a1a8:	2000      	movs	r0, #0
 800a1aa:	4901      	ldr	r1, [pc, #4]	@ (800a1b0 <nan+0x8>)
 800a1ac:	4770      	bx	lr
 800a1ae:	46c0      	nop			@ (mov r8, r8)
 800a1b0:	7ff80000 	.word	0x7ff80000

0800a1b4 <quorem>:
 800a1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1b6:	6902      	ldr	r2, [r0, #16]
 800a1b8:	690f      	ldr	r7, [r1, #16]
 800a1ba:	b087      	sub	sp, #28
 800a1bc:	0006      	movs	r6, r0
 800a1be:	000b      	movs	r3, r1
 800a1c0:	2000      	movs	r0, #0
 800a1c2:	9102      	str	r1, [sp, #8]
 800a1c4:	42ba      	cmp	r2, r7
 800a1c6:	db6d      	blt.n	800a2a4 <quorem+0xf0>
 800a1c8:	3f01      	subs	r7, #1
 800a1ca:	00bc      	lsls	r4, r7, #2
 800a1cc:	3314      	adds	r3, #20
 800a1ce:	9305      	str	r3, [sp, #20]
 800a1d0:	191b      	adds	r3, r3, r4
 800a1d2:	9303      	str	r3, [sp, #12]
 800a1d4:	0033      	movs	r3, r6
 800a1d6:	3314      	adds	r3, #20
 800a1d8:	191c      	adds	r4, r3, r4
 800a1da:	9301      	str	r3, [sp, #4]
 800a1dc:	6823      	ldr	r3, [r4, #0]
 800a1de:	9304      	str	r3, [sp, #16]
 800a1e0:	9b03      	ldr	r3, [sp, #12]
 800a1e2:	9804      	ldr	r0, [sp, #16]
 800a1e4:	681d      	ldr	r5, [r3, #0]
 800a1e6:	3501      	adds	r5, #1
 800a1e8:	0029      	movs	r1, r5
 800a1ea:	f7f5 ffa5 	bl	8000138 <__udivsi3>
 800a1ee:	9b04      	ldr	r3, [sp, #16]
 800a1f0:	9000      	str	r0, [sp, #0]
 800a1f2:	42ab      	cmp	r3, r5
 800a1f4:	d32b      	bcc.n	800a24e <quorem+0x9a>
 800a1f6:	9b05      	ldr	r3, [sp, #20]
 800a1f8:	9d01      	ldr	r5, [sp, #4]
 800a1fa:	469c      	mov	ip, r3
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	9305      	str	r3, [sp, #20]
 800a200:	9304      	str	r3, [sp, #16]
 800a202:	4662      	mov	r2, ip
 800a204:	ca08      	ldmia	r2!, {r3}
 800a206:	6828      	ldr	r0, [r5, #0]
 800a208:	4694      	mov	ip, r2
 800a20a:	9a00      	ldr	r2, [sp, #0]
 800a20c:	b299      	uxth	r1, r3
 800a20e:	4351      	muls	r1, r2
 800a210:	9a05      	ldr	r2, [sp, #20]
 800a212:	0c1b      	lsrs	r3, r3, #16
 800a214:	1889      	adds	r1, r1, r2
 800a216:	9a00      	ldr	r2, [sp, #0]
 800a218:	4353      	muls	r3, r2
 800a21a:	0c0a      	lsrs	r2, r1, #16
 800a21c:	189b      	adds	r3, r3, r2
 800a21e:	0c1a      	lsrs	r2, r3, #16
 800a220:	b289      	uxth	r1, r1
 800a222:	9205      	str	r2, [sp, #20]
 800a224:	b282      	uxth	r2, r0
 800a226:	1a52      	subs	r2, r2, r1
 800a228:	9904      	ldr	r1, [sp, #16]
 800a22a:	0c00      	lsrs	r0, r0, #16
 800a22c:	1852      	adds	r2, r2, r1
 800a22e:	b29b      	uxth	r3, r3
 800a230:	1411      	asrs	r1, r2, #16
 800a232:	1ac3      	subs	r3, r0, r3
 800a234:	185b      	adds	r3, r3, r1
 800a236:	1419      	asrs	r1, r3, #16
 800a238:	b292      	uxth	r2, r2
 800a23a:	041b      	lsls	r3, r3, #16
 800a23c:	431a      	orrs	r2, r3
 800a23e:	9b03      	ldr	r3, [sp, #12]
 800a240:	9104      	str	r1, [sp, #16]
 800a242:	c504      	stmia	r5!, {r2}
 800a244:	4563      	cmp	r3, ip
 800a246:	d2dc      	bcs.n	800a202 <quorem+0x4e>
 800a248:	6823      	ldr	r3, [r4, #0]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d030      	beq.n	800a2b0 <quorem+0xfc>
 800a24e:	0030      	movs	r0, r6
 800a250:	9902      	ldr	r1, [sp, #8]
 800a252:	f001 fd7d 	bl	800bd50 <__mcmp>
 800a256:	2800      	cmp	r0, #0
 800a258:	db23      	blt.n	800a2a2 <quorem+0xee>
 800a25a:	0034      	movs	r4, r6
 800a25c:	2500      	movs	r5, #0
 800a25e:	9902      	ldr	r1, [sp, #8]
 800a260:	3414      	adds	r4, #20
 800a262:	3114      	adds	r1, #20
 800a264:	6823      	ldr	r3, [r4, #0]
 800a266:	c901      	ldmia	r1!, {r0}
 800a268:	9302      	str	r3, [sp, #8]
 800a26a:	466b      	mov	r3, sp
 800a26c:	891b      	ldrh	r3, [r3, #8]
 800a26e:	b282      	uxth	r2, r0
 800a270:	1a9a      	subs	r2, r3, r2
 800a272:	9b02      	ldr	r3, [sp, #8]
 800a274:	1952      	adds	r2, r2, r5
 800a276:	0c00      	lsrs	r0, r0, #16
 800a278:	0c1b      	lsrs	r3, r3, #16
 800a27a:	1a1b      	subs	r3, r3, r0
 800a27c:	1410      	asrs	r0, r2, #16
 800a27e:	181b      	adds	r3, r3, r0
 800a280:	141d      	asrs	r5, r3, #16
 800a282:	b292      	uxth	r2, r2
 800a284:	041b      	lsls	r3, r3, #16
 800a286:	431a      	orrs	r2, r3
 800a288:	9b03      	ldr	r3, [sp, #12]
 800a28a:	c404      	stmia	r4!, {r2}
 800a28c:	428b      	cmp	r3, r1
 800a28e:	d2e9      	bcs.n	800a264 <quorem+0xb0>
 800a290:	9a01      	ldr	r2, [sp, #4]
 800a292:	00bb      	lsls	r3, r7, #2
 800a294:	18d3      	adds	r3, r2, r3
 800a296:	681a      	ldr	r2, [r3, #0]
 800a298:	2a00      	cmp	r2, #0
 800a29a:	d013      	beq.n	800a2c4 <quorem+0x110>
 800a29c:	9b00      	ldr	r3, [sp, #0]
 800a29e:	3301      	adds	r3, #1
 800a2a0:	9300      	str	r3, [sp, #0]
 800a2a2:	9800      	ldr	r0, [sp, #0]
 800a2a4:	b007      	add	sp, #28
 800a2a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2a8:	6823      	ldr	r3, [r4, #0]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d104      	bne.n	800a2b8 <quorem+0x104>
 800a2ae:	3f01      	subs	r7, #1
 800a2b0:	9b01      	ldr	r3, [sp, #4]
 800a2b2:	3c04      	subs	r4, #4
 800a2b4:	42a3      	cmp	r3, r4
 800a2b6:	d3f7      	bcc.n	800a2a8 <quorem+0xf4>
 800a2b8:	6137      	str	r7, [r6, #16]
 800a2ba:	e7c8      	b.n	800a24e <quorem+0x9a>
 800a2bc:	681a      	ldr	r2, [r3, #0]
 800a2be:	2a00      	cmp	r2, #0
 800a2c0:	d104      	bne.n	800a2cc <quorem+0x118>
 800a2c2:	3f01      	subs	r7, #1
 800a2c4:	9a01      	ldr	r2, [sp, #4]
 800a2c6:	3b04      	subs	r3, #4
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d3f7      	bcc.n	800a2bc <quorem+0x108>
 800a2cc:	6137      	str	r7, [r6, #16]
 800a2ce:	e7e5      	b.n	800a29c <quorem+0xe8>

0800a2d0 <_dtoa_r>:
 800a2d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2d2:	0014      	movs	r4, r2
 800a2d4:	001d      	movs	r5, r3
 800a2d6:	69c6      	ldr	r6, [r0, #28]
 800a2d8:	b09d      	sub	sp, #116	@ 0x74
 800a2da:	940a      	str	r4, [sp, #40]	@ 0x28
 800a2dc:	950b      	str	r5, [sp, #44]	@ 0x2c
 800a2de:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800a2e0:	9003      	str	r0, [sp, #12]
 800a2e2:	2e00      	cmp	r6, #0
 800a2e4:	d10f      	bne.n	800a306 <_dtoa_r+0x36>
 800a2e6:	2010      	movs	r0, #16
 800a2e8:	f001 f98a 	bl	800b600 <malloc>
 800a2ec:	9b03      	ldr	r3, [sp, #12]
 800a2ee:	1e02      	subs	r2, r0, #0
 800a2f0:	61d8      	str	r0, [r3, #28]
 800a2f2:	d104      	bne.n	800a2fe <_dtoa_r+0x2e>
 800a2f4:	21ef      	movs	r1, #239	@ 0xef
 800a2f6:	4bc7      	ldr	r3, [pc, #796]	@ (800a614 <_dtoa_r+0x344>)
 800a2f8:	48c7      	ldr	r0, [pc, #796]	@ (800a618 <_dtoa_r+0x348>)
 800a2fa:	f002 f9bd 	bl	800c678 <__assert_func>
 800a2fe:	6046      	str	r6, [r0, #4]
 800a300:	6086      	str	r6, [r0, #8]
 800a302:	6006      	str	r6, [r0, #0]
 800a304:	60c6      	str	r6, [r0, #12]
 800a306:	9b03      	ldr	r3, [sp, #12]
 800a308:	69db      	ldr	r3, [r3, #28]
 800a30a:	6819      	ldr	r1, [r3, #0]
 800a30c:	2900      	cmp	r1, #0
 800a30e:	d00b      	beq.n	800a328 <_dtoa_r+0x58>
 800a310:	685a      	ldr	r2, [r3, #4]
 800a312:	2301      	movs	r3, #1
 800a314:	4093      	lsls	r3, r2
 800a316:	604a      	str	r2, [r1, #4]
 800a318:	608b      	str	r3, [r1, #8]
 800a31a:	9803      	ldr	r0, [sp, #12]
 800a31c:	f001 fa82 	bl	800b824 <_Bfree>
 800a320:	2200      	movs	r2, #0
 800a322:	9b03      	ldr	r3, [sp, #12]
 800a324:	69db      	ldr	r3, [r3, #28]
 800a326:	601a      	str	r2, [r3, #0]
 800a328:	2d00      	cmp	r5, #0
 800a32a:	da1e      	bge.n	800a36a <_dtoa_r+0x9a>
 800a32c:	2301      	movs	r3, #1
 800a32e:	603b      	str	r3, [r7, #0]
 800a330:	006b      	lsls	r3, r5, #1
 800a332:	085b      	lsrs	r3, r3, #1
 800a334:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a336:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a338:	4bb8      	ldr	r3, [pc, #736]	@ (800a61c <_dtoa_r+0x34c>)
 800a33a:	4ab8      	ldr	r2, [pc, #736]	@ (800a61c <_dtoa_r+0x34c>)
 800a33c:	403b      	ands	r3, r7
 800a33e:	4293      	cmp	r3, r2
 800a340:	d116      	bne.n	800a370 <_dtoa_r+0xa0>
 800a342:	4bb7      	ldr	r3, [pc, #732]	@ (800a620 <_dtoa_r+0x350>)
 800a344:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a346:	6013      	str	r3, [r2, #0]
 800a348:	033b      	lsls	r3, r7, #12
 800a34a:	0b1b      	lsrs	r3, r3, #12
 800a34c:	4323      	orrs	r3, r4
 800a34e:	d101      	bne.n	800a354 <_dtoa_r+0x84>
 800a350:	f000 fd83 	bl	800ae5a <_dtoa_r+0xb8a>
 800a354:	4bb3      	ldr	r3, [pc, #716]	@ (800a624 <_dtoa_r+0x354>)
 800a356:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a358:	9308      	str	r3, [sp, #32]
 800a35a:	2a00      	cmp	r2, #0
 800a35c:	d002      	beq.n	800a364 <_dtoa_r+0x94>
 800a35e:	4bb2      	ldr	r3, [pc, #712]	@ (800a628 <_dtoa_r+0x358>)
 800a360:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a362:	6013      	str	r3, [r2, #0]
 800a364:	9808      	ldr	r0, [sp, #32]
 800a366:	b01d      	add	sp, #116	@ 0x74
 800a368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a36a:	2300      	movs	r3, #0
 800a36c:	603b      	str	r3, [r7, #0]
 800a36e:	e7e2      	b.n	800a336 <_dtoa_r+0x66>
 800a370:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a372:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a374:	9212      	str	r2, [sp, #72]	@ 0x48
 800a376:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a378:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a37a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a37c:	2200      	movs	r2, #0
 800a37e:	2300      	movs	r3, #0
 800a380:	f7f6 f860 	bl	8000444 <__aeabi_dcmpeq>
 800a384:	1e06      	subs	r6, r0, #0
 800a386:	d00b      	beq.n	800a3a0 <_dtoa_r+0xd0>
 800a388:	2301      	movs	r3, #1
 800a38a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a38c:	6013      	str	r3, [r2, #0]
 800a38e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a390:	2b00      	cmp	r3, #0
 800a392:	d002      	beq.n	800a39a <_dtoa_r+0xca>
 800a394:	4ba5      	ldr	r3, [pc, #660]	@ (800a62c <_dtoa_r+0x35c>)
 800a396:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a398:	6013      	str	r3, [r2, #0]
 800a39a:	4ba5      	ldr	r3, [pc, #660]	@ (800a630 <_dtoa_r+0x360>)
 800a39c:	9308      	str	r3, [sp, #32]
 800a39e:	e7e1      	b.n	800a364 <_dtoa_r+0x94>
 800a3a0:	ab1a      	add	r3, sp, #104	@ 0x68
 800a3a2:	9301      	str	r3, [sp, #4]
 800a3a4:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a3a6:	9300      	str	r3, [sp, #0]
 800a3a8:	9803      	ldr	r0, [sp, #12]
 800a3aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a3ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a3ae:	f001 fdf1 	bl	800bf94 <__d2b>
 800a3b2:	007a      	lsls	r2, r7, #1
 800a3b4:	9005      	str	r0, [sp, #20]
 800a3b6:	0d52      	lsrs	r2, r2, #21
 800a3b8:	d100      	bne.n	800a3bc <_dtoa_r+0xec>
 800a3ba:	e07b      	b.n	800a4b4 <_dtoa_r+0x1e4>
 800a3bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a3be:	9618      	str	r6, [sp, #96]	@ 0x60
 800a3c0:	0319      	lsls	r1, r3, #12
 800a3c2:	4b9c      	ldr	r3, [pc, #624]	@ (800a634 <_dtoa_r+0x364>)
 800a3c4:	0b09      	lsrs	r1, r1, #12
 800a3c6:	430b      	orrs	r3, r1
 800a3c8:	499b      	ldr	r1, [pc, #620]	@ (800a638 <_dtoa_r+0x368>)
 800a3ca:	1857      	adds	r7, r2, r1
 800a3cc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a3ce:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a3d0:	0019      	movs	r1, r3
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	4b99      	ldr	r3, [pc, #612]	@ (800a63c <_dtoa_r+0x36c>)
 800a3d6:	f7f8 fb7f 	bl	8002ad8 <__aeabi_dsub>
 800a3da:	4a99      	ldr	r2, [pc, #612]	@ (800a640 <_dtoa_r+0x370>)
 800a3dc:	4b99      	ldr	r3, [pc, #612]	@ (800a644 <_dtoa_r+0x374>)
 800a3de:	f7f8 f8b3 	bl	8002548 <__aeabi_dmul>
 800a3e2:	4a99      	ldr	r2, [pc, #612]	@ (800a648 <_dtoa_r+0x378>)
 800a3e4:	4b99      	ldr	r3, [pc, #612]	@ (800a64c <_dtoa_r+0x37c>)
 800a3e6:	f7f7 f907 	bl	80015f8 <__aeabi_dadd>
 800a3ea:	0004      	movs	r4, r0
 800a3ec:	0038      	movs	r0, r7
 800a3ee:	000d      	movs	r5, r1
 800a3f0:	f7f8 ff6c 	bl	80032cc <__aeabi_i2d>
 800a3f4:	4a96      	ldr	r2, [pc, #600]	@ (800a650 <_dtoa_r+0x380>)
 800a3f6:	4b97      	ldr	r3, [pc, #604]	@ (800a654 <_dtoa_r+0x384>)
 800a3f8:	f7f8 f8a6 	bl	8002548 <__aeabi_dmul>
 800a3fc:	0002      	movs	r2, r0
 800a3fe:	000b      	movs	r3, r1
 800a400:	0020      	movs	r0, r4
 800a402:	0029      	movs	r1, r5
 800a404:	f7f7 f8f8 	bl	80015f8 <__aeabi_dadd>
 800a408:	0004      	movs	r4, r0
 800a40a:	000d      	movs	r5, r1
 800a40c:	f7f8 ff22 	bl	8003254 <__aeabi_d2iz>
 800a410:	2200      	movs	r2, #0
 800a412:	9004      	str	r0, [sp, #16]
 800a414:	2300      	movs	r3, #0
 800a416:	0020      	movs	r0, r4
 800a418:	0029      	movs	r1, r5
 800a41a:	f7f6 f819 	bl	8000450 <__aeabi_dcmplt>
 800a41e:	2800      	cmp	r0, #0
 800a420:	d00b      	beq.n	800a43a <_dtoa_r+0x16a>
 800a422:	9804      	ldr	r0, [sp, #16]
 800a424:	f7f8 ff52 	bl	80032cc <__aeabi_i2d>
 800a428:	002b      	movs	r3, r5
 800a42a:	0022      	movs	r2, r4
 800a42c:	f7f6 f80a 	bl	8000444 <__aeabi_dcmpeq>
 800a430:	4243      	negs	r3, r0
 800a432:	4158      	adcs	r0, r3
 800a434:	9b04      	ldr	r3, [sp, #16]
 800a436:	1a1b      	subs	r3, r3, r0
 800a438:	9304      	str	r3, [sp, #16]
 800a43a:	2301      	movs	r3, #1
 800a43c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a43e:	9b04      	ldr	r3, [sp, #16]
 800a440:	2b16      	cmp	r3, #22
 800a442:	d810      	bhi.n	800a466 <_dtoa_r+0x196>
 800a444:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a446:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a448:	9a04      	ldr	r2, [sp, #16]
 800a44a:	4b83      	ldr	r3, [pc, #524]	@ (800a658 <_dtoa_r+0x388>)
 800a44c:	00d2      	lsls	r2, r2, #3
 800a44e:	189b      	adds	r3, r3, r2
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	f7f5 fffc 	bl	8000450 <__aeabi_dcmplt>
 800a458:	2800      	cmp	r0, #0
 800a45a:	d047      	beq.n	800a4ec <_dtoa_r+0x21c>
 800a45c:	9b04      	ldr	r3, [sp, #16]
 800a45e:	3b01      	subs	r3, #1
 800a460:	9304      	str	r3, [sp, #16]
 800a462:	2300      	movs	r3, #0
 800a464:	9315      	str	r3, [sp, #84]	@ 0x54
 800a466:	2200      	movs	r2, #0
 800a468:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a46a:	9206      	str	r2, [sp, #24]
 800a46c:	1bdb      	subs	r3, r3, r7
 800a46e:	1e5a      	subs	r2, r3, #1
 800a470:	d53e      	bpl.n	800a4f0 <_dtoa_r+0x220>
 800a472:	2201      	movs	r2, #1
 800a474:	1ad3      	subs	r3, r2, r3
 800a476:	9306      	str	r3, [sp, #24]
 800a478:	2300      	movs	r3, #0
 800a47a:	930d      	str	r3, [sp, #52]	@ 0x34
 800a47c:	9b04      	ldr	r3, [sp, #16]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	db38      	blt.n	800a4f4 <_dtoa_r+0x224>
 800a482:	9a04      	ldr	r2, [sp, #16]
 800a484:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a486:	4694      	mov	ip, r2
 800a488:	4463      	add	r3, ip
 800a48a:	930d      	str	r3, [sp, #52]	@ 0x34
 800a48c:	2300      	movs	r3, #0
 800a48e:	9214      	str	r2, [sp, #80]	@ 0x50
 800a490:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a492:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a494:	2401      	movs	r4, #1
 800a496:	2b09      	cmp	r3, #9
 800a498:	d867      	bhi.n	800a56a <_dtoa_r+0x29a>
 800a49a:	2b05      	cmp	r3, #5
 800a49c:	dd02      	ble.n	800a4a4 <_dtoa_r+0x1d4>
 800a49e:	2400      	movs	r4, #0
 800a4a0:	3b04      	subs	r3, #4
 800a4a2:	9322      	str	r3, [sp, #136]	@ 0x88
 800a4a4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a4a6:	1e98      	subs	r0, r3, #2
 800a4a8:	2803      	cmp	r0, #3
 800a4aa:	d867      	bhi.n	800a57c <_dtoa_r+0x2ac>
 800a4ac:	f7f5 fe30 	bl	8000110 <__gnu_thumb1_case_uqi>
 800a4b0:	5b383a2b 	.word	0x5b383a2b
 800a4b4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a4b6:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800a4b8:	18f6      	adds	r6, r6, r3
 800a4ba:	4b68      	ldr	r3, [pc, #416]	@ (800a65c <_dtoa_r+0x38c>)
 800a4bc:	18f2      	adds	r2, r6, r3
 800a4be:	2a20      	cmp	r2, #32
 800a4c0:	dd0f      	ble.n	800a4e2 <_dtoa_r+0x212>
 800a4c2:	2340      	movs	r3, #64	@ 0x40
 800a4c4:	1a9b      	subs	r3, r3, r2
 800a4c6:	409f      	lsls	r7, r3
 800a4c8:	4b65      	ldr	r3, [pc, #404]	@ (800a660 <_dtoa_r+0x390>)
 800a4ca:	0038      	movs	r0, r7
 800a4cc:	18f3      	adds	r3, r6, r3
 800a4ce:	40dc      	lsrs	r4, r3
 800a4d0:	4320      	orrs	r0, r4
 800a4d2:	f7f8 ff29 	bl	8003328 <__aeabi_ui2d>
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	4b62      	ldr	r3, [pc, #392]	@ (800a664 <_dtoa_r+0x394>)
 800a4da:	1e77      	subs	r7, r6, #1
 800a4dc:	18cb      	adds	r3, r1, r3
 800a4de:	9218      	str	r2, [sp, #96]	@ 0x60
 800a4e0:	e776      	b.n	800a3d0 <_dtoa_r+0x100>
 800a4e2:	2320      	movs	r3, #32
 800a4e4:	0020      	movs	r0, r4
 800a4e6:	1a9b      	subs	r3, r3, r2
 800a4e8:	4098      	lsls	r0, r3
 800a4ea:	e7f2      	b.n	800a4d2 <_dtoa_r+0x202>
 800a4ec:	9015      	str	r0, [sp, #84]	@ 0x54
 800a4ee:	e7ba      	b.n	800a466 <_dtoa_r+0x196>
 800a4f0:	920d      	str	r2, [sp, #52]	@ 0x34
 800a4f2:	e7c3      	b.n	800a47c <_dtoa_r+0x1ac>
 800a4f4:	9b06      	ldr	r3, [sp, #24]
 800a4f6:	9a04      	ldr	r2, [sp, #16]
 800a4f8:	1a9b      	subs	r3, r3, r2
 800a4fa:	9306      	str	r3, [sp, #24]
 800a4fc:	4253      	negs	r3, r2
 800a4fe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a500:	2300      	movs	r3, #0
 800a502:	9314      	str	r3, [sp, #80]	@ 0x50
 800a504:	e7c5      	b.n	800a492 <_dtoa_r+0x1c2>
 800a506:	2300      	movs	r3, #0
 800a508:	9310      	str	r3, [sp, #64]	@ 0x40
 800a50a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a50c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a50e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a510:	2b00      	cmp	r3, #0
 800a512:	dc13      	bgt.n	800a53c <_dtoa_r+0x26c>
 800a514:	2301      	movs	r3, #1
 800a516:	001a      	movs	r2, r3
 800a518:	930e      	str	r3, [sp, #56]	@ 0x38
 800a51a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a51c:	9223      	str	r2, [sp, #140]	@ 0x8c
 800a51e:	e00d      	b.n	800a53c <_dtoa_r+0x26c>
 800a520:	2301      	movs	r3, #1
 800a522:	e7f1      	b.n	800a508 <_dtoa_r+0x238>
 800a524:	2300      	movs	r3, #0
 800a526:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a528:	9310      	str	r3, [sp, #64]	@ 0x40
 800a52a:	4694      	mov	ip, r2
 800a52c:	9b04      	ldr	r3, [sp, #16]
 800a52e:	4463      	add	r3, ip
 800a530:	930e      	str	r3, [sp, #56]	@ 0x38
 800a532:	3301      	adds	r3, #1
 800a534:	9309      	str	r3, [sp, #36]	@ 0x24
 800a536:	2b00      	cmp	r3, #0
 800a538:	dc00      	bgt.n	800a53c <_dtoa_r+0x26c>
 800a53a:	2301      	movs	r3, #1
 800a53c:	9a03      	ldr	r2, [sp, #12]
 800a53e:	2100      	movs	r1, #0
 800a540:	69d0      	ldr	r0, [r2, #28]
 800a542:	2204      	movs	r2, #4
 800a544:	0015      	movs	r5, r2
 800a546:	3514      	adds	r5, #20
 800a548:	429d      	cmp	r5, r3
 800a54a:	d91b      	bls.n	800a584 <_dtoa_r+0x2b4>
 800a54c:	6041      	str	r1, [r0, #4]
 800a54e:	9803      	ldr	r0, [sp, #12]
 800a550:	f001 f924 	bl	800b79c <_Balloc>
 800a554:	9008      	str	r0, [sp, #32]
 800a556:	2800      	cmp	r0, #0
 800a558:	d117      	bne.n	800a58a <_dtoa_r+0x2ba>
 800a55a:	21b0      	movs	r1, #176	@ 0xb0
 800a55c:	4b42      	ldr	r3, [pc, #264]	@ (800a668 <_dtoa_r+0x398>)
 800a55e:	482e      	ldr	r0, [pc, #184]	@ (800a618 <_dtoa_r+0x348>)
 800a560:	9a08      	ldr	r2, [sp, #32]
 800a562:	31ff      	adds	r1, #255	@ 0xff
 800a564:	e6c9      	b.n	800a2fa <_dtoa_r+0x2a>
 800a566:	2301      	movs	r3, #1
 800a568:	e7dd      	b.n	800a526 <_dtoa_r+0x256>
 800a56a:	2300      	movs	r3, #0
 800a56c:	9410      	str	r4, [sp, #64]	@ 0x40
 800a56e:	9322      	str	r3, [sp, #136]	@ 0x88
 800a570:	3b01      	subs	r3, #1
 800a572:	930e      	str	r3, [sp, #56]	@ 0x38
 800a574:	9309      	str	r3, [sp, #36]	@ 0x24
 800a576:	2200      	movs	r2, #0
 800a578:	3313      	adds	r3, #19
 800a57a:	e7cf      	b.n	800a51c <_dtoa_r+0x24c>
 800a57c:	2301      	movs	r3, #1
 800a57e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a580:	3b02      	subs	r3, #2
 800a582:	e7f6      	b.n	800a572 <_dtoa_r+0x2a2>
 800a584:	3101      	adds	r1, #1
 800a586:	0052      	lsls	r2, r2, #1
 800a588:	e7dc      	b.n	800a544 <_dtoa_r+0x274>
 800a58a:	9b03      	ldr	r3, [sp, #12]
 800a58c:	9a08      	ldr	r2, [sp, #32]
 800a58e:	69db      	ldr	r3, [r3, #28]
 800a590:	601a      	str	r2, [r3, #0]
 800a592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a594:	2b0e      	cmp	r3, #14
 800a596:	d900      	bls.n	800a59a <_dtoa_r+0x2ca>
 800a598:	e0d9      	b.n	800a74e <_dtoa_r+0x47e>
 800a59a:	2c00      	cmp	r4, #0
 800a59c:	d100      	bne.n	800a5a0 <_dtoa_r+0x2d0>
 800a59e:	e0d6      	b.n	800a74e <_dtoa_r+0x47e>
 800a5a0:	9b04      	ldr	r3, [sp, #16]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	dd64      	ble.n	800a670 <_dtoa_r+0x3a0>
 800a5a6:	210f      	movs	r1, #15
 800a5a8:	9a04      	ldr	r2, [sp, #16]
 800a5aa:	4b2b      	ldr	r3, [pc, #172]	@ (800a658 <_dtoa_r+0x388>)
 800a5ac:	400a      	ands	r2, r1
 800a5ae:	00d2      	lsls	r2, r2, #3
 800a5b0:	189b      	adds	r3, r3, r2
 800a5b2:	681e      	ldr	r6, [r3, #0]
 800a5b4:	685f      	ldr	r7, [r3, #4]
 800a5b6:	9b04      	ldr	r3, [sp, #16]
 800a5b8:	2402      	movs	r4, #2
 800a5ba:	111d      	asrs	r5, r3, #4
 800a5bc:	05db      	lsls	r3, r3, #23
 800a5be:	d50a      	bpl.n	800a5d6 <_dtoa_r+0x306>
 800a5c0:	4b2a      	ldr	r3, [pc, #168]	@ (800a66c <_dtoa_r+0x39c>)
 800a5c2:	400d      	ands	r5, r1
 800a5c4:	6a1a      	ldr	r2, [r3, #32]
 800a5c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5c8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a5ca:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a5cc:	f7f7 fb78 	bl	8001cc0 <__aeabi_ddiv>
 800a5d0:	900a      	str	r0, [sp, #40]	@ 0x28
 800a5d2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a5d4:	3401      	adds	r4, #1
 800a5d6:	4b25      	ldr	r3, [pc, #148]	@ (800a66c <_dtoa_r+0x39c>)
 800a5d8:	930c      	str	r3, [sp, #48]	@ 0x30
 800a5da:	2d00      	cmp	r5, #0
 800a5dc:	d108      	bne.n	800a5f0 <_dtoa_r+0x320>
 800a5de:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a5e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5e2:	0032      	movs	r2, r6
 800a5e4:	003b      	movs	r3, r7
 800a5e6:	f7f7 fb6b 	bl	8001cc0 <__aeabi_ddiv>
 800a5ea:	900a      	str	r0, [sp, #40]	@ 0x28
 800a5ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a5ee:	e05a      	b.n	800a6a6 <_dtoa_r+0x3d6>
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	421d      	tst	r5, r3
 800a5f4:	d009      	beq.n	800a60a <_dtoa_r+0x33a>
 800a5f6:	18e4      	adds	r4, r4, r3
 800a5f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5fa:	0030      	movs	r0, r6
 800a5fc:	681a      	ldr	r2, [r3, #0]
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	0039      	movs	r1, r7
 800a602:	f7f7 ffa1 	bl	8002548 <__aeabi_dmul>
 800a606:	0006      	movs	r6, r0
 800a608:	000f      	movs	r7, r1
 800a60a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a60c:	106d      	asrs	r5, r5, #1
 800a60e:	3308      	adds	r3, #8
 800a610:	e7e2      	b.n	800a5d8 <_dtoa_r+0x308>
 800a612:	46c0      	nop			@ (mov r8, r8)
 800a614:	0800ce9a 	.word	0x0800ce9a
 800a618:	0800ceb1 	.word	0x0800ceb1
 800a61c:	7ff00000 	.word	0x7ff00000
 800a620:	0000270f 	.word	0x0000270f
 800a624:	0800ce96 	.word	0x0800ce96
 800a628:	0800ce99 	.word	0x0800ce99
 800a62c:	0800ce62 	.word	0x0800ce62
 800a630:	0800ce61 	.word	0x0800ce61
 800a634:	3ff00000 	.word	0x3ff00000
 800a638:	fffffc01 	.word	0xfffffc01
 800a63c:	3ff80000 	.word	0x3ff80000
 800a640:	636f4361 	.word	0x636f4361
 800a644:	3fd287a7 	.word	0x3fd287a7
 800a648:	8b60c8b3 	.word	0x8b60c8b3
 800a64c:	3fc68a28 	.word	0x3fc68a28
 800a650:	509f79fb 	.word	0x509f79fb
 800a654:	3fd34413 	.word	0x3fd34413
 800a658:	0800d008 	.word	0x0800d008
 800a65c:	00000432 	.word	0x00000432
 800a660:	00000412 	.word	0x00000412
 800a664:	fe100000 	.word	0xfe100000
 800a668:	0800cf09 	.word	0x0800cf09
 800a66c:	0800cfe0 	.word	0x0800cfe0
 800a670:	9b04      	ldr	r3, [sp, #16]
 800a672:	2402      	movs	r4, #2
 800a674:	2b00      	cmp	r3, #0
 800a676:	d016      	beq.n	800a6a6 <_dtoa_r+0x3d6>
 800a678:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a67a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a67c:	220f      	movs	r2, #15
 800a67e:	425d      	negs	r5, r3
 800a680:	402a      	ands	r2, r5
 800a682:	4bd7      	ldr	r3, [pc, #860]	@ (800a9e0 <_dtoa_r+0x710>)
 800a684:	00d2      	lsls	r2, r2, #3
 800a686:	189b      	adds	r3, r3, r2
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	f7f7 ff5c 	bl	8002548 <__aeabi_dmul>
 800a690:	2701      	movs	r7, #1
 800a692:	2300      	movs	r3, #0
 800a694:	900a      	str	r0, [sp, #40]	@ 0x28
 800a696:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a698:	4ed2      	ldr	r6, [pc, #840]	@ (800a9e4 <_dtoa_r+0x714>)
 800a69a:	112d      	asrs	r5, r5, #4
 800a69c:	2d00      	cmp	r5, #0
 800a69e:	d000      	beq.n	800a6a2 <_dtoa_r+0x3d2>
 800a6a0:	e0ba      	b.n	800a818 <_dtoa_r+0x548>
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d1a1      	bne.n	800a5ea <_dtoa_r+0x31a>
 800a6a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a6a8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a6aa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d100      	bne.n	800a6b2 <_dtoa_r+0x3e2>
 800a6b0:	e0bd      	b.n	800a82e <_dtoa_r+0x55e>
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	0030      	movs	r0, r6
 800a6b6:	0039      	movs	r1, r7
 800a6b8:	4bcb      	ldr	r3, [pc, #812]	@ (800a9e8 <_dtoa_r+0x718>)
 800a6ba:	f7f5 fec9 	bl	8000450 <__aeabi_dcmplt>
 800a6be:	2800      	cmp	r0, #0
 800a6c0:	d100      	bne.n	800a6c4 <_dtoa_r+0x3f4>
 800a6c2:	e0b4      	b.n	800a82e <_dtoa_r+0x55e>
 800a6c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d100      	bne.n	800a6cc <_dtoa_r+0x3fc>
 800a6ca:	e0b0      	b.n	800a82e <_dtoa_r+0x55e>
 800a6cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	dd39      	ble.n	800a746 <_dtoa_r+0x476>
 800a6d2:	9b04      	ldr	r3, [sp, #16]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	3b01      	subs	r3, #1
 800a6d8:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6da:	0030      	movs	r0, r6
 800a6dc:	4bc3      	ldr	r3, [pc, #780]	@ (800a9ec <_dtoa_r+0x71c>)
 800a6de:	0039      	movs	r1, r7
 800a6e0:	f7f7 ff32 	bl	8002548 <__aeabi_dmul>
 800a6e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a6e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a6e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6ea:	3401      	adds	r4, #1
 800a6ec:	0020      	movs	r0, r4
 800a6ee:	9311      	str	r3, [sp, #68]	@ 0x44
 800a6f0:	f7f8 fdec 	bl	80032cc <__aeabi_i2d>
 800a6f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6f8:	f7f7 ff26 	bl	8002548 <__aeabi_dmul>
 800a6fc:	4bbc      	ldr	r3, [pc, #752]	@ (800a9f0 <_dtoa_r+0x720>)
 800a6fe:	2200      	movs	r2, #0
 800a700:	f7f6 ff7a 	bl	80015f8 <__aeabi_dadd>
 800a704:	4bbb      	ldr	r3, [pc, #748]	@ (800a9f4 <_dtoa_r+0x724>)
 800a706:	0006      	movs	r6, r0
 800a708:	18cf      	adds	r7, r1, r3
 800a70a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d000      	beq.n	800a712 <_dtoa_r+0x442>
 800a710:	e091      	b.n	800a836 <_dtoa_r+0x566>
 800a712:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a714:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a716:	2200      	movs	r2, #0
 800a718:	4bb7      	ldr	r3, [pc, #732]	@ (800a9f8 <_dtoa_r+0x728>)
 800a71a:	f7f8 f9dd 	bl	8002ad8 <__aeabi_dsub>
 800a71e:	0032      	movs	r2, r6
 800a720:	003b      	movs	r3, r7
 800a722:	0004      	movs	r4, r0
 800a724:	000d      	movs	r5, r1
 800a726:	f7f5 fea7 	bl	8000478 <__aeabi_dcmpgt>
 800a72a:	2800      	cmp	r0, #0
 800a72c:	d000      	beq.n	800a730 <_dtoa_r+0x460>
 800a72e:	e29d      	b.n	800ac6c <_dtoa_r+0x99c>
 800a730:	2180      	movs	r1, #128	@ 0x80
 800a732:	0609      	lsls	r1, r1, #24
 800a734:	187b      	adds	r3, r7, r1
 800a736:	0032      	movs	r2, r6
 800a738:	0020      	movs	r0, r4
 800a73a:	0029      	movs	r1, r5
 800a73c:	f7f5 fe88 	bl	8000450 <__aeabi_dcmplt>
 800a740:	2800      	cmp	r0, #0
 800a742:	d000      	beq.n	800a746 <_dtoa_r+0x476>
 800a744:	e130      	b.n	800a9a8 <_dtoa_r+0x6d8>
 800a746:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a748:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a74a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a74c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a74e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a750:	2b00      	cmp	r3, #0
 800a752:	da00      	bge.n	800a756 <_dtoa_r+0x486>
 800a754:	e177      	b.n	800aa46 <_dtoa_r+0x776>
 800a756:	9a04      	ldr	r2, [sp, #16]
 800a758:	2a0e      	cmp	r2, #14
 800a75a:	dd00      	ble.n	800a75e <_dtoa_r+0x48e>
 800a75c:	e173      	b.n	800aa46 <_dtoa_r+0x776>
 800a75e:	4ba0      	ldr	r3, [pc, #640]	@ (800a9e0 <_dtoa_r+0x710>)
 800a760:	00d2      	lsls	r2, r2, #3
 800a762:	189b      	adds	r3, r3, r2
 800a764:	685c      	ldr	r4, [r3, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	9306      	str	r3, [sp, #24]
 800a76a:	9407      	str	r4, [sp, #28]
 800a76c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a76e:	2b00      	cmp	r3, #0
 800a770:	da03      	bge.n	800a77a <_dtoa_r+0x4aa>
 800a772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a774:	2b00      	cmp	r3, #0
 800a776:	dc00      	bgt.n	800a77a <_dtoa_r+0x4aa>
 800a778:	e106      	b.n	800a988 <_dtoa_r+0x6b8>
 800a77a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a77c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a77e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a780:	9d08      	ldr	r5, [sp, #32]
 800a782:	3b01      	subs	r3, #1
 800a784:	195b      	adds	r3, r3, r5
 800a786:	930a      	str	r3, [sp, #40]	@ 0x28
 800a788:	9a06      	ldr	r2, [sp, #24]
 800a78a:	9b07      	ldr	r3, [sp, #28]
 800a78c:	0030      	movs	r0, r6
 800a78e:	0039      	movs	r1, r7
 800a790:	f7f7 fa96 	bl	8001cc0 <__aeabi_ddiv>
 800a794:	f7f8 fd5e 	bl	8003254 <__aeabi_d2iz>
 800a798:	9009      	str	r0, [sp, #36]	@ 0x24
 800a79a:	f7f8 fd97 	bl	80032cc <__aeabi_i2d>
 800a79e:	9a06      	ldr	r2, [sp, #24]
 800a7a0:	9b07      	ldr	r3, [sp, #28]
 800a7a2:	f7f7 fed1 	bl	8002548 <__aeabi_dmul>
 800a7a6:	0002      	movs	r2, r0
 800a7a8:	000b      	movs	r3, r1
 800a7aa:	0030      	movs	r0, r6
 800a7ac:	0039      	movs	r1, r7
 800a7ae:	f7f8 f993 	bl	8002ad8 <__aeabi_dsub>
 800a7b2:	002b      	movs	r3, r5
 800a7b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7b6:	3501      	adds	r5, #1
 800a7b8:	3230      	adds	r2, #48	@ 0x30
 800a7ba:	701a      	strb	r2, [r3, #0]
 800a7bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a7be:	002c      	movs	r4, r5
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d000      	beq.n	800a7c6 <_dtoa_r+0x4f6>
 800a7c4:	e131      	b.n	800aa2a <_dtoa_r+0x75a>
 800a7c6:	0002      	movs	r2, r0
 800a7c8:	000b      	movs	r3, r1
 800a7ca:	f7f6 ff15 	bl	80015f8 <__aeabi_dadd>
 800a7ce:	9a06      	ldr	r2, [sp, #24]
 800a7d0:	9b07      	ldr	r3, [sp, #28]
 800a7d2:	0006      	movs	r6, r0
 800a7d4:	000f      	movs	r7, r1
 800a7d6:	f7f5 fe4f 	bl	8000478 <__aeabi_dcmpgt>
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	d000      	beq.n	800a7e0 <_dtoa_r+0x510>
 800a7de:	e10f      	b.n	800aa00 <_dtoa_r+0x730>
 800a7e0:	9a06      	ldr	r2, [sp, #24]
 800a7e2:	9b07      	ldr	r3, [sp, #28]
 800a7e4:	0030      	movs	r0, r6
 800a7e6:	0039      	movs	r1, r7
 800a7e8:	f7f5 fe2c 	bl	8000444 <__aeabi_dcmpeq>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	d003      	beq.n	800a7f8 <_dtoa_r+0x528>
 800a7f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7f2:	07dd      	lsls	r5, r3, #31
 800a7f4:	d500      	bpl.n	800a7f8 <_dtoa_r+0x528>
 800a7f6:	e103      	b.n	800aa00 <_dtoa_r+0x730>
 800a7f8:	9905      	ldr	r1, [sp, #20]
 800a7fa:	9803      	ldr	r0, [sp, #12]
 800a7fc:	f001 f812 	bl	800b824 <_Bfree>
 800a800:	2300      	movs	r3, #0
 800a802:	7023      	strb	r3, [r4, #0]
 800a804:	9b04      	ldr	r3, [sp, #16]
 800a806:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a808:	3301      	adds	r3, #1
 800a80a:	6013      	str	r3, [r2, #0]
 800a80c:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d100      	bne.n	800a814 <_dtoa_r+0x544>
 800a812:	e5a7      	b.n	800a364 <_dtoa_r+0x94>
 800a814:	601c      	str	r4, [r3, #0]
 800a816:	e5a5      	b.n	800a364 <_dtoa_r+0x94>
 800a818:	423d      	tst	r5, r7
 800a81a:	d005      	beq.n	800a828 <_dtoa_r+0x558>
 800a81c:	6832      	ldr	r2, [r6, #0]
 800a81e:	6873      	ldr	r3, [r6, #4]
 800a820:	f7f7 fe92 	bl	8002548 <__aeabi_dmul>
 800a824:	003b      	movs	r3, r7
 800a826:	3401      	adds	r4, #1
 800a828:	106d      	asrs	r5, r5, #1
 800a82a:	3608      	adds	r6, #8
 800a82c:	e736      	b.n	800a69c <_dtoa_r+0x3cc>
 800a82e:	9b04      	ldr	r3, [sp, #16]
 800a830:	930c      	str	r3, [sp, #48]	@ 0x30
 800a832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a834:	e75a      	b.n	800a6ec <_dtoa_r+0x41c>
 800a836:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a838:	4b69      	ldr	r3, [pc, #420]	@ (800a9e0 <_dtoa_r+0x710>)
 800a83a:	3a01      	subs	r2, #1
 800a83c:	00d2      	lsls	r2, r2, #3
 800a83e:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a840:	189b      	adds	r3, r3, r2
 800a842:	681a      	ldr	r2, [r3, #0]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	2900      	cmp	r1, #0
 800a848:	d04c      	beq.n	800a8e4 <_dtoa_r+0x614>
 800a84a:	2000      	movs	r0, #0
 800a84c:	496b      	ldr	r1, [pc, #428]	@ (800a9fc <_dtoa_r+0x72c>)
 800a84e:	f7f7 fa37 	bl	8001cc0 <__aeabi_ddiv>
 800a852:	0032      	movs	r2, r6
 800a854:	003b      	movs	r3, r7
 800a856:	f7f8 f93f 	bl	8002ad8 <__aeabi_dsub>
 800a85a:	9a08      	ldr	r2, [sp, #32]
 800a85c:	0006      	movs	r6, r0
 800a85e:	4694      	mov	ip, r2
 800a860:	000f      	movs	r7, r1
 800a862:	9b08      	ldr	r3, [sp, #32]
 800a864:	9316      	str	r3, [sp, #88]	@ 0x58
 800a866:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a868:	4463      	add	r3, ip
 800a86a:	9311      	str	r3, [sp, #68]	@ 0x44
 800a86c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a86e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a870:	f7f8 fcf0 	bl	8003254 <__aeabi_d2iz>
 800a874:	0005      	movs	r5, r0
 800a876:	f7f8 fd29 	bl	80032cc <__aeabi_i2d>
 800a87a:	0002      	movs	r2, r0
 800a87c:	000b      	movs	r3, r1
 800a87e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a880:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a882:	f7f8 f929 	bl	8002ad8 <__aeabi_dsub>
 800a886:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a888:	3530      	adds	r5, #48	@ 0x30
 800a88a:	1c5c      	adds	r4, r3, #1
 800a88c:	701d      	strb	r5, [r3, #0]
 800a88e:	0032      	movs	r2, r6
 800a890:	003b      	movs	r3, r7
 800a892:	900a      	str	r0, [sp, #40]	@ 0x28
 800a894:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a896:	f7f5 fddb 	bl	8000450 <__aeabi_dcmplt>
 800a89a:	2800      	cmp	r0, #0
 800a89c:	d16a      	bne.n	800a974 <_dtoa_r+0x6a4>
 800a89e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8a2:	2000      	movs	r0, #0
 800a8a4:	4950      	ldr	r1, [pc, #320]	@ (800a9e8 <_dtoa_r+0x718>)
 800a8a6:	f7f8 f917 	bl	8002ad8 <__aeabi_dsub>
 800a8aa:	0032      	movs	r2, r6
 800a8ac:	003b      	movs	r3, r7
 800a8ae:	f7f5 fdcf 	bl	8000450 <__aeabi_dcmplt>
 800a8b2:	2800      	cmp	r0, #0
 800a8b4:	d000      	beq.n	800a8b8 <_dtoa_r+0x5e8>
 800a8b6:	e0a5      	b.n	800aa04 <_dtoa_r+0x734>
 800a8b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a8ba:	42a3      	cmp	r3, r4
 800a8bc:	d100      	bne.n	800a8c0 <_dtoa_r+0x5f0>
 800a8be:	e742      	b.n	800a746 <_dtoa_r+0x476>
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	0030      	movs	r0, r6
 800a8c4:	0039      	movs	r1, r7
 800a8c6:	4b49      	ldr	r3, [pc, #292]	@ (800a9ec <_dtoa_r+0x71c>)
 800a8c8:	f7f7 fe3e 	bl	8002548 <__aeabi_dmul>
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	0006      	movs	r6, r0
 800a8d0:	000f      	movs	r7, r1
 800a8d2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a8d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a8d6:	4b45      	ldr	r3, [pc, #276]	@ (800a9ec <_dtoa_r+0x71c>)
 800a8d8:	f7f7 fe36 	bl	8002548 <__aeabi_dmul>
 800a8dc:	9416      	str	r4, [sp, #88]	@ 0x58
 800a8de:	900a      	str	r0, [sp, #40]	@ 0x28
 800a8e0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a8e2:	e7c3      	b.n	800a86c <_dtoa_r+0x59c>
 800a8e4:	0030      	movs	r0, r6
 800a8e6:	0039      	movs	r1, r7
 800a8e8:	f7f7 fe2e 	bl	8002548 <__aeabi_dmul>
 800a8ec:	9d08      	ldr	r5, [sp, #32]
 800a8ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a8f0:	002b      	movs	r3, r5
 800a8f2:	4694      	mov	ip, r2
 800a8f4:	9016      	str	r0, [sp, #88]	@ 0x58
 800a8f6:	9117      	str	r1, [sp, #92]	@ 0x5c
 800a8f8:	4463      	add	r3, ip
 800a8fa:	9319      	str	r3, [sp, #100]	@ 0x64
 800a8fc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a8fe:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a900:	f7f8 fca8 	bl	8003254 <__aeabi_d2iz>
 800a904:	0004      	movs	r4, r0
 800a906:	f7f8 fce1 	bl	80032cc <__aeabi_i2d>
 800a90a:	000b      	movs	r3, r1
 800a90c:	0002      	movs	r2, r0
 800a90e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a910:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a912:	f7f8 f8e1 	bl	8002ad8 <__aeabi_dsub>
 800a916:	3430      	adds	r4, #48	@ 0x30
 800a918:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a91a:	702c      	strb	r4, [r5, #0]
 800a91c:	3501      	adds	r5, #1
 800a91e:	0006      	movs	r6, r0
 800a920:	000f      	movs	r7, r1
 800a922:	42ab      	cmp	r3, r5
 800a924:	d129      	bne.n	800a97a <_dtoa_r+0x6aa>
 800a926:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a928:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800a92a:	9b08      	ldr	r3, [sp, #32]
 800a92c:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a92e:	469c      	mov	ip, r3
 800a930:	2200      	movs	r2, #0
 800a932:	4b32      	ldr	r3, [pc, #200]	@ (800a9fc <_dtoa_r+0x72c>)
 800a934:	4464      	add	r4, ip
 800a936:	f7f6 fe5f 	bl	80015f8 <__aeabi_dadd>
 800a93a:	0002      	movs	r2, r0
 800a93c:	000b      	movs	r3, r1
 800a93e:	0030      	movs	r0, r6
 800a940:	0039      	movs	r1, r7
 800a942:	f7f5 fd99 	bl	8000478 <__aeabi_dcmpgt>
 800a946:	2800      	cmp	r0, #0
 800a948:	d15c      	bne.n	800aa04 <_dtoa_r+0x734>
 800a94a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a94c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a94e:	2000      	movs	r0, #0
 800a950:	492a      	ldr	r1, [pc, #168]	@ (800a9fc <_dtoa_r+0x72c>)
 800a952:	f7f8 f8c1 	bl	8002ad8 <__aeabi_dsub>
 800a956:	0002      	movs	r2, r0
 800a958:	000b      	movs	r3, r1
 800a95a:	0030      	movs	r0, r6
 800a95c:	0039      	movs	r1, r7
 800a95e:	f7f5 fd77 	bl	8000450 <__aeabi_dcmplt>
 800a962:	2800      	cmp	r0, #0
 800a964:	d100      	bne.n	800a968 <_dtoa_r+0x698>
 800a966:	e6ee      	b.n	800a746 <_dtoa_r+0x476>
 800a968:	0023      	movs	r3, r4
 800a96a:	3c01      	subs	r4, #1
 800a96c:	7822      	ldrb	r2, [r4, #0]
 800a96e:	2a30      	cmp	r2, #48	@ 0x30
 800a970:	d0fa      	beq.n	800a968 <_dtoa_r+0x698>
 800a972:	001c      	movs	r4, r3
 800a974:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a976:	9304      	str	r3, [sp, #16]
 800a978:	e73e      	b.n	800a7f8 <_dtoa_r+0x528>
 800a97a:	2200      	movs	r2, #0
 800a97c:	4b1b      	ldr	r3, [pc, #108]	@ (800a9ec <_dtoa_r+0x71c>)
 800a97e:	f7f7 fde3 	bl	8002548 <__aeabi_dmul>
 800a982:	900a      	str	r0, [sp, #40]	@ 0x28
 800a984:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a986:	e7b9      	b.n	800a8fc <_dtoa_r+0x62c>
 800a988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d10c      	bne.n	800a9a8 <_dtoa_r+0x6d8>
 800a98e:	9806      	ldr	r0, [sp, #24]
 800a990:	9907      	ldr	r1, [sp, #28]
 800a992:	2200      	movs	r2, #0
 800a994:	4b18      	ldr	r3, [pc, #96]	@ (800a9f8 <_dtoa_r+0x728>)
 800a996:	f7f7 fdd7 	bl	8002548 <__aeabi_dmul>
 800a99a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a99c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a99e:	f7f5 fd75 	bl	800048c <__aeabi_dcmpge>
 800a9a2:	2800      	cmp	r0, #0
 800a9a4:	d100      	bne.n	800a9a8 <_dtoa_r+0x6d8>
 800a9a6:	e164      	b.n	800ac72 <_dtoa_r+0x9a2>
 800a9a8:	2600      	movs	r6, #0
 800a9aa:	0037      	movs	r7, r6
 800a9ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a9ae:	9c08      	ldr	r4, [sp, #32]
 800a9b0:	43db      	mvns	r3, r3
 800a9b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	9304      	str	r3, [sp, #16]
 800a9b8:	0031      	movs	r1, r6
 800a9ba:	9803      	ldr	r0, [sp, #12]
 800a9bc:	f000 ff32 	bl	800b824 <_Bfree>
 800a9c0:	2f00      	cmp	r7, #0
 800a9c2:	d0d7      	beq.n	800a974 <_dtoa_r+0x6a4>
 800a9c4:	9b04      	ldr	r3, [sp, #16]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d005      	beq.n	800a9d6 <_dtoa_r+0x706>
 800a9ca:	42bb      	cmp	r3, r7
 800a9cc:	d003      	beq.n	800a9d6 <_dtoa_r+0x706>
 800a9ce:	0019      	movs	r1, r3
 800a9d0:	9803      	ldr	r0, [sp, #12]
 800a9d2:	f000 ff27 	bl	800b824 <_Bfree>
 800a9d6:	0039      	movs	r1, r7
 800a9d8:	9803      	ldr	r0, [sp, #12]
 800a9da:	f000 ff23 	bl	800b824 <_Bfree>
 800a9de:	e7c9      	b.n	800a974 <_dtoa_r+0x6a4>
 800a9e0:	0800d008 	.word	0x0800d008
 800a9e4:	0800cfe0 	.word	0x0800cfe0
 800a9e8:	3ff00000 	.word	0x3ff00000
 800a9ec:	40240000 	.word	0x40240000
 800a9f0:	401c0000 	.word	0x401c0000
 800a9f4:	fcc00000 	.word	0xfcc00000
 800a9f8:	40140000 	.word	0x40140000
 800a9fc:	3fe00000 	.word	0x3fe00000
 800aa00:	9b04      	ldr	r3, [sp, #16]
 800aa02:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa04:	0023      	movs	r3, r4
 800aa06:	001c      	movs	r4, r3
 800aa08:	3b01      	subs	r3, #1
 800aa0a:	781a      	ldrb	r2, [r3, #0]
 800aa0c:	2a39      	cmp	r2, #57	@ 0x39
 800aa0e:	d108      	bne.n	800aa22 <_dtoa_r+0x752>
 800aa10:	9a08      	ldr	r2, [sp, #32]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d1f7      	bne.n	800aa06 <_dtoa_r+0x736>
 800aa16:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aa18:	9908      	ldr	r1, [sp, #32]
 800aa1a:	3201      	adds	r2, #1
 800aa1c:	920c      	str	r2, [sp, #48]	@ 0x30
 800aa1e:	2230      	movs	r2, #48	@ 0x30
 800aa20:	700a      	strb	r2, [r1, #0]
 800aa22:	781a      	ldrb	r2, [r3, #0]
 800aa24:	3201      	adds	r2, #1
 800aa26:	701a      	strb	r2, [r3, #0]
 800aa28:	e7a4      	b.n	800a974 <_dtoa_r+0x6a4>
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	4bc6      	ldr	r3, [pc, #792]	@ (800ad48 <_dtoa_r+0xa78>)
 800aa2e:	f7f7 fd8b 	bl	8002548 <__aeabi_dmul>
 800aa32:	2200      	movs	r2, #0
 800aa34:	2300      	movs	r3, #0
 800aa36:	0006      	movs	r6, r0
 800aa38:	000f      	movs	r7, r1
 800aa3a:	f7f5 fd03 	bl	8000444 <__aeabi_dcmpeq>
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	d100      	bne.n	800aa44 <_dtoa_r+0x774>
 800aa42:	e6a1      	b.n	800a788 <_dtoa_r+0x4b8>
 800aa44:	e6d8      	b.n	800a7f8 <_dtoa_r+0x528>
 800aa46:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800aa48:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800aa4a:	9c06      	ldr	r4, [sp, #24]
 800aa4c:	2f00      	cmp	r7, #0
 800aa4e:	d014      	beq.n	800aa7a <_dtoa_r+0x7aa>
 800aa50:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aa52:	2a01      	cmp	r2, #1
 800aa54:	dd00      	ble.n	800aa58 <_dtoa_r+0x788>
 800aa56:	e0c8      	b.n	800abea <_dtoa_r+0x91a>
 800aa58:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800aa5a:	2a00      	cmp	r2, #0
 800aa5c:	d100      	bne.n	800aa60 <_dtoa_r+0x790>
 800aa5e:	e0be      	b.n	800abde <_dtoa_r+0x90e>
 800aa60:	4aba      	ldr	r2, [pc, #744]	@ (800ad4c <_dtoa_r+0xa7c>)
 800aa62:	189b      	adds	r3, r3, r2
 800aa64:	9a06      	ldr	r2, [sp, #24]
 800aa66:	2101      	movs	r1, #1
 800aa68:	18d2      	adds	r2, r2, r3
 800aa6a:	9206      	str	r2, [sp, #24]
 800aa6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aa6e:	9803      	ldr	r0, [sp, #12]
 800aa70:	18d3      	adds	r3, r2, r3
 800aa72:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa74:	f000 ffda 	bl	800ba2c <__i2b>
 800aa78:	0007      	movs	r7, r0
 800aa7a:	2c00      	cmp	r4, #0
 800aa7c:	d00e      	beq.n	800aa9c <_dtoa_r+0x7cc>
 800aa7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	dd0b      	ble.n	800aa9c <_dtoa_r+0x7cc>
 800aa84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aa86:	0023      	movs	r3, r4
 800aa88:	4294      	cmp	r4, r2
 800aa8a:	dd00      	ble.n	800aa8e <_dtoa_r+0x7be>
 800aa8c:	0013      	movs	r3, r2
 800aa8e:	9a06      	ldr	r2, [sp, #24]
 800aa90:	1ae4      	subs	r4, r4, r3
 800aa92:	1ad2      	subs	r2, r2, r3
 800aa94:	9206      	str	r2, [sp, #24]
 800aa96:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aa98:	1ad3      	subs	r3, r2, r3
 800aa9a:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d01f      	beq.n	800aae2 <_dtoa_r+0x812>
 800aaa2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d100      	bne.n	800aaaa <_dtoa_r+0x7da>
 800aaa8:	e0b5      	b.n	800ac16 <_dtoa_r+0x946>
 800aaaa:	2d00      	cmp	r5, #0
 800aaac:	d010      	beq.n	800aad0 <_dtoa_r+0x800>
 800aaae:	0039      	movs	r1, r7
 800aab0:	002a      	movs	r2, r5
 800aab2:	9803      	ldr	r0, [sp, #12]
 800aab4:	f001 f884 	bl	800bbc0 <__pow5mult>
 800aab8:	9a05      	ldr	r2, [sp, #20]
 800aaba:	0001      	movs	r1, r0
 800aabc:	0007      	movs	r7, r0
 800aabe:	9803      	ldr	r0, [sp, #12]
 800aac0:	f000 ffcc 	bl	800ba5c <__multiply>
 800aac4:	0006      	movs	r6, r0
 800aac6:	9905      	ldr	r1, [sp, #20]
 800aac8:	9803      	ldr	r0, [sp, #12]
 800aaca:	f000 feab 	bl	800b824 <_Bfree>
 800aace:	9605      	str	r6, [sp, #20]
 800aad0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aad2:	1b5a      	subs	r2, r3, r5
 800aad4:	42ab      	cmp	r3, r5
 800aad6:	d004      	beq.n	800aae2 <_dtoa_r+0x812>
 800aad8:	9905      	ldr	r1, [sp, #20]
 800aada:	9803      	ldr	r0, [sp, #12]
 800aadc:	f001 f870 	bl	800bbc0 <__pow5mult>
 800aae0:	9005      	str	r0, [sp, #20]
 800aae2:	2101      	movs	r1, #1
 800aae4:	9803      	ldr	r0, [sp, #12]
 800aae6:	f000 ffa1 	bl	800ba2c <__i2b>
 800aaea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aaec:	0006      	movs	r6, r0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d100      	bne.n	800aaf4 <_dtoa_r+0x824>
 800aaf2:	e1bc      	b.n	800ae6e <_dtoa_r+0xb9e>
 800aaf4:	001a      	movs	r2, r3
 800aaf6:	0001      	movs	r1, r0
 800aaf8:	9803      	ldr	r0, [sp, #12]
 800aafa:	f001 f861 	bl	800bbc0 <__pow5mult>
 800aafe:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ab00:	0006      	movs	r6, r0
 800ab02:	2500      	movs	r5, #0
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	dc16      	bgt.n	800ab36 <_dtoa_r+0x866>
 800ab08:	2500      	movs	r5, #0
 800ab0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab0c:	42ab      	cmp	r3, r5
 800ab0e:	d10e      	bne.n	800ab2e <_dtoa_r+0x85e>
 800ab10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab12:	031b      	lsls	r3, r3, #12
 800ab14:	42ab      	cmp	r3, r5
 800ab16:	d10a      	bne.n	800ab2e <_dtoa_r+0x85e>
 800ab18:	4b8d      	ldr	r3, [pc, #564]	@ (800ad50 <_dtoa_r+0xa80>)
 800ab1a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ab1c:	4213      	tst	r3, r2
 800ab1e:	d006      	beq.n	800ab2e <_dtoa_r+0x85e>
 800ab20:	9b06      	ldr	r3, [sp, #24]
 800ab22:	3501      	adds	r5, #1
 800ab24:	3301      	adds	r3, #1
 800ab26:	9306      	str	r3, [sp, #24]
 800ab28:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	930d      	str	r3, [sp, #52]	@ 0x34
 800ab2e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ab30:	2001      	movs	r0, #1
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d008      	beq.n	800ab48 <_dtoa_r+0x878>
 800ab36:	6933      	ldr	r3, [r6, #16]
 800ab38:	3303      	adds	r3, #3
 800ab3a:	009b      	lsls	r3, r3, #2
 800ab3c:	18f3      	adds	r3, r6, r3
 800ab3e:	6858      	ldr	r0, [r3, #4]
 800ab40:	f000 ff24 	bl	800b98c <__hi0bits>
 800ab44:	2320      	movs	r3, #32
 800ab46:	1a18      	subs	r0, r3, r0
 800ab48:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab4a:	1818      	adds	r0, r3, r0
 800ab4c:	0002      	movs	r2, r0
 800ab4e:	231f      	movs	r3, #31
 800ab50:	401a      	ands	r2, r3
 800ab52:	4218      	tst	r0, r3
 800ab54:	d065      	beq.n	800ac22 <_dtoa_r+0x952>
 800ab56:	3301      	adds	r3, #1
 800ab58:	1a9b      	subs	r3, r3, r2
 800ab5a:	2b04      	cmp	r3, #4
 800ab5c:	dd5d      	ble.n	800ac1a <_dtoa_r+0x94a>
 800ab5e:	231c      	movs	r3, #28
 800ab60:	1a9b      	subs	r3, r3, r2
 800ab62:	9a06      	ldr	r2, [sp, #24]
 800ab64:	18e4      	adds	r4, r4, r3
 800ab66:	18d2      	adds	r2, r2, r3
 800ab68:	9206      	str	r2, [sp, #24]
 800ab6a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ab6c:	18d3      	adds	r3, r2, r3
 800ab6e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ab70:	9b06      	ldr	r3, [sp, #24]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	dd05      	ble.n	800ab82 <_dtoa_r+0x8b2>
 800ab76:	001a      	movs	r2, r3
 800ab78:	9905      	ldr	r1, [sp, #20]
 800ab7a:	9803      	ldr	r0, [sp, #12]
 800ab7c:	f001 f87c 	bl	800bc78 <__lshift>
 800ab80:	9005      	str	r0, [sp, #20]
 800ab82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	dd05      	ble.n	800ab94 <_dtoa_r+0x8c4>
 800ab88:	0031      	movs	r1, r6
 800ab8a:	001a      	movs	r2, r3
 800ab8c:	9803      	ldr	r0, [sp, #12]
 800ab8e:	f001 f873 	bl	800bc78 <__lshift>
 800ab92:	0006      	movs	r6, r0
 800ab94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d045      	beq.n	800ac26 <_dtoa_r+0x956>
 800ab9a:	0031      	movs	r1, r6
 800ab9c:	9805      	ldr	r0, [sp, #20]
 800ab9e:	f001 f8d7 	bl	800bd50 <__mcmp>
 800aba2:	2800      	cmp	r0, #0
 800aba4:	da3f      	bge.n	800ac26 <_dtoa_r+0x956>
 800aba6:	9b04      	ldr	r3, [sp, #16]
 800aba8:	220a      	movs	r2, #10
 800abaa:	3b01      	subs	r3, #1
 800abac:	930c      	str	r3, [sp, #48]	@ 0x30
 800abae:	9905      	ldr	r1, [sp, #20]
 800abb0:	2300      	movs	r3, #0
 800abb2:	9803      	ldr	r0, [sp, #12]
 800abb4:	f000 fe5a 	bl	800b86c <__multadd>
 800abb8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800abba:	9005      	str	r0, [sp, #20]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d100      	bne.n	800abc2 <_dtoa_r+0x8f2>
 800abc0:	e15c      	b.n	800ae7c <_dtoa_r+0xbac>
 800abc2:	2300      	movs	r3, #0
 800abc4:	0039      	movs	r1, r7
 800abc6:	220a      	movs	r2, #10
 800abc8:	9803      	ldr	r0, [sp, #12]
 800abca:	f000 fe4f 	bl	800b86c <__multadd>
 800abce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abd0:	0007      	movs	r7, r0
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	dc55      	bgt.n	800ac82 <_dtoa_r+0x9b2>
 800abd6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800abd8:	2b02      	cmp	r3, #2
 800abda:	dc2d      	bgt.n	800ac38 <_dtoa_r+0x968>
 800abdc:	e051      	b.n	800ac82 <_dtoa_r+0x9b2>
 800abde:	2336      	movs	r3, #54	@ 0x36
 800abe0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800abe2:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800abe4:	9c06      	ldr	r4, [sp, #24]
 800abe6:	1a9b      	subs	r3, r3, r2
 800abe8:	e73c      	b.n	800aa64 <_dtoa_r+0x794>
 800abea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abec:	1e5d      	subs	r5, r3, #1
 800abee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abf0:	42ab      	cmp	r3, r5
 800abf2:	db08      	blt.n	800ac06 <_dtoa_r+0x936>
 800abf4:	1b5d      	subs	r5, r3, r5
 800abf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abf8:	9c06      	ldr	r4, [sp, #24]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	db00      	blt.n	800ac00 <_dtoa_r+0x930>
 800abfe:	e731      	b.n	800aa64 <_dtoa_r+0x794>
 800ac00:	1ae4      	subs	r4, r4, r3
 800ac02:	2300      	movs	r3, #0
 800ac04:	e72e      	b.n	800aa64 <_dtoa_r+0x794>
 800ac06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac08:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ac0a:	1aeb      	subs	r3, r5, r3
 800ac0c:	18d3      	adds	r3, r2, r3
 800ac0e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800ac10:	9314      	str	r3, [sp, #80]	@ 0x50
 800ac12:	2500      	movs	r5, #0
 800ac14:	e7ef      	b.n	800abf6 <_dtoa_r+0x926>
 800ac16:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ac18:	e75e      	b.n	800aad8 <_dtoa_r+0x808>
 800ac1a:	2b04      	cmp	r3, #4
 800ac1c:	d0a8      	beq.n	800ab70 <_dtoa_r+0x8a0>
 800ac1e:	331c      	adds	r3, #28
 800ac20:	e79f      	b.n	800ab62 <_dtoa_r+0x892>
 800ac22:	0013      	movs	r3, r2
 800ac24:	e7fb      	b.n	800ac1e <_dtoa_r+0x94e>
 800ac26:	9b04      	ldr	r3, [sp, #16]
 800ac28:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac2c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	dc23      	bgt.n	800ac7a <_dtoa_r+0x9aa>
 800ac32:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ac34:	2b02      	cmp	r3, #2
 800ac36:	dd20      	ble.n	800ac7a <_dtoa_r+0x9aa>
 800ac38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d000      	beq.n	800ac40 <_dtoa_r+0x970>
 800ac3e:	e6b5      	b.n	800a9ac <_dtoa_r+0x6dc>
 800ac40:	0031      	movs	r1, r6
 800ac42:	2205      	movs	r2, #5
 800ac44:	9803      	ldr	r0, [sp, #12]
 800ac46:	f000 fe11 	bl	800b86c <__multadd>
 800ac4a:	0006      	movs	r6, r0
 800ac4c:	0001      	movs	r1, r0
 800ac4e:	9805      	ldr	r0, [sp, #20]
 800ac50:	f001 f87e 	bl	800bd50 <__mcmp>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	dc00      	bgt.n	800ac5a <_dtoa_r+0x98a>
 800ac58:	e6a8      	b.n	800a9ac <_dtoa_r+0x6dc>
 800ac5a:	9b08      	ldr	r3, [sp, #32]
 800ac5c:	9a08      	ldr	r2, [sp, #32]
 800ac5e:	1c5c      	adds	r4, r3, #1
 800ac60:	2331      	movs	r3, #49	@ 0x31
 800ac62:	7013      	strb	r3, [r2, #0]
 800ac64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ac66:	3301      	adds	r3, #1
 800ac68:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac6a:	e6a3      	b.n	800a9b4 <_dtoa_r+0x6e4>
 800ac6c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800ac6e:	0037      	movs	r7, r6
 800ac70:	e7f3      	b.n	800ac5a <_dtoa_r+0x98a>
 800ac72:	9b04      	ldr	r3, [sp, #16]
 800ac74:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800ac76:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac78:	e7f9      	b.n	800ac6e <_dtoa_r+0x99e>
 800ac7a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d100      	bne.n	800ac82 <_dtoa_r+0x9b2>
 800ac80:	e100      	b.n	800ae84 <_dtoa_r+0xbb4>
 800ac82:	2c00      	cmp	r4, #0
 800ac84:	dd05      	ble.n	800ac92 <_dtoa_r+0x9c2>
 800ac86:	0039      	movs	r1, r7
 800ac88:	0022      	movs	r2, r4
 800ac8a:	9803      	ldr	r0, [sp, #12]
 800ac8c:	f000 fff4 	bl	800bc78 <__lshift>
 800ac90:	0007      	movs	r7, r0
 800ac92:	0038      	movs	r0, r7
 800ac94:	2d00      	cmp	r5, #0
 800ac96:	d018      	beq.n	800acca <_dtoa_r+0x9fa>
 800ac98:	6879      	ldr	r1, [r7, #4]
 800ac9a:	9803      	ldr	r0, [sp, #12]
 800ac9c:	f000 fd7e 	bl	800b79c <_Balloc>
 800aca0:	1e04      	subs	r4, r0, #0
 800aca2:	d105      	bne.n	800acb0 <_dtoa_r+0x9e0>
 800aca4:	0022      	movs	r2, r4
 800aca6:	4b2b      	ldr	r3, [pc, #172]	@ (800ad54 <_dtoa_r+0xa84>)
 800aca8:	482b      	ldr	r0, [pc, #172]	@ (800ad58 <_dtoa_r+0xa88>)
 800acaa:	492c      	ldr	r1, [pc, #176]	@ (800ad5c <_dtoa_r+0xa8c>)
 800acac:	f7ff fb25 	bl	800a2fa <_dtoa_r+0x2a>
 800acb0:	0039      	movs	r1, r7
 800acb2:	693a      	ldr	r2, [r7, #16]
 800acb4:	310c      	adds	r1, #12
 800acb6:	3202      	adds	r2, #2
 800acb8:	0092      	lsls	r2, r2, #2
 800acba:	300c      	adds	r0, #12
 800acbc:	f7ff fa6a 	bl	800a194 <memcpy>
 800acc0:	2201      	movs	r2, #1
 800acc2:	0021      	movs	r1, r4
 800acc4:	9803      	ldr	r0, [sp, #12]
 800acc6:	f000 ffd7 	bl	800bc78 <__lshift>
 800acca:	9b08      	ldr	r3, [sp, #32]
 800accc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acce:	9306      	str	r3, [sp, #24]
 800acd0:	3b01      	subs	r3, #1
 800acd2:	189b      	adds	r3, r3, r2
 800acd4:	2201      	movs	r2, #1
 800acd6:	9704      	str	r7, [sp, #16]
 800acd8:	0007      	movs	r7, r0
 800acda:	930f      	str	r3, [sp, #60]	@ 0x3c
 800acdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acde:	4013      	ands	r3, r2
 800ace0:	930e      	str	r3, [sp, #56]	@ 0x38
 800ace2:	0031      	movs	r1, r6
 800ace4:	9805      	ldr	r0, [sp, #20]
 800ace6:	f7ff fa65 	bl	800a1b4 <quorem>
 800acea:	9904      	ldr	r1, [sp, #16]
 800acec:	0005      	movs	r5, r0
 800acee:	900a      	str	r0, [sp, #40]	@ 0x28
 800acf0:	9805      	ldr	r0, [sp, #20]
 800acf2:	f001 f82d 	bl	800bd50 <__mcmp>
 800acf6:	003a      	movs	r2, r7
 800acf8:	900d      	str	r0, [sp, #52]	@ 0x34
 800acfa:	0031      	movs	r1, r6
 800acfc:	9803      	ldr	r0, [sp, #12]
 800acfe:	f001 f843 	bl	800bd88 <__mdiff>
 800ad02:	2201      	movs	r2, #1
 800ad04:	68c3      	ldr	r3, [r0, #12]
 800ad06:	0004      	movs	r4, r0
 800ad08:	3530      	adds	r5, #48	@ 0x30
 800ad0a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d104      	bne.n	800ad1a <_dtoa_r+0xa4a>
 800ad10:	0001      	movs	r1, r0
 800ad12:	9805      	ldr	r0, [sp, #20]
 800ad14:	f001 f81c 	bl	800bd50 <__mcmp>
 800ad18:	9009      	str	r0, [sp, #36]	@ 0x24
 800ad1a:	0021      	movs	r1, r4
 800ad1c:	9803      	ldr	r0, [sp, #12]
 800ad1e:	f000 fd81 	bl	800b824 <_Bfree>
 800ad22:	9b06      	ldr	r3, [sp, #24]
 800ad24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad26:	1c5c      	adds	r4, r3, #1
 800ad28:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	d116      	bne.n	800ad60 <_dtoa_r+0xa90>
 800ad32:	2d39      	cmp	r5, #57	@ 0x39
 800ad34:	d02f      	beq.n	800ad96 <_dtoa_r+0xac6>
 800ad36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	dd01      	ble.n	800ad40 <_dtoa_r+0xa70>
 800ad3c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ad3e:	3531      	adds	r5, #49	@ 0x31
 800ad40:	9b06      	ldr	r3, [sp, #24]
 800ad42:	701d      	strb	r5, [r3, #0]
 800ad44:	e638      	b.n	800a9b8 <_dtoa_r+0x6e8>
 800ad46:	46c0      	nop			@ (mov r8, r8)
 800ad48:	40240000 	.word	0x40240000
 800ad4c:	00000433 	.word	0x00000433
 800ad50:	7ff00000 	.word	0x7ff00000
 800ad54:	0800cf09 	.word	0x0800cf09
 800ad58:	0800ceb1 	.word	0x0800ceb1
 800ad5c:	000002ef 	.word	0x000002ef
 800ad60:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	db04      	blt.n	800ad70 <_dtoa_r+0xaa0>
 800ad66:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad6c:	4313      	orrs	r3, r2
 800ad6e:	d11e      	bne.n	800adae <_dtoa_r+0xade>
 800ad70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	dde4      	ble.n	800ad40 <_dtoa_r+0xa70>
 800ad76:	9905      	ldr	r1, [sp, #20]
 800ad78:	2201      	movs	r2, #1
 800ad7a:	9803      	ldr	r0, [sp, #12]
 800ad7c:	f000 ff7c 	bl	800bc78 <__lshift>
 800ad80:	0031      	movs	r1, r6
 800ad82:	9005      	str	r0, [sp, #20]
 800ad84:	f000 ffe4 	bl	800bd50 <__mcmp>
 800ad88:	2800      	cmp	r0, #0
 800ad8a:	dc02      	bgt.n	800ad92 <_dtoa_r+0xac2>
 800ad8c:	d1d8      	bne.n	800ad40 <_dtoa_r+0xa70>
 800ad8e:	07eb      	lsls	r3, r5, #31
 800ad90:	d5d6      	bpl.n	800ad40 <_dtoa_r+0xa70>
 800ad92:	2d39      	cmp	r5, #57	@ 0x39
 800ad94:	d1d2      	bne.n	800ad3c <_dtoa_r+0xa6c>
 800ad96:	2339      	movs	r3, #57	@ 0x39
 800ad98:	9a06      	ldr	r2, [sp, #24]
 800ad9a:	7013      	strb	r3, [r2, #0]
 800ad9c:	0023      	movs	r3, r4
 800ad9e:	001c      	movs	r4, r3
 800ada0:	3b01      	subs	r3, #1
 800ada2:	781a      	ldrb	r2, [r3, #0]
 800ada4:	2a39      	cmp	r2, #57	@ 0x39
 800ada6:	d04f      	beq.n	800ae48 <_dtoa_r+0xb78>
 800ada8:	3201      	adds	r2, #1
 800adaa:	701a      	strb	r2, [r3, #0]
 800adac:	e604      	b.n	800a9b8 <_dtoa_r+0x6e8>
 800adae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	dd03      	ble.n	800adbc <_dtoa_r+0xaec>
 800adb4:	2d39      	cmp	r5, #57	@ 0x39
 800adb6:	d0ee      	beq.n	800ad96 <_dtoa_r+0xac6>
 800adb8:	3501      	adds	r5, #1
 800adba:	e7c1      	b.n	800ad40 <_dtoa_r+0xa70>
 800adbc:	9b06      	ldr	r3, [sp, #24]
 800adbe:	9a06      	ldr	r2, [sp, #24]
 800adc0:	701d      	strb	r5, [r3, #0]
 800adc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d02a      	beq.n	800ae1e <_dtoa_r+0xb4e>
 800adc8:	2300      	movs	r3, #0
 800adca:	220a      	movs	r2, #10
 800adcc:	9905      	ldr	r1, [sp, #20]
 800adce:	9803      	ldr	r0, [sp, #12]
 800add0:	f000 fd4c 	bl	800b86c <__multadd>
 800add4:	9b04      	ldr	r3, [sp, #16]
 800add6:	9005      	str	r0, [sp, #20]
 800add8:	42bb      	cmp	r3, r7
 800adda:	d109      	bne.n	800adf0 <_dtoa_r+0xb20>
 800addc:	2300      	movs	r3, #0
 800adde:	220a      	movs	r2, #10
 800ade0:	9904      	ldr	r1, [sp, #16]
 800ade2:	9803      	ldr	r0, [sp, #12]
 800ade4:	f000 fd42 	bl	800b86c <__multadd>
 800ade8:	9004      	str	r0, [sp, #16]
 800adea:	0007      	movs	r7, r0
 800adec:	9406      	str	r4, [sp, #24]
 800adee:	e778      	b.n	800ace2 <_dtoa_r+0xa12>
 800adf0:	9904      	ldr	r1, [sp, #16]
 800adf2:	2300      	movs	r3, #0
 800adf4:	220a      	movs	r2, #10
 800adf6:	9803      	ldr	r0, [sp, #12]
 800adf8:	f000 fd38 	bl	800b86c <__multadd>
 800adfc:	2300      	movs	r3, #0
 800adfe:	9004      	str	r0, [sp, #16]
 800ae00:	220a      	movs	r2, #10
 800ae02:	0039      	movs	r1, r7
 800ae04:	9803      	ldr	r0, [sp, #12]
 800ae06:	f000 fd31 	bl	800b86c <__multadd>
 800ae0a:	e7ee      	b.n	800adea <_dtoa_r+0xb1a>
 800ae0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae0e:	2401      	movs	r4, #1
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	dd00      	ble.n	800ae16 <_dtoa_r+0xb46>
 800ae14:	001c      	movs	r4, r3
 800ae16:	9b08      	ldr	r3, [sp, #32]
 800ae18:	191c      	adds	r4, r3, r4
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	9304      	str	r3, [sp, #16]
 800ae1e:	9905      	ldr	r1, [sp, #20]
 800ae20:	2201      	movs	r2, #1
 800ae22:	9803      	ldr	r0, [sp, #12]
 800ae24:	f000 ff28 	bl	800bc78 <__lshift>
 800ae28:	0031      	movs	r1, r6
 800ae2a:	9005      	str	r0, [sp, #20]
 800ae2c:	f000 ff90 	bl	800bd50 <__mcmp>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	dcb3      	bgt.n	800ad9c <_dtoa_r+0xacc>
 800ae34:	d101      	bne.n	800ae3a <_dtoa_r+0xb6a>
 800ae36:	07ed      	lsls	r5, r5, #31
 800ae38:	d4b0      	bmi.n	800ad9c <_dtoa_r+0xacc>
 800ae3a:	0023      	movs	r3, r4
 800ae3c:	001c      	movs	r4, r3
 800ae3e:	3b01      	subs	r3, #1
 800ae40:	781a      	ldrb	r2, [r3, #0]
 800ae42:	2a30      	cmp	r2, #48	@ 0x30
 800ae44:	d0fa      	beq.n	800ae3c <_dtoa_r+0xb6c>
 800ae46:	e5b7      	b.n	800a9b8 <_dtoa_r+0x6e8>
 800ae48:	9a08      	ldr	r2, [sp, #32]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d1a7      	bne.n	800ad9e <_dtoa_r+0xace>
 800ae4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae50:	3301      	adds	r3, #1
 800ae52:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae54:	2331      	movs	r3, #49	@ 0x31
 800ae56:	7013      	strb	r3, [r2, #0]
 800ae58:	e5ae      	b.n	800a9b8 <_dtoa_r+0x6e8>
 800ae5a:	4b15      	ldr	r3, [pc, #84]	@ (800aeb0 <_dtoa_r+0xbe0>)
 800ae5c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ae5e:	9308      	str	r3, [sp, #32]
 800ae60:	4b14      	ldr	r3, [pc, #80]	@ (800aeb4 <_dtoa_r+0xbe4>)
 800ae62:	2a00      	cmp	r2, #0
 800ae64:	d001      	beq.n	800ae6a <_dtoa_r+0xb9a>
 800ae66:	f7ff fa7b 	bl	800a360 <_dtoa_r+0x90>
 800ae6a:	f7ff fa7b 	bl	800a364 <_dtoa_r+0x94>
 800ae6e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	dc00      	bgt.n	800ae76 <_dtoa_r+0xba6>
 800ae74:	e648      	b.n	800ab08 <_dtoa_r+0x838>
 800ae76:	2001      	movs	r0, #1
 800ae78:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ae7a:	e665      	b.n	800ab48 <_dtoa_r+0x878>
 800ae7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	dc00      	bgt.n	800ae84 <_dtoa_r+0xbb4>
 800ae82:	e6d6      	b.n	800ac32 <_dtoa_r+0x962>
 800ae84:	2400      	movs	r4, #0
 800ae86:	0031      	movs	r1, r6
 800ae88:	9805      	ldr	r0, [sp, #20]
 800ae8a:	f7ff f993 	bl	800a1b4 <quorem>
 800ae8e:	9b08      	ldr	r3, [sp, #32]
 800ae90:	3030      	adds	r0, #48	@ 0x30
 800ae92:	5518      	strb	r0, [r3, r4]
 800ae94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae96:	3401      	adds	r4, #1
 800ae98:	0005      	movs	r5, r0
 800ae9a:	429c      	cmp	r4, r3
 800ae9c:	dab6      	bge.n	800ae0c <_dtoa_r+0xb3c>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	220a      	movs	r2, #10
 800aea2:	9905      	ldr	r1, [sp, #20]
 800aea4:	9803      	ldr	r0, [sp, #12]
 800aea6:	f000 fce1 	bl	800b86c <__multadd>
 800aeaa:	9005      	str	r0, [sp, #20]
 800aeac:	e7eb      	b.n	800ae86 <_dtoa_r+0xbb6>
 800aeae:	46c0      	nop			@ (mov r8, r8)
 800aeb0:	0800ce8d 	.word	0x0800ce8d
 800aeb4:	0800ce95 	.word	0x0800ce95

0800aeb8 <_free_r>:
 800aeb8:	b570      	push	{r4, r5, r6, lr}
 800aeba:	0005      	movs	r5, r0
 800aebc:	1e0c      	subs	r4, r1, #0
 800aebe:	d010      	beq.n	800aee2 <_free_r+0x2a>
 800aec0:	3c04      	subs	r4, #4
 800aec2:	6823      	ldr	r3, [r4, #0]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	da00      	bge.n	800aeca <_free_r+0x12>
 800aec8:	18e4      	adds	r4, r4, r3
 800aeca:	0028      	movs	r0, r5
 800aecc:	f000 fc56 	bl	800b77c <__malloc_lock>
 800aed0:	4a1d      	ldr	r2, [pc, #116]	@ (800af48 <_free_r+0x90>)
 800aed2:	6813      	ldr	r3, [r2, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d105      	bne.n	800aee4 <_free_r+0x2c>
 800aed8:	6063      	str	r3, [r4, #4]
 800aeda:	6014      	str	r4, [r2, #0]
 800aedc:	0028      	movs	r0, r5
 800aede:	f000 fc55 	bl	800b78c <__malloc_unlock>
 800aee2:	bd70      	pop	{r4, r5, r6, pc}
 800aee4:	42a3      	cmp	r3, r4
 800aee6:	d908      	bls.n	800aefa <_free_r+0x42>
 800aee8:	6820      	ldr	r0, [r4, #0]
 800aeea:	1821      	adds	r1, r4, r0
 800aeec:	428b      	cmp	r3, r1
 800aeee:	d1f3      	bne.n	800aed8 <_free_r+0x20>
 800aef0:	6819      	ldr	r1, [r3, #0]
 800aef2:	685b      	ldr	r3, [r3, #4]
 800aef4:	1809      	adds	r1, r1, r0
 800aef6:	6021      	str	r1, [r4, #0]
 800aef8:	e7ee      	b.n	800aed8 <_free_r+0x20>
 800aefa:	001a      	movs	r2, r3
 800aefc:	685b      	ldr	r3, [r3, #4]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d001      	beq.n	800af06 <_free_r+0x4e>
 800af02:	42a3      	cmp	r3, r4
 800af04:	d9f9      	bls.n	800aefa <_free_r+0x42>
 800af06:	6811      	ldr	r1, [r2, #0]
 800af08:	1850      	adds	r0, r2, r1
 800af0a:	42a0      	cmp	r0, r4
 800af0c:	d10b      	bne.n	800af26 <_free_r+0x6e>
 800af0e:	6820      	ldr	r0, [r4, #0]
 800af10:	1809      	adds	r1, r1, r0
 800af12:	1850      	adds	r0, r2, r1
 800af14:	6011      	str	r1, [r2, #0]
 800af16:	4283      	cmp	r3, r0
 800af18:	d1e0      	bne.n	800aedc <_free_r+0x24>
 800af1a:	6818      	ldr	r0, [r3, #0]
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	1841      	adds	r1, r0, r1
 800af20:	6011      	str	r1, [r2, #0]
 800af22:	6053      	str	r3, [r2, #4]
 800af24:	e7da      	b.n	800aedc <_free_r+0x24>
 800af26:	42a0      	cmp	r0, r4
 800af28:	d902      	bls.n	800af30 <_free_r+0x78>
 800af2a:	230c      	movs	r3, #12
 800af2c:	602b      	str	r3, [r5, #0]
 800af2e:	e7d5      	b.n	800aedc <_free_r+0x24>
 800af30:	6820      	ldr	r0, [r4, #0]
 800af32:	1821      	adds	r1, r4, r0
 800af34:	428b      	cmp	r3, r1
 800af36:	d103      	bne.n	800af40 <_free_r+0x88>
 800af38:	6819      	ldr	r1, [r3, #0]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	1809      	adds	r1, r1, r0
 800af3e:	6021      	str	r1, [r4, #0]
 800af40:	6063      	str	r3, [r4, #4]
 800af42:	6054      	str	r4, [r2, #4]
 800af44:	e7ca      	b.n	800aedc <_free_r+0x24>
 800af46:	46c0      	nop			@ (mov r8, r8)
 800af48:	20000728 	.word	0x20000728

0800af4c <rshift>:
 800af4c:	0002      	movs	r2, r0
 800af4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af50:	6904      	ldr	r4, [r0, #16]
 800af52:	b085      	sub	sp, #20
 800af54:	3214      	adds	r2, #20
 800af56:	114b      	asrs	r3, r1, #5
 800af58:	0016      	movs	r6, r2
 800af5a:	9302      	str	r3, [sp, #8]
 800af5c:	429c      	cmp	r4, r3
 800af5e:	dd31      	ble.n	800afc4 <rshift+0x78>
 800af60:	261f      	movs	r6, #31
 800af62:	000f      	movs	r7, r1
 800af64:	009b      	lsls	r3, r3, #2
 800af66:	00a5      	lsls	r5, r4, #2
 800af68:	18d3      	adds	r3, r2, r3
 800af6a:	4037      	ands	r7, r6
 800af6c:	1955      	adds	r5, r2, r5
 800af6e:	9300      	str	r3, [sp, #0]
 800af70:	9701      	str	r7, [sp, #4]
 800af72:	4231      	tst	r1, r6
 800af74:	d10d      	bne.n	800af92 <rshift+0x46>
 800af76:	0016      	movs	r6, r2
 800af78:	0019      	movs	r1, r3
 800af7a:	428d      	cmp	r5, r1
 800af7c:	d836      	bhi.n	800afec <rshift+0xa0>
 800af7e:	9b00      	ldr	r3, [sp, #0]
 800af80:	2600      	movs	r6, #0
 800af82:	3b03      	subs	r3, #3
 800af84:	429d      	cmp	r5, r3
 800af86:	d302      	bcc.n	800af8e <rshift+0x42>
 800af88:	9b02      	ldr	r3, [sp, #8]
 800af8a:	1ae4      	subs	r4, r4, r3
 800af8c:	00a6      	lsls	r6, r4, #2
 800af8e:	1996      	adds	r6, r2, r6
 800af90:	e018      	b.n	800afc4 <rshift+0x78>
 800af92:	2120      	movs	r1, #32
 800af94:	9e01      	ldr	r6, [sp, #4]
 800af96:	9f01      	ldr	r7, [sp, #4]
 800af98:	1b89      	subs	r1, r1, r6
 800af9a:	9e00      	ldr	r6, [sp, #0]
 800af9c:	9103      	str	r1, [sp, #12]
 800af9e:	ce02      	ldmia	r6!, {r1}
 800afa0:	4694      	mov	ip, r2
 800afa2:	40f9      	lsrs	r1, r7
 800afa4:	42b5      	cmp	r5, r6
 800afa6:	d816      	bhi.n	800afd6 <rshift+0x8a>
 800afa8:	9b00      	ldr	r3, [sp, #0]
 800afaa:	2600      	movs	r6, #0
 800afac:	3301      	adds	r3, #1
 800afae:	429d      	cmp	r5, r3
 800afb0:	d303      	bcc.n	800afba <rshift+0x6e>
 800afb2:	9b02      	ldr	r3, [sp, #8]
 800afb4:	1ae4      	subs	r4, r4, r3
 800afb6:	00a6      	lsls	r6, r4, #2
 800afb8:	3e04      	subs	r6, #4
 800afba:	1996      	adds	r6, r2, r6
 800afbc:	6031      	str	r1, [r6, #0]
 800afbe:	2900      	cmp	r1, #0
 800afc0:	d000      	beq.n	800afc4 <rshift+0x78>
 800afc2:	3604      	adds	r6, #4
 800afc4:	1ab1      	subs	r1, r6, r2
 800afc6:	1089      	asrs	r1, r1, #2
 800afc8:	6101      	str	r1, [r0, #16]
 800afca:	4296      	cmp	r6, r2
 800afcc:	d101      	bne.n	800afd2 <rshift+0x86>
 800afce:	2300      	movs	r3, #0
 800afd0:	6143      	str	r3, [r0, #20]
 800afd2:	b005      	add	sp, #20
 800afd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afd6:	6837      	ldr	r7, [r6, #0]
 800afd8:	9b03      	ldr	r3, [sp, #12]
 800afda:	409f      	lsls	r7, r3
 800afdc:	430f      	orrs	r7, r1
 800afde:	4661      	mov	r1, ip
 800afe0:	c180      	stmia	r1!, {r7}
 800afe2:	468c      	mov	ip, r1
 800afe4:	9b01      	ldr	r3, [sp, #4]
 800afe6:	ce02      	ldmia	r6!, {r1}
 800afe8:	40d9      	lsrs	r1, r3
 800afea:	e7db      	b.n	800afa4 <rshift+0x58>
 800afec:	c980      	ldmia	r1!, {r7}
 800afee:	c680      	stmia	r6!, {r7}
 800aff0:	e7c3      	b.n	800af7a <rshift+0x2e>

0800aff2 <__hexdig_fun>:
 800aff2:	0002      	movs	r2, r0
 800aff4:	3a30      	subs	r2, #48	@ 0x30
 800aff6:	0003      	movs	r3, r0
 800aff8:	2a09      	cmp	r2, #9
 800affa:	d802      	bhi.n	800b002 <__hexdig_fun+0x10>
 800affc:	3b20      	subs	r3, #32
 800affe:	b2d8      	uxtb	r0, r3
 800b000:	4770      	bx	lr
 800b002:	0002      	movs	r2, r0
 800b004:	3a61      	subs	r2, #97	@ 0x61
 800b006:	2a05      	cmp	r2, #5
 800b008:	d801      	bhi.n	800b00e <__hexdig_fun+0x1c>
 800b00a:	3b47      	subs	r3, #71	@ 0x47
 800b00c:	e7f7      	b.n	800affe <__hexdig_fun+0xc>
 800b00e:	001a      	movs	r2, r3
 800b010:	3a41      	subs	r2, #65	@ 0x41
 800b012:	2000      	movs	r0, #0
 800b014:	2a05      	cmp	r2, #5
 800b016:	d8f3      	bhi.n	800b000 <__hexdig_fun+0xe>
 800b018:	3b27      	subs	r3, #39	@ 0x27
 800b01a:	e7f0      	b.n	800affe <__hexdig_fun+0xc>

0800b01c <__gethex>:
 800b01c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b01e:	b089      	sub	sp, #36	@ 0x24
 800b020:	9307      	str	r3, [sp, #28]
 800b022:	680b      	ldr	r3, [r1, #0]
 800b024:	9201      	str	r2, [sp, #4]
 800b026:	9003      	str	r0, [sp, #12]
 800b028:	9106      	str	r1, [sp, #24]
 800b02a:	1c9a      	adds	r2, r3, #2
 800b02c:	0011      	movs	r1, r2
 800b02e:	3201      	adds	r2, #1
 800b030:	1e50      	subs	r0, r2, #1
 800b032:	7800      	ldrb	r0, [r0, #0]
 800b034:	2830      	cmp	r0, #48	@ 0x30
 800b036:	d0f9      	beq.n	800b02c <__gethex+0x10>
 800b038:	1acb      	subs	r3, r1, r3
 800b03a:	3b02      	subs	r3, #2
 800b03c:	9305      	str	r3, [sp, #20]
 800b03e:	9100      	str	r1, [sp, #0]
 800b040:	f7ff ffd7 	bl	800aff2 <__hexdig_fun>
 800b044:	2300      	movs	r3, #0
 800b046:	001d      	movs	r5, r3
 800b048:	9302      	str	r3, [sp, #8]
 800b04a:	4298      	cmp	r0, r3
 800b04c:	d11e      	bne.n	800b08c <__gethex+0x70>
 800b04e:	2201      	movs	r2, #1
 800b050:	49a6      	ldr	r1, [pc, #664]	@ (800b2ec <__gethex+0x2d0>)
 800b052:	9800      	ldr	r0, [sp, #0]
 800b054:	f7ff f802 	bl	800a05c <strncmp>
 800b058:	0007      	movs	r7, r0
 800b05a:	42a8      	cmp	r0, r5
 800b05c:	d000      	beq.n	800b060 <__gethex+0x44>
 800b05e:	e06a      	b.n	800b136 <__gethex+0x11a>
 800b060:	9b00      	ldr	r3, [sp, #0]
 800b062:	7858      	ldrb	r0, [r3, #1]
 800b064:	1c5c      	adds	r4, r3, #1
 800b066:	f7ff ffc4 	bl	800aff2 <__hexdig_fun>
 800b06a:	2301      	movs	r3, #1
 800b06c:	9302      	str	r3, [sp, #8]
 800b06e:	42a8      	cmp	r0, r5
 800b070:	d02f      	beq.n	800b0d2 <__gethex+0xb6>
 800b072:	9400      	str	r4, [sp, #0]
 800b074:	9b00      	ldr	r3, [sp, #0]
 800b076:	7818      	ldrb	r0, [r3, #0]
 800b078:	2830      	cmp	r0, #48	@ 0x30
 800b07a:	d009      	beq.n	800b090 <__gethex+0x74>
 800b07c:	f7ff ffb9 	bl	800aff2 <__hexdig_fun>
 800b080:	4242      	negs	r2, r0
 800b082:	4142      	adcs	r2, r0
 800b084:	2301      	movs	r3, #1
 800b086:	0025      	movs	r5, r4
 800b088:	9202      	str	r2, [sp, #8]
 800b08a:	9305      	str	r3, [sp, #20]
 800b08c:	9c00      	ldr	r4, [sp, #0]
 800b08e:	e004      	b.n	800b09a <__gethex+0x7e>
 800b090:	9b00      	ldr	r3, [sp, #0]
 800b092:	3301      	adds	r3, #1
 800b094:	9300      	str	r3, [sp, #0]
 800b096:	e7ed      	b.n	800b074 <__gethex+0x58>
 800b098:	3401      	adds	r4, #1
 800b09a:	7820      	ldrb	r0, [r4, #0]
 800b09c:	f7ff ffa9 	bl	800aff2 <__hexdig_fun>
 800b0a0:	1e07      	subs	r7, r0, #0
 800b0a2:	d1f9      	bne.n	800b098 <__gethex+0x7c>
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	0020      	movs	r0, r4
 800b0a8:	4990      	ldr	r1, [pc, #576]	@ (800b2ec <__gethex+0x2d0>)
 800b0aa:	f7fe ffd7 	bl	800a05c <strncmp>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d10d      	bne.n	800b0ce <__gethex+0xb2>
 800b0b2:	2d00      	cmp	r5, #0
 800b0b4:	d106      	bne.n	800b0c4 <__gethex+0xa8>
 800b0b6:	3401      	adds	r4, #1
 800b0b8:	0025      	movs	r5, r4
 800b0ba:	7820      	ldrb	r0, [r4, #0]
 800b0bc:	f7ff ff99 	bl	800aff2 <__hexdig_fun>
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	d102      	bne.n	800b0ca <__gethex+0xae>
 800b0c4:	1b2d      	subs	r5, r5, r4
 800b0c6:	00af      	lsls	r7, r5, #2
 800b0c8:	e003      	b.n	800b0d2 <__gethex+0xb6>
 800b0ca:	3401      	adds	r4, #1
 800b0cc:	e7f5      	b.n	800b0ba <__gethex+0x9e>
 800b0ce:	2d00      	cmp	r5, #0
 800b0d0:	d1f8      	bne.n	800b0c4 <__gethex+0xa8>
 800b0d2:	2220      	movs	r2, #32
 800b0d4:	7823      	ldrb	r3, [r4, #0]
 800b0d6:	0026      	movs	r6, r4
 800b0d8:	4393      	bics	r3, r2
 800b0da:	2b50      	cmp	r3, #80	@ 0x50
 800b0dc:	d11d      	bne.n	800b11a <__gethex+0xfe>
 800b0de:	7863      	ldrb	r3, [r4, #1]
 800b0e0:	2b2b      	cmp	r3, #43	@ 0x2b
 800b0e2:	d02d      	beq.n	800b140 <__gethex+0x124>
 800b0e4:	2b2d      	cmp	r3, #45	@ 0x2d
 800b0e6:	d02f      	beq.n	800b148 <__gethex+0x12c>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	1c66      	adds	r6, r4, #1
 800b0ec:	9304      	str	r3, [sp, #16]
 800b0ee:	7830      	ldrb	r0, [r6, #0]
 800b0f0:	f7ff ff7f 	bl	800aff2 <__hexdig_fun>
 800b0f4:	1e43      	subs	r3, r0, #1
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	0005      	movs	r5, r0
 800b0fa:	2b18      	cmp	r3, #24
 800b0fc:	d82a      	bhi.n	800b154 <__gethex+0x138>
 800b0fe:	7870      	ldrb	r0, [r6, #1]
 800b100:	f7ff ff77 	bl	800aff2 <__hexdig_fun>
 800b104:	1e43      	subs	r3, r0, #1
 800b106:	b2db      	uxtb	r3, r3
 800b108:	3601      	adds	r6, #1
 800b10a:	3d10      	subs	r5, #16
 800b10c:	2b18      	cmp	r3, #24
 800b10e:	d91d      	bls.n	800b14c <__gethex+0x130>
 800b110:	9b04      	ldr	r3, [sp, #16]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d000      	beq.n	800b118 <__gethex+0xfc>
 800b116:	426d      	negs	r5, r5
 800b118:	197f      	adds	r7, r7, r5
 800b11a:	9b06      	ldr	r3, [sp, #24]
 800b11c:	601e      	str	r6, [r3, #0]
 800b11e:	9b02      	ldr	r3, [sp, #8]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d019      	beq.n	800b158 <__gethex+0x13c>
 800b124:	9b05      	ldr	r3, [sp, #20]
 800b126:	2606      	movs	r6, #6
 800b128:	425a      	negs	r2, r3
 800b12a:	4153      	adcs	r3, r2
 800b12c:	425b      	negs	r3, r3
 800b12e:	401e      	ands	r6, r3
 800b130:	0030      	movs	r0, r6
 800b132:	b009      	add	sp, #36	@ 0x24
 800b134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b136:	2301      	movs	r3, #1
 800b138:	2700      	movs	r7, #0
 800b13a:	9c00      	ldr	r4, [sp, #0]
 800b13c:	9302      	str	r3, [sp, #8]
 800b13e:	e7c8      	b.n	800b0d2 <__gethex+0xb6>
 800b140:	2300      	movs	r3, #0
 800b142:	9304      	str	r3, [sp, #16]
 800b144:	1ca6      	adds	r6, r4, #2
 800b146:	e7d2      	b.n	800b0ee <__gethex+0xd2>
 800b148:	2301      	movs	r3, #1
 800b14a:	e7fa      	b.n	800b142 <__gethex+0x126>
 800b14c:	230a      	movs	r3, #10
 800b14e:	435d      	muls	r5, r3
 800b150:	182d      	adds	r5, r5, r0
 800b152:	e7d4      	b.n	800b0fe <__gethex+0xe2>
 800b154:	0026      	movs	r6, r4
 800b156:	e7e0      	b.n	800b11a <__gethex+0xfe>
 800b158:	9b00      	ldr	r3, [sp, #0]
 800b15a:	9902      	ldr	r1, [sp, #8]
 800b15c:	1ae3      	subs	r3, r4, r3
 800b15e:	3b01      	subs	r3, #1
 800b160:	2b07      	cmp	r3, #7
 800b162:	dc0a      	bgt.n	800b17a <__gethex+0x15e>
 800b164:	9803      	ldr	r0, [sp, #12]
 800b166:	f000 fb19 	bl	800b79c <_Balloc>
 800b16a:	1e05      	subs	r5, r0, #0
 800b16c:	d108      	bne.n	800b180 <__gethex+0x164>
 800b16e:	002a      	movs	r2, r5
 800b170:	21e4      	movs	r1, #228	@ 0xe4
 800b172:	4b5f      	ldr	r3, [pc, #380]	@ (800b2f0 <__gethex+0x2d4>)
 800b174:	485f      	ldr	r0, [pc, #380]	@ (800b2f4 <__gethex+0x2d8>)
 800b176:	f001 fa7f 	bl	800c678 <__assert_func>
 800b17a:	3101      	adds	r1, #1
 800b17c:	105b      	asrs	r3, r3, #1
 800b17e:	e7ef      	b.n	800b160 <__gethex+0x144>
 800b180:	0003      	movs	r3, r0
 800b182:	3314      	adds	r3, #20
 800b184:	9302      	str	r3, [sp, #8]
 800b186:	9305      	str	r3, [sp, #20]
 800b188:	2300      	movs	r3, #0
 800b18a:	001e      	movs	r6, r3
 800b18c:	9304      	str	r3, [sp, #16]
 800b18e:	9b00      	ldr	r3, [sp, #0]
 800b190:	42a3      	cmp	r3, r4
 800b192:	d338      	bcc.n	800b206 <__gethex+0x1ea>
 800b194:	9c05      	ldr	r4, [sp, #20]
 800b196:	9b02      	ldr	r3, [sp, #8]
 800b198:	c440      	stmia	r4!, {r6}
 800b19a:	1ae4      	subs	r4, r4, r3
 800b19c:	10a4      	asrs	r4, r4, #2
 800b19e:	0030      	movs	r0, r6
 800b1a0:	612c      	str	r4, [r5, #16]
 800b1a2:	f000 fbf3 	bl	800b98c <__hi0bits>
 800b1a6:	9b01      	ldr	r3, [sp, #4]
 800b1a8:	0164      	lsls	r4, r4, #5
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	1a26      	subs	r6, r4, r0
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	429e      	cmp	r6, r3
 800b1b2:	dd52      	ble.n	800b25a <__gethex+0x23e>
 800b1b4:	1af6      	subs	r6, r6, r3
 800b1b6:	0031      	movs	r1, r6
 800b1b8:	0028      	movs	r0, r5
 800b1ba:	f000 ff96 	bl	800c0ea <__any_on>
 800b1be:	1e04      	subs	r4, r0, #0
 800b1c0:	d00f      	beq.n	800b1e2 <__gethex+0x1c6>
 800b1c2:	2401      	movs	r4, #1
 800b1c4:	231f      	movs	r3, #31
 800b1c6:	0020      	movs	r0, r4
 800b1c8:	1e72      	subs	r2, r6, #1
 800b1ca:	4013      	ands	r3, r2
 800b1cc:	4098      	lsls	r0, r3
 800b1ce:	0003      	movs	r3, r0
 800b1d0:	1151      	asrs	r1, r2, #5
 800b1d2:	9802      	ldr	r0, [sp, #8]
 800b1d4:	0089      	lsls	r1, r1, #2
 800b1d6:	5809      	ldr	r1, [r1, r0]
 800b1d8:	4219      	tst	r1, r3
 800b1da:	d002      	beq.n	800b1e2 <__gethex+0x1c6>
 800b1dc:	42a2      	cmp	r2, r4
 800b1de:	dc34      	bgt.n	800b24a <__gethex+0x22e>
 800b1e0:	2402      	movs	r4, #2
 800b1e2:	0031      	movs	r1, r6
 800b1e4:	0028      	movs	r0, r5
 800b1e6:	f7ff feb1 	bl	800af4c <rshift>
 800b1ea:	19bf      	adds	r7, r7, r6
 800b1ec:	9b01      	ldr	r3, [sp, #4]
 800b1ee:	689b      	ldr	r3, [r3, #8]
 800b1f0:	42bb      	cmp	r3, r7
 800b1f2:	da42      	bge.n	800b27a <__gethex+0x25e>
 800b1f4:	0029      	movs	r1, r5
 800b1f6:	9803      	ldr	r0, [sp, #12]
 800b1f8:	f000 fb14 	bl	800b824 <_Bfree>
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b200:	26a3      	movs	r6, #163	@ 0xa3
 800b202:	6013      	str	r3, [r2, #0]
 800b204:	e794      	b.n	800b130 <__gethex+0x114>
 800b206:	3c01      	subs	r4, #1
 800b208:	7823      	ldrb	r3, [r4, #0]
 800b20a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b20c:	d012      	beq.n	800b234 <__gethex+0x218>
 800b20e:	9b04      	ldr	r3, [sp, #16]
 800b210:	2b20      	cmp	r3, #32
 800b212:	d104      	bne.n	800b21e <__gethex+0x202>
 800b214:	9b05      	ldr	r3, [sp, #20]
 800b216:	c340      	stmia	r3!, {r6}
 800b218:	2600      	movs	r6, #0
 800b21a:	9305      	str	r3, [sp, #20]
 800b21c:	9604      	str	r6, [sp, #16]
 800b21e:	7820      	ldrb	r0, [r4, #0]
 800b220:	f7ff fee7 	bl	800aff2 <__hexdig_fun>
 800b224:	230f      	movs	r3, #15
 800b226:	4018      	ands	r0, r3
 800b228:	9b04      	ldr	r3, [sp, #16]
 800b22a:	4098      	lsls	r0, r3
 800b22c:	3304      	adds	r3, #4
 800b22e:	4306      	orrs	r6, r0
 800b230:	9304      	str	r3, [sp, #16]
 800b232:	e7ac      	b.n	800b18e <__gethex+0x172>
 800b234:	9b00      	ldr	r3, [sp, #0]
 800b236:	42a3      	cmp	r3, r4
 800b238:	d8e9      	bhi.n	800b20e <__gethex+0x1f2>
 800b23a:	2201      	movs	r2, #1
 800b23c:	0020      	movs	r0, r4
 800b23e:	492b      	ldr	r1, [pc, #172]	@ (800b2ec <__gethex+0x2d0>)
 800b240:	f7fe ff0c 	bl	800a05c <strncmp>
 800b244:	2800      	cmp	r0, #0
 800b246:	d1e2      	bne.n	800b20e <__gethex+0x1f2>
 800b248:	e7a1      	b.n	800b18e <__gethex+0x172>
 800b24a:	0028      	movs	r0, r5
 800b24c:	1eb1      	subs	r1, r6, #2
 800b24e:	f000 ff4c 	bl	800c0ea <__any_on>
 800b252:	2800      	cmp	r0, #0
 800b254:	d0c4      	beq.n	800b1e0 <__gethex+0x1c4>
 800b256:	2403      	movs	r4, #3
 800b258:	e7c3      	b.n	800b1e2 <__gethex+0x1c6>
 800b25a:	9b00      	ldr	r3, [sp, #0]
 800b25c:	2400      	movs	r4, #0
 800b25e:	429e      	cmp	r6, r3
 800b260:	dac4      	bge.n	800b1ec <__gethex+0x1d0>
 800b262:	1b9e      	subs	r6, r3, r6
 800b264:	0029      	movs	r1, r5
 800b266:	0032      	movs	r2, r6
 800b268:	9803      	ldr	r0, [sp, #12]
 800b26a:	f000 fd05 	bl	800bc78 <__lshift>
 800b26e:	0003      	movs	r3, r0
 800b270:	3314      	adds	r3, #20
 800b272:	0005      	movs	r5, r0
 800b274:	1bbf      	subs	r7, r7, r6
 800b276:	9302      	str	r3, [sp, #8]
 800b278:	e7b8      	b.n	800b1ec <__gethex+0x1d0>
 800b27a:	9b01      	ldr	r3, [sp, #4]
 800b27c:	685e      	ldr	r6, [r3, #4]
 800b27e:	42be      	cmp	r6, r7
 800b280:	dd6f      	ble.n	800b362 <__gethex+0x346>
 800b282:	9b00      	ldr	r3, [sp, #0]
 800b284:	1bf6      	subs	r6, r6, r7
 800b286:	42b3      	cmp	r3, r6
 800b288:	dc36      	bgt.n	800b2f8 <__gethex+0x2dc>
 800b28a:	9b01      	ldr	r3, [sp, #4]
 800b28c:	68db      	ldr	r3, [r3, #12]
 800b28e:	2b02      	cmp	r3, #2
 800b290:	d024      	beq.n	800b2dc <__gethex+0x2c0>
 800b292:	2b03      	cmp	r3, #3
 800b294:	d026      	beq.n	800b2e4 <__gethex+0x2c8>
 800b296:	2b01      	cmp	r3, #1
 800b298:	d117      	bne.n	800b2ca <__gethex+0x2ae>
 800b29a:	9b00      	ldr	r3, [sp, #0]
 800b29c:	42b3      	cmp	r3, r6
 800b29e:	d114      	bne.n	800b2ca <__gethex+0x2ae>
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d10b      	bne.n	800b2bc <__gethex+0x2a0>
 800b2a4:	9b01      	ldr	r3, [sp, #4]
 800b2a6:	9a07      	ldr	r2, [sp, #28]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	2662      	movs	r6, #98	@ 0x62
 800b2ac:	6013      	str	r3, [r2, #0]
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	9a02      	ldr	r2, [sp, #8]
 800b2b2:	612b      	str	r3, [r5, #16]
 800b2b4:	6013      	str	r3, [r2, #0]
 800b2b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2b8:	601d      	str	r5, [r3, #0]
 800b2ba:	e739      	b.n	800b130 <__gethex+0x114>
 800b2bc:	9900      	ldr	r1, [sp, #0]
 800b2be:	0028      	movs	r0, r5
 800b2c0:	3901      	subs	r1, #1
 800b2c2:	f000 ff12 	bl	800c0ea <__any_on>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	d1ec      	bne.n	800b2a4 <__gethex+0x288>
 800b2ca:	0029      	movs	r1, r5
 800b2cc:	9803      	ldr	r0, [sp, #12]
 800b2ce:	f000 faa9 	bl	800b824 <_Bfree>
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b2d6:	2650      	movs	r6, #80	@ 0x50
 800b2d8:	6013      	str	r3, [r2, #0]
 800b2da:	e729      	b.n	800b130 <__gethex+0x114>
 800b2dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d1f3      	bne.n	800b2ca <__gethex+0x2ae>
 800b2e2:	e7df      	b.n	800b2a4 <__gethex+0x288>
 800b2e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d1dc      	bne.n	800b2a4 <__gethex+0x288>
 800b2ea:	e7ee      	b.n	800b2ca <__gethex+0x2ae>
 800b2ec:	0800ccf8 	.word	0x0800ccf8
 800b2f0:	0800cf09 	.word	0x0800cf09
 800b2f4:	0800cf1a 	.word	0x0800cf1a
 800b2f8:	1e77      	subs	r7, r6, #1
 800b2fa:	2c00      	cmp	r4, #0
 800b2fc:	d12f      	bne.n	800b35e <__gethex+0x342>
 800b2fe:	2f00      	cmp	r7, #0
 800b300:	d004      	beq.n	800b30c <__gethex+0x2f0>
 800b302:	0039      	movs	r1, r7
 800b304:	0028      	movs	r0, r5
 800b306:	f000 fef0 	bl	800c0ea <__any_on>
 800b30a:	0004      	movs	r4, r0
 800b30c:	231f      	movs	r3, #31
 800b30e:	117a      	asrs	r2, r7, #5
 800b310:	401f      	ands	r7, r3
 800b312:	3b1e      	subs	r3, #30
 800b314:	40bb      	lsls	r3, r7
 800b316:	9902      	ldr	r1, [sp, #8]
 800b318:	0092      	lsls	r2, r2, #2
 800b31a:	5852      	ldr	r2, [r2, r1]
 800b31c:	421a      	tst	r2, r3
 800b31e:	d001      	beq.n	800b324 <__gethex+0x308>
 800b320:	2302      	movs	r3, #2
 800b322:	431c      	orrs	r4, r3
 800b324:	9b00      	ldr	r3, [sp, #0]
 800b326:	0031      	movs	r1, r6
 800b328:	1b9b      	subs	r3, r3, r6
 800b32a:	2602      	movs	r6, #2
 800b32c:	0028      	movs	r0, r5
 800b32e:	9300      	str	r3, [sp, #0]
 800b330:	f7ff fe0c 	bl	800af4c <rshift>
 800b334:	9b01      	ldr	r3, [sp, #4]
 800b336:	685f      	ldr	r7, [r3, #4]
 800b338:	2c00      	cmp	r4, #0
 800b33a:	d03f      	beq.n	800b3bc <__gethex+0x3a0>
 800b33c:	9b01      	ldr	r3, [sp, #4]
 800b33e:	68db      	ldr	r3, [r3, #12]
 800b340:	2b02      	cmp	r3, #2
 800b342:	d010      	beq.n	800b366 <__gethex+0x34a>
 800b344:	2b03      	cmp	r3, #3
 800b346:	d012      	beq.n	800b36e <__gethex+0x352>
 800b348:	2b01      	cmp	r3, #1
 800b34a:	d106      	bne.n	800b35a <__gethex+0x33e>
 800b34c:	07a2      	lsls	r2, r4, #30
 800b34e:	d504      	bpl.n	800b35a <__gethex+0x33e>
 800b350:	9a02      	ldr	r2, [sp, #8]
 800b352:	6812      	ldr	r2, [r2, #0]
 800b354:	4314      	orrs	r4, r2
 800b356:	421c      	tst	r4, r3
 800b358:	d10c      	bne.n	800b374 <__gethex+0x358>
 800b35a:	2310      	movs	r3, #16
 800b35c:	e02d      	b.n	800b3ba <__gethex+0x39e>
 800b35e:	2401      	movs	r4, #1
 800b360:	e7d4      	b.n	800b30c <__gethex+0x2f0>
 800b362:	2601      	movs	r6, #1
 800b364:	e7e8      	b.n	800b338 <__gethex+0x31c>
 800b366:	2301      	movs	r3, #1
 800b368:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b36a:	1a9b      	subs	r3, r3, r2
 800b36c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b36e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b370:	2b00      	cmp	r3, #0
 800b372:	d0f2      	beq.n	800b35a <__gethex+0x33e>
 800b374:	692b      	ldr	r3, [r5, #16]
 800b376:	2000      	movs	r0, #0
 800b378:	9302      	str	r3, [sp, #8]
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	9304      	str	r3, [sp, #16]
 800b37e:	002b      	movs	r3, r5
 800b380:	9a04      	ldr	r2, [sp, #16]
 800b382:	3314      	adds	r3, #20
 800b384:	1899      	adds	r1, r3, r2
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	1c54      	adds	r4, r2, #1
 800b38a:	d01c      	beq.n	800b3c6 <__gethex+0x3aa>
 800b38c:	3201      	adds	r2, #1
 800b38e:	601a      	str	r2, [r3, #0]
 800b390:	002b      	movs	r3, r5
 800b392:	3314      	adds	r3, #20
 800b394:	2e02      	cmp	r6, #2
 800b396:	d13f      	bne.n	800b418 <__gethex+0x3fc>
 800b398:	9a01      	ldr	r2, [sp, #4]
 800b39a:	9900      	ldr	r1, [sp, #0]
 800b39c:	6812      	ldr	r2, [r2, #0]
 800b39e:	3a01      	subs	r2, #1
 800b3a0:	428a      	cmp	r2, r1
 800b3a2:	d109      	bne.n	800b3b8 <__gethex+0x39c>
 800b3a4:	000a      	movs	r2, r1
 800b3a6:	201f      	movs	r0, #31
 800b3a8:	4010      	ands	r0, r2
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	4082      	lsls	r2, r0
 800b3ae:	1149      	asrs	r1, r1, #5
 800b3b0:	0089      	lsls	r1, r1, #2
 800b3b2:	58cb      	ldr	r3, [r1, r3]
 800b3b4:	4213      	tst	r3, r2
 800b3b6:	d13d      	bne.n	800b434 <__gethex+0x418>
 800b3b8:	2320      	movs	r3, #32
 800b3ba:	431e      	orrs	r6, r3
 800b3bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3be:	601d      	str	r5, [r3, #0]
 800b3c0:	9b07      	ldr	r3, [sp, #28]
 800b3c2:	601f      	str	r7, [r3, #0]
 800b3c4:	e6b4      	b.n	800b130 <__gethex+0x114>
 800b3c6:	c301      	stmia	r3!, {r0}
 800b3c8:	4299      	cmp	r1, r3
 800b3ca:	d8dc      	bhi.n	800b386 <__gethex+0x36a>
 800b3cc:	68ab      	ldr	r3, [r5, #8]
 800b3ce:	9a02      	ldr	r2, [sp, #8]
 800b3d0:	429a      	cmp	r2, r3
 800b3d2:	db18      	blt.n	800b406 <__gethex+0x3ea>
 800b3d4:	6869      	ldr	r1, [r5, #4]
 800b3d6:	9803      	ldr	r0, [sp, #12]
 800b3d8:	3101      	adds	r1, #1
 800b3da:	f000 f9df 	bl	800b79c <_Balloc>
 800b3de:	1e04      	subs	r4, r0, #0
 800b3e0:	d104      	bne.n	800b3ec <__gethex+0x3d0>
 800b3e2:	0022      	movs	r2, r4
 800b3e4:	2184      	movs	r1, #132	@ 0x84
 800b3e6:	4b1d      	ldr	r3, [pc, #116]	@ (800b45c <__gethex+0x440>)
 800b3e8:	481d      	ldr	r0, [pc, #116]	@ (800b460 <__gethex+0x444>)
 800b3ea:	e6c4      	b.n	800b176 <__gethex+0x15a>
 800b3ec:	0029      	movs	r1, r5
 800b3ee:	692a      	ldr	r2, [r5, #16]
 800b3f0:	310c      	adds	r1, #12
 800b3f2:	3202      	adds	r2, #2
 800b3f4:	0092      	lsls	r2, r2, #2
 800b3f6:	300c      	adds	r0, #12
 800b3f8:	f7fe fecc 	bl	800a194 <memcpy>
 800b3fc:	0029      	movs	r1, r5
 800b3fe:	9803      	ldr	r0, [sp, #12]
 800b400:	f000 fa10 	bl	800b824 <_Bfree>
 800b404:	0025      	movs	r5, r4
 800b406:	692b      	ldr	r3, [r5, #16]
 800b408:	1c5a      	adds	r2, r3, #1
 800b40a:	612a      	str	r2, [r5, #16]
 800b40c:	2201      	movs	r2, #1
 800b40e:	3304      	adds	r3, #4
 800b410:	009b      	lsls	r3, r3, #2
 800b412:	18eb      	adds	r3, r5, r3
 800b414:	605a      	str	r2, [r3, #4]
 800b416:	e7bb      	b.n	800b390 <__gethex+0x374>
 800b418:	692a      	ldr	r2, [r5, #16]
 800b41a:	9902      	ldr	r1, [sp, #8]
 800b41c:	428a      	cmp	r2, r1
 800b41e:	dd0b      	ble.n	800b438 <__gethex+0x41c>
 800b420:	2101      	movs	r1, #1
 800b422:	0028      	movs	r0, r5
 800b424:	f7ff fd92 	bl	800af4c <rshift>
 800b428:	9b01      	ldr	r3, [sp, #4]
 800b42a:	3701      	adds	r7, #1
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	42bb      	cmp	r3, r7
 800b430:	da00      	bge.n	800b434 <__gethex+0x418>
 800b432:	e6df      	b.n	800b1f4 <__gethex+0x1d8>
 800b434:	2601      	movs	r6, #1
 800b436:	e7bf      	b.n	800b3b8 <__gethex+0x39c>
 800b438:	221f      	movs	r2, #31
 800b43a:	9c00      	ldr	r4, [sp, #0]
 800b43c:	9900      	ldr	r1, [sp, #0]
 800b43e:	4014      	ands	r4, r2
 800b440:	4211      	tst	r1, r2
 800b442:	d0f7      	beq.n	800b434 <__gethex+0x418>
 800b444:	9a04      	ldr	r2, [sp, #16]
 800b446:	189b      	adds	r3, r3, r2
 800b448:	3b04      	subs	r3, #4
 800b44a:	6818      	ldr	r0, [r3, #0]
 800b44c:	f000 fa9e 	bl	800b98c <__hi0bits>
 800b450:	2320      	movs	r3, #32
 800b452:	1b1b      	subs	r3, r3, r4
 800b454:	4298      	cmp	r0, r3
 800b456:	dbe3      	blt.n	800b420 <__gethex+0x404>
 800b458:	e7ec      	b.n	800b434 <__gethex+0x418>
 800b45a:	46c0      	nop			@ (mov r8, r8)
 800b45c:	0800cf09 	.word	0x0800cf09
 800b460:	0800cf1a 	.word	0x0800cf1a

0800b464 <L_shift>:
 800b464:	2308      	movs	r3, #8
 800b466:	b570      	push	{r4, r5, r6, lr}
 800b468:	2520      	movs	r5, #32
 800b46a:	1a9a      	subs	r2, r3, r2
 800b46c:	0092      	lsls	r2, r2, #2
 800b46e:	1aad      	subs	r5, r5, r2
 800b470:	6843      	ldr	r3, [r0, #4]
 800b472:	6804      	ldr	r4, [r0, #0]
 800b474:	001e      	movs	r6, r3
 800b476:	40ae      	lsls	r6, r5
 800b478:	40d3      	lsrs	r3, r2
 800b47a:	4334      	orrs	r4, r6
 800b47c:	6004      	str	r4, [r0, #0]
 800b47e:	6043      	str	r3, [r0, #4]
 800b480:	3004      	adds	r0, #4
 800b482:	4288      	cmp	r0, r1
 800b484:	d3f4      	bcc.n	800b470 <L_shift+0xc>
 800b486:	bd70      	pop	{r4, r5, r6, pc}

0800b488 <__match>:
 800b488:	b530      	push	{r4, r5, lr}
 800b48a:	6803      	ldr	r3, [r0, #0]
 800b48c:	780c      	ldrb	r4, [r1, #0]
 800b48e:	3301      	adds	r3, #1
 800b490:	2c00      	cmp	r4, #0
 800b492:	d102      	bne.n	800b49a <__match+0x12>
 800b494:	6003      	str	r3, [r0, #0]
 800b496:	2001      	movs	r0, #1
 800b498:	bd30      	pop	{r4, r5, pc}
 800b49a:	781a      	ldrb	r2, [r3, #0]
 800b49c:	0015      	movs	r5, r2
 800b49e:	3d41      	subs	r5, #65	@ 0x41
 800b4a0:	2d19      	cmp	r5, #25
 800b4a2:	d800      	bhi.n	800b4a6 <__match+0x1e>
 800b4a4:	3220      	adds	r2, #32
 800b4a6:	3101      	adds	r1, #1
 800b4a8:	42a2      	cmp	r2, r4
 800b4aa:	d0ef      	beq.n	800b48c <__match+0x4>
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	e7f3      	b.n	800b498 <__match+0x10>

0800b4b0 <__hexnan>:
 800b4b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4b2:	680b      	ldr	r3, [r1, #0]
 800b4b4:	b08b      	sub	sp, #44	@ 0x2c
 800b4b6:	9201      	str	r2, [sp, #4]
 800b4b8:	9901      	ldr	r1, [sp, #4]
 800b4ba:	115a      	asrs	r2, r3, #5
 800b4bc:	0092      	lsls	r2, r2, #2
 800b4be:	188a      	adds	r2, r1, r2
 800b4c0:	9202      	str	r2, [sp, #8]
 800b4c2:	0019      	movs	r1, r3
 800b4c4:	221f      	movs	r2, #31
 800b4c6:	4011      	ands	r1, r2
 800b4c8:	9008      	str	r0, [sp, #32]
 800b4ca:	9106      	str	r1, [sp, #24]
 800b4cc:	4213      	tst	r3, r2
 800b4ce:	d002      	beq.n	800b4d6 <__hexnan+0x26>
 800b4d0:	9b02      	ldr	r3, [sp, #8]
 800b4d2:	3304      	adds	r3, #4
 800b4d4:	9302      	str	r3, [sp, #8]
 800b4d6:	9b02      	ldr	r3, [sp, #8]
 800b4d8:	2500      	movs	r5, #0
 800b4da:	1f1f      	subs	r7, r3, #4
 800b4dc:	003e      	movs	r6, r7
 800b4de:	003c      	movs	r4, r7
 800b4e0:	9b08      	ldr	r3, [sp, #32]
 800b4e2:	603d      	str	r5, [r7, #0]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	9507      	str	r5, [sp, #28]
 800b4e8:	9305      	str	r3, [sp, #20]
 800b4ea:	9503      	str	r5, [sp, #12]
 800b4ec:	9b05      	ldr	r3, [sp, #20]
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4f2:	9b05      	ldr	r3, [sp, #20]
 800b4f4:	785b      	ldrb	r3, [r3, #1]
 800b4f6:	9304      	str	r3, [sp, #16]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d028      	beq.n	800b54e <__hexnan+0x9e>
 800b4fc:	9804      	ldr	r0, [sp, #16]
 800b4fe:	f7ff fd78 	bl	800aff2 <__hexdig_fun>
 800b502:	2800      	cmp	r0, #0
 800b504:	d155      	bne.n	800b5b2 <__hexnan+0x102>
 800b506:	9b04      	ldr	r3, [sp, #16]
 800b508:	2b20      	cmp	r3, #32
 800b50a:	d819      	bhi.n	800b540 <__hexnan+0x90>
 800b50c:	9b03      	ldr	r3, [sp, #12]
 800b50e:	9a07      	ldr	r2, [sp, #28]
 800b510:	4293      	cmp	r3, r2
 800b512:	dd12      	ble.n	800b53a <__hexnan+0x8a>
 800b514:	42b4      	cmp	r4, r6
 800b516:	d206      	bcs.n	800b526 <__hexnan+0x76>
 800b518:	2d07      	cmp	r5, #7
 800b51a:	dc04      	bgt.n	800b526 <__hexnan+0x76>
 800b51c:	002a      	movs	r2, r5
 800b51e:	0031      	movs	r1, r6
 800b520:	0020      	movs	r0, r4
 800b522:	f7ff ff9f 	bl	800b464 <L_shift>
 800b526:	9b01      	ldr	r3, [sp, #4]
 800b528:	2508      	movs	r5, #8
 800b52a:	429c      	cmp	r4, r3
 800b52c:	d905      	bls.n	800b53a <__hexnan+0x8a>
 800b52e:	1f26      	subs	r6, r4, #4
 800b530:	2500      	movs	r5, #0
 800b532:	0034      	movs	r4, r6
 800b534:	9b03      	ldr	r3, [sp, #12]
 800b536:	6035      	str	r5, [r6, #0]
 800b538:	9307      	str	r3, [sp, #28]
 800b53a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b53c:	9305      	str	r3, [sp, #20]
 800b53e:	e7d5      	b.n	800b4ec <__hexnan+0x3c>
 800b540:	9b04      	ldr	r3, [sp, #16]
 800b542:	2b29      	cmp	r3, #41	@ 0x29
 800b544:	d15a      	bne.n	800b5fc <__hexnan+0x14c>
 800b546:	9b05      	ldr	r3, [sp, #20]
 800b548:	9a08      	ldr	r2, [sp, #32]
 800b54a:	3302      	adds	r3, #2
 800b54c:	6013      	str	r3, [r2, #0]
 800b54e:	9b03      	ldr	r3, [sp, #12]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d053      	beq.n	800b5fc <__hexnan+0x14c>
 800b554:	42b4      	cmp	r4, r6
 800b556:	d206      	bcs.n	800b566 <__hexnan+0xb6>
 800b558:	2d07      	cmp	r5, #7
 800b55a:	dc04      	bgt.n	800b566 <__hexnan+0xb6>
 800b55c:	002a      	movs	r2, r5
 800b55e:	0031      	movs	r1, r6
 800b560:	0020      	movs	r0, r4
 800b562:	f7ff ff7f 	bl	800b464 <L_shift>
 800b566:	9b01      	ldr	r3, [sp, #4]
 800b568:	429c      	cmp	r4, r3
 800b56a:	d936      	bls.n	800b5da <__hexnan+0x12a>
 800b56c:	001a      	movs	r2, r3
 800b56e:	0023      	movs	r3, r4
 800b570:	cb02      	ldmia	r3!, {r1}
 800b572:	c202      	stmia	r2!, {r1}
 800b574:	429f      	cmp	r7, r3
 800b576:	d2fb      	bcs.n	800b570 <__hexnan+0xc0>
 800b578:	9b02      	ldr	r3, [sp, #8]
 800b57a:	1c61      	adds	r1, r4, #1
 800b57c:	1eda      	subs	r2, r3, #3
 800b57e:	2304      	movs	r3, #4
 800b580:	4291      	cmp	r1, r2
 800b582:	d805      	bhi.n	800b590 <__hexnan+0xe0>
 800b584:	9b02      	ldr	r3, [sp, #8]
 800b586:	3b04      	subs	r3, #4
 800b588:	1b1b      	subs	r3, r3, r4
 800b58a:	089b      	lsrs	r3, r3, #2
 800b58c:	3301      	adds	r3, #1
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	9a01      	ldr	r2, [sp, #4]
 800b592:	18d3      	adds	r3, r2, r3
 800b594:	2200      	movs	r2, #0
 800b596:	c304      	stmia	r3!, {r2}
 800b598:	429f      	cmp	r7, r3
 800b59a:	d2fc      	bcs.n	800b596 <__hexnan+0xe6>
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d104      	bne.n	800b5ac <__hexnan+0xfc>
 800b5a2:	9b01      	ldr	r3, [sp, #4]
 800b5a4:	429f      	cmp	r7, r3
 800b5a6:	d127      	bne.n	800b5f8 <__hexnan+0x148>
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	603b      	str	r3, [r7, #0]
 800b5ac:	2005      	movs	r0, #5
 800b5ae:	b00b      	add	sp, #44	@ 0x2c
 800b5b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5b2:	9b03      	ldr	r3, [sp, #12]
 800b5b4:	3501      	adds	r5, #1
 800b5b6:	3301      	adds	r3, #1
 800b5b8:	9303      	str	r3, [sp, #12]
 800b5ba:	2d08      	cmp	r5, #8
 800b5bc:	dd06      	ble.n	800b5cc <__hexnan+0x11c>
 800b5be:	9b01      	ldr	r3, [sp, #4]
 800b5c0:	429c      	cmp	r4, r3
 800b5c2:	d9ba      	bls.n	800b53a <__hexnan+0x8a>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	2501      	movs	r5, #1
 800b5c8:	3c04      	subs	r4, #4
 800b5ca:	6023      	str	r3, [r4, #0]
 800b5cc:	220f      	movs	r2, #15
 800b5ce:	6823      	ldr	r3, [r4, #0]
 800b5d0:	4010      	ands	r0, r2
 800b5d2:	011b      	lsls	r3, r3, #4
 800b5d4:	4303      	orrs	r3, r0
 800b5d6:	6023      	str	r3, [r4, #0]
 800b5d8:	e7af      	b.n	800b53a <__hexnan+0x8a>
 800b5da:	9b06      	ldr	r3, [sp, #24]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d0dd      	beq.n	800b59c <__hexnan+0xec>
 800b5e0:	2320      	movs	r3, #32
 800b5e2:	9a06      	ldr	r2, [sp, #24]
 800b5e4:	9902      	ldr	r1, [sp, #8]
 800b5e6:	1a9b      	subs	r3, r3, r2
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	4252      	negs	r2, r2
 800b5ec:	40da      	lsrs	r2, r3
 800b5ee:	3904      	subs	r1, #4
 800b5f0:	680b      	ldr	r3, [r1, #0]
 800b5f2:	4013      	ands	r3, r2
 800b5f4:	600b      	str	r3, [r1, #0]
 800b5f6:	e7d1      	b.n	800b59c <__hexnan+0xec>
 800b5f8:	3f04      	subs	r7, #4
 800b5fa:	e7cf      	b.n	800b59c <__hexnan+0xec>
 800b5fc:	2004      	movs	r0, #4
 800b5fe:	e7d6      	b.n	800b5ae <__hexnan+0xfe>

0800b600 <malloc>:
 800b600:	b510      	push	{r4, lr}
 800b602:	4b03      	ldr	r3, [pc, #12]	@ (800b610 <malloc+0x10>)
 800b604:	0001      	movs	r1, r0
 800b606:	6818      	ldr	r0, [r3, #0]
 800b608:	f000 f826 	bl	800b658 <_malloc_r>
 800b60c:	bd10      	pop	{r4, pc}
 800b60e:	46c0      	nop			@ (mov r8, r8)
 800b610:	20000188 	.word	0x20000188

0800b614 <sbrk_aligned>:
 800b614:	b570      	push	{r4, r5, r6, lr}
 800b616:	4e0f      	ldr	r6, [pc, #60]	@ (800b654 <sbrk_aligned+0x40>)
 800b618:	000d      	movs	r5, r1
 800b61a:	6831      	ldr	r1, [r6, #0]
 800b61c:	0004      	movs	r4, r0
 800b61e:	2900      	cmp	r1, #0
 800b620:	d102      	bne.n	800b628 <sbrk_aligned+0x14>
 800b622:	f001 f817 	bl	800c654 <_sbrk_r>
 800b626:	6030      	str	r0, [r6, #0]
 800b628:	0029      	movs	r1, r5
 800b62a:	0020      	movs	r0, r4
 800b62c:	f001 f812 	bl	800c654 <_sbrk_r>
 800b630:	1c43      	adds	r3, r0, #1
 800b632:	d103      	bne.n	800b63c <sbrk_aligned+0x28>
 800b634:	2501      	movs	r5, #1
 800b636:	426d      	negs	r5, r5
 800b638:	0028      	movs	r0, r5
 800b63a:	bd70      	pop	{r4, r5, r6, pc}
 800b63c:	2303      	movs	r3, #3
 800b63e:	1cc5      	adds	r5, r0, #3
 800b640:	439d      	bics	r5, r3
 800b642:	42a8      	cmp	r0, r5
 800b644:	d0f8      	beq.n	800b638 <sbrk_aligned+0x24>
 800b646:	1a29      	subs	r1, r5, r0
 800b648:	0020      	movs	r0, r4
 800b64a:	f001 f803 	bl	800c654 <_sbrk_r>
 800b64e:	3001      	adds	r0, #1
 800b650:	d1f2      	bne.n	800b638 <sbrk_aligned+0x24>
 800b652:	e7ef      	b.n	800b634 <sbrk_aligned+0x20>
 800b654:	20000724 	.word	0x20000724

0800b658 <_malloc_r>:
 800b658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b65a:	2203      	movs	r2, #3
 800b65c:	1ccb      	adds	r3, r1, #3
 800b65e:	4393      	bics	r3, r2
 800b660:	3308      	adds	r3, #8
 800b662:	0005      	movs	r5, r0
 800b664:	001f      	movs	r7, r3
 800b666:	2b0c      	cmp	r3, #12
 800b668:	d234      	bcs.n	800b6d4 <_malloc_r+0x7c>
 800b66a:	270c      	movs	r7, #12
 800b66c:	42b9      	cmp	r1, r7
 800b66e:	d833      	bhi.n	800b6d8 <_malloc_r+0x80>
 800b670:	0028      	movs	r0, r5
 800b672:	f000 f883 	bl	800b77c <__malloc_lock>
 800b676:	4e37      	ldr	r6, [pc, #220]	@ (800b754 <_malloc_r+0xfc>)
 800b678:	6833      	ldr	r3, [r6, #0]
 800b67a:	001c      	movs	r4, r3
 800b67c:	2c00      	cmp	r4, #0
 800b67e:	d12f      	bne.n	800b6e0 <_malloc_r+0x88>
 800b680:	0039      	movs	r1, r7
 800b682:	0028      	movs	r0, r5
 800b684:	f7ff ffc6 	bl	800b614 <sbrk_aligned>
 800b688:	0004      	movs	r4, r0
 800b68a:	1c43      	adds	r3, r0, #1
 800b68c:	d15f      	bne.n	800b74e <_malloc_r+0xf6>
 800b68e:	6834      	ldr	r4, [r6, #0]
 800b690:	9400      	str	r4, [sp, #0]
 800b692:	9b00      	ldr	r3, [sp, #0]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d14a      	bne.n	800b72e <_malloc_r+0xd6>
 800b698:	2c00      	cmp	r4, #0
 800b69a:	d052      	beq.n	800b742 <_malloc_r+0xea>
 800b69c:	6823      	ldr	r3, [r4, #0]
 800b69e:	0028      	movs	r0, r5
 800b6a0:	18e3      	adds	r3, r4, r3
 800b6a2:	9900      	ldr	r1, [sp, #0]
 800b6a4:	9301      	str	r3, [sp, #4]
 800b6a6:	f000 ffd5 	bl	800c654 <_sbrk_r>
 800b6aa:	9b01      	ldr	r3, [sp, #4]
 800b6ac:	4283      	cmp	r3, r0
 800b6ae:	d148      	bne.n	800b742 <_malloc_r+0xea>
 800b6b0:	6823      	ldr	r3, [r4, #0]
 800b6b2:	0028      	movs	r0, r5
 800b6b4:	1aff      	subs	r7, r7, r3
 800b6b6:	0039      	movs	r1, r7
 800b6b8:	f7ff ffac 	bl	800b614 <sbrk_aligned>
 800b6bc:	3001      	adds	r0, #1
 800b6be:	d040      	beq.n	800b742 <_malloc_r+0xea>
 800b6c0:	6823      	ldr	r3, [r4, #0]
 800b6c2:	19db      	adds	r3, r3, r7
 800b6c4:	6023      	str	r3, [r4, #0]
 800b6c6:	6833      	ldr	r3, [r6, #0]
 800b6c8:	685a      	ldr	r2, [r3, #4]
 800b6ca:	2a00      	cmp	r2, #0
 800b6cc:	d133      	bne.n	800b736 <_malloc_r+0xde>
 800b6ce:	9b00      	ldr	r3, [sp, #0]
 800b6d0:	6033      	str	r3, [r6, #0]
 800b6d2:	e019      	b.n	800b708 <_malloc_r+0xb0>
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	dac9      	bge.n	800b66c <_malloc_r+0x14>
 800b6d8:	230c      	movs	r3, #12
 800b6da:	602b      	str	r3, [r5, #0]
 800b6dc:	2000      	movs	r0, #0
 800b6de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6e0:	6821      	ldr	r1, [r4, #0]
 800b6e2:	1bc9      	subs	r1, r1, r7
 800b6e4:	d420      	bmi.n	800b728 <_malloc_r+0xd0>
 800b6e6:	290b      	cmp	r1, #11
 800b6e8:	d90a      	bls.n	800b700 <_malloc_r+0xa8>
 800b6ea:	19e2      	adds	r2, r4, r7
 800b6ec:	6027      	str	r7, [r4, #0]
 800b6ee:	42a3      	cmp	r3, r4
 800b6f0:	d104      	bne.n	800b6fc <_malloc_r+0xa4>
 800b6f2:	6032      	str	r2, [r6, #0]
 800b6f4:	6863      	ldr	r3, [r4, #4]
 800b6f6:	6011      	str	r1, [r2, #0]
 800b6f8:	6053      	str	r3, [r2, #4]
 800b6fa:	e005      	b.n	800b708 <_malloc_r+0xb0>
 800b6fc:	605a      	str	r2, [r3, #4]
 800b6fe:	e7f9      	b.n	800b6f4 <_malloc_r+0x9c>
 800b700:	6862      	ldr	r2, [r4, #4]
 800b702:	42a3      	cmp	r3, r4
 800b704:	d10e      	bne.n	800b724 <_malloc_r+0xcc>
 800b706:	6032      	str	r2, [r6, #0]
 800b708:	0028      	movs	r0, r5
 800b70a:	f000 f83f 	bl	800b78c <__malloc_unlock>
 800b70e:	0020      	movs	r0, r4
 800b710:	2207      	movs	r2, #7
 800b712:	300b      	adds	r0, #11
 800b714:	1d23      	adds	r3, r4, #4
 800b716:	4390      	bics	r0, r2
 800b718:	1ac2      	subs	r2, r0, r3
 800b71a:	4298      	cmp	r0, r3
 800b71c:	d0df      	beq.n	800b6de <_malloc_r+0x86>
 800b71e:	1a1b      	subs	r3, r3, r0
 800b720:	50a3      	str	r3, [r4, r2]
 800b722:	e7dc      	b.n	800b6de <_malloc_r+0x86>
 800b724:	605a      	str	r2, [r3, #4]
 800b726:	e7ef      	b.n	800b708 <_malloc_r+0xb0>
 800b728:	0023      	movs	r3, r4
 800b72a:	6864      	ldr	r4, [r4, #4]
 800b72c:	e7a6      	b.n	800b67c <_malloc_r+0x24>
 800b72e:	9c00      	ldr	r4, [sp, #0]
 800b730:	6863      	ldr	r3, [r4, #4]
 800b732:	9300      	str	r3, [sp, #0]
 800b734:	e7ad      	b.n	800b692 <_malloc_r+0x3a>
 800b736:	001a      	movs	r2, r3
 800b738:	685b      	ldr	r3, [r3, #4]
 800b73a:	42a3      	cmp	r3, r4
 800b73c:	d1fb      	bne.n	800b736 <_malloc_r+0xde>
 800b73e:	2300      	movs	r3, #0
 800b740:	e7da      	b.n	800b6f8 <_malloc_r+0xa0>
 800b742:	230c      	movs	r3, #12
 800b744:	0028      	movs	r0, r5
 800b746:	602b      	str	r3, [r5, #0]
 800b748:	f000 f820 	bl	800b78c <__malloc_unlock>
 800b74c:	e7c6      	b.n	800b6dc <_malloc_r+0x84>
 800b74e:	6007      	str	r7, [r0, #0]
 800b750:	e7da      	b.n	800b708 <_malloc_r+0xb0>
 800b752:	46c0      	nop			@ (mov r8, r8)
 800b754:	20000728 	.word	0x20000728

0800b758 <__ascii_mbtowc>:
 800b758:	b082      	sub	sp, #8
 800b75a:	2900      	cmp	r1, #0
 800b75c:	d100      	bne.n	800b760 <__ascii_mbtowc+0x8>
 800b75e:	a901      	add	r1, sp, #4
 800b760:	1e10      	subs	r0, r2, #0
 800b762:	d006      	beq.n	800b772 <__ascii_mbtowc+0x1a>
 800b764:	2b00      	cmp	r3, #0
 800b766:	d006      	beq.n	800b776 <__ascii_mbtowc+0x1e>
 800b768:	7813      	ldrb	r3, [r2, #0]
 800b76a:	600b      	str	r3, [r1, #0]
 800b76c:	7810      	ldrb	r0, [r2, #0]
 800b76e:	1e43      	subs	r3, r0, #1
 800b770:	4198      	sbcs	r0, r3
 800b772:	b002      	add	sp, #8
 800b774:	4770      	bx	lr
 800b776:	2002      	movs	r0, #2
 800b778:	4240      	negs	r0, r0
 800b77a:	e7fa      	b.n	800b772 <__ascii_mbtowc+0x1a>

0800b77c <__malloc_lock>:
 800b77c:	b510      	push	{r4, lr}
 800b77e:	4802      	ldr	r0, [pc, #8]	@ (800b788 <__malloc_lock+0xc>)
 800b780:	f7fe fcfb 	bl	800a17a <__retarget_lock_acquire_recursive>
 800b784:	bd10      	pop	{r4, pc}
 800b786:	46c0      	nop			@ (mov r8, r8)
 800b788:	20000720 	.word	0x20000720

0800b78c <__malloc_unlock>:
 800b78c:	b510      	push	{r4, lr}
 800b78e:	4802      	ldr	r0, [pc, #8]	@ (800b798 <__malloc_unlock+0xc>)
 800b790:	f7fe fcf4 	bl	800a17c <__retarget_lock_release_recursive>
 800b794:	bd10      	pop	{r4, pc}
 800b796:	46c0      	nop			@ (mov r8, r8)
 800b798:	20000720 	.word	0x20000720

0800b79c <_Balloc>:
 800b79c:	b570      	push	{r4, r5, r6, lr}
 800b79e:	69c5      	ldr	r5, [r0, #28]
 800b7a0:	0006      	movs	r6, r0
 800b7a2:	000c      	movs	r4, r1
 800b7a4:	2d00      	cmp	r5, #0
 800b7a6:	d10e      	bne.n	800b7c6 <_Balloc+0x2a>
 800b7a8:	2010      	movs	r0, #16
 800b7aa:	f7ff ff29 	bl	800b600 <malloc>
 800b7ae:	1e02      	subs	r2, r0, #0
 800b7b0:	61f0      	str	r0, [r6, #28]
 800b7b2:	d104      	bne.n	800b7be <_Balloc+0x22>
 800b7b4:	216b      	movs	r1, #107	@ 0x6b
 800b7b6:	4b19      	ldr	r3, [pc, #100]	@ (800b81c <_Balloc+0x80>)
 800b7b8:	4819      	ldr	r0, [pc, #100]	@ (800b820 <_Balloc+0x84>)
 800b7ba:	f000 ff5d 	bl	800c678 <__assert_func>
 800b7be:	6045      	str	r5, [r0, #4]
 800b7c0:	6085      	str	r5, [r0, #8]
 800b7c2:	6005      	str	r5, [r0, #0]
 800b7c4:	60c5      	str	r5, [r0, #12]
 800b7c6:	69f5      	ldr	r5, [r6, #28]
 800b7c8:	68eb      	ldr	r3, [r5, #12]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d013      	beq.n	800b7f6 <_Balloc+0x5a>
 800b7ce:	69f3      	ldr	r3, [r6, #28]
 800b7d0:	00a2      	lsls	r2, r4, #2
 800b7d2:	68db      	ldr	r3, [r3, #12]
 800b7d4:	189b      	adds	r3, r3, r2
 800b7d6:	6818      	ldr	r0, [r3, #0]
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	d118      	bne.n	800b80e <_Balloc+0x72>
 800b7dc:	2101      	movs	r1, #1
 800b7de:	000d      	movs	r5, r1
 800b7e0:	40a5      	lsls	r5, r4
 800b7e2:	1d6a      	adds	r2, r5, #5
 800b7e4:	0030      	movs	r0, r6
 800b7e6:	0092      	lsls	r2, r2, #2
 800b7e8:	f000 ff64 	bl	800c6b4 <_calloc_r>
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d00c      	beq.n	800b80a <_Balloc+0x6e>
 800b7f0:	6044      	str	r4, [r0, #4]
 800b7f2:	6085      	str	r5, [r0, #8]
 800b7f4:	e00d      	b.n	800b812 <_Balloc+0x76>
 800b7f6:	2221      	movs	r2, #33	@ 0x21
 800b7f8:	2104      	movs	r1, #4
 800b7fa:	0030      	movs	r0, r6
 800b7fc:	f000 ff5a 	bl	800c6b4 <_calloc_r>
 800b800:	69f3      	ldr	r3, [r6, #28]
 800b802:	60e8      	str	r0, [r5, #12]
 800b804:	68db      	ldr	r3, [r3, #12]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d1e1      	bne.n	800b7ce <_Balloc+0x32>
 800b80a:	2000      	movs	r0, #0
 800b80c:	bd70      	pop	{r4, r5, r6, pc}
 800b80e:	6802      	ldr	r2, [r0, #0]
 800b810:	601a      	str	r2, [r3, #0]
 800b812:	2300      	movs	r3, #0
 800b814:	6103      	str	r3, [r0, #16]
 800b816:	60c3      	str	r3, [r0, #12]
 800b818:	e7f8      	b.n	800b80c <_Balloc+0x70>
 800b81a:	46c0      	nop			@ (mov r8, r8)
 800b81c:	0800ce9a 	.word	0x0800ce9a
 800b820:	0800cf7a 	.word	0x0800cf7a

0800b824 <_Bfree>:
 800b824:	b570      	push	{r4, r5, r6, lr}
 800b826:	69c6      	ldr	r6, [r0, #28]
 800b828:	0005      	movs	r5, r0
 800b82a:	000c      	movs	r4, r1
 800b82c:	2e00      	cmp	r6, #0
 800b82e:	d10e      	bne.n	800b84e <_Bfree+0x2a>
 800b830:	2010      	movs	r0, #16
 800b832:	f7ff fee5 	bl	800b600 <malloc>
 800b836:	1e02      	subs	r2, r0, #0
 800b838:	61e8      	str	r0, [r5, #28]
 800b83a:	d104      	bne.n	800b846 <_Bfree+0x22>
 800b83c:	218f      	movs	r1, #143	@ 0x8f
 800b83e:	4b09      	ldr	r3, [pc, #36]	@ (800b864 <_Bfree+0x40>)
 800b840:	4809      	ldr	r0, [pc, #36]	@ (800b868 <_Bfree+0x44>)
 800b842:	f000 ff19 	bl	800c678 <__assert_func>
 800b846:	6046      	str	r6, [r0, #4]
 800b848:	6086      	str	r6, [r0, #8]
 800b84a:	6006      	str	r6, [r0, #0]
 800b84c:	60c6      	str	r6, [r0, #12]
 800b84e:	2c00      	cmp	r4, #0
 800b850:	d007      	beq.n	800b862 <_Bfree+0x3e>
 800b852:	69eb      	ldr	r3, [r5, #28]
 800b854:	6862      	ldr	r2, [r4, #4]
 800b856:	68db      	ldr	r3, [r3, #12]
 800b858:	0092      	lsls	r2, r2, #2
 800b85a:	189b      	adds	r3, r3, r2
 800b85c:	681a      	ldr	r2, [r3, #0]
 800b85e:	6022      	str	r2, [r4, #0]
 800b860:	601c      	str	r4, [r3, #0]
 800b862:	bd70      	pop	{r4, r5, r6, pc}
 800b864:	0800ce9a 	.word	0x0800ce9a
 800b868:	0800cf7a 	.word	0x0800cf7a

0800b86c <__multadd>:
 800b86c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b86e:	000f      	movs	r7, r1
 800b870:	9001      	str	r0, [sp, #4]
 800b872:	000c      	movs	r4, r1
 800b874:	001e      	movs	r6, r3
 800b876:	2000      	movs	r0, #0
 800b878:	690d      	ldr	r5, [r1, #16]
 800b87a:	3714      	adds	r7, #20
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	3001      	adds	r0, #1
 800b880:	b299      	uxth	r1, r3
 800b882:	4351      	muls	r1, r2
 800b884:	0c1b      	lsrs	r3, r3, #16
 800b886:	4353      	muls	r3, r2
 800b888:	1989      	adds	r1, r1, r6
 800b88a:	0c0e      	lsrs	r6, r1, #16
 800b88c:	199b      	adds	r3, r3, r6
 800b88e:	0c1e      	lsrs	r6, r3, #16
 800b890:	b289      	uxth	r1, r1
 800b892:	041b      	lsls	r3, r3, #16
 800b894:	185b      	adds	r3, r3, r1
 800b896:	c708      	stmia	r7!, {r3}
 800b898:	4285      	cmp	r5, r0
 800b89a:	dcef      	bgt.n	800b87c <__multadd+0x10>
 800b89c:	2e00      	cmp	r6, #0
 800b89e:	d022      	beq.n	800b8e6 <__multadd+0x7a>
 800b8a0:	68a3      	ldr	r3, [r4, #8]
 800b8a2:	42ab      	cmp	r3, r5
 800b8a4:	dc19      	bgt.n	800b8da <__multadd+0x6e>
 800b8a6:	6861      	ldr	r1, [r4, #4]
 800b8a8:	9801      	ldr	r0, [sp, #4]
 800b8aa:	3101      	adds	r1, #1
 800b8ac:	f7ff ff76 	bl	800b79c <_Balloc>
 800b8b0:	1e07      	subs	r7, r0, #0
 800b8b2:	d105      	bne.n	800b8c0 <__multadd+0x54>
 800b8b4:	003a      	movs	r2, r7
 800b8b6:	21ba      	movs	r1, #186	@ 0xba
 800b8b8:	4b0c      	ldr	r3, [pc, #48]	@ (800b8ec <__multadd+0x80>)
 800b8ba:	480d      	ldr	r0, [pc, #52]	@ (800b8f0 <__multadd+0x84>)
 800b8bc:	f000 fedc 	bl	800c678 <__assert_func>
 800b8c0:	0021      	movs	r1, r4
 800b8c2:	6922      	ldr	r2, [r4, #16]
 800b8c4:	310c      	adds	r1, #12
 800b8c6:	3202      	adds	r2, #2
 800b8c8:	0092      	lsls	r2, r2, #2
 800b8ca:	300c      	adds	r0, #12
 800b8cc:	f7fe fc62 	bl	800a194 <memcpy>
 800b8d0:	0021      	movs	r1, r4
 800b8d2:	9801      	ldr	r0, [sp, #4]
 800b8d4:	f7ff ffa6 	bl	800b824 <_Bfree>
 800b8d8:	003c      	movs	r4, r7
 800b8da:	1d2b      	adds	r3, r5, #4
 800b8dc:	009b      	lsls	r3, r3, #2
 800b8de:	18e3      	adds	r3, r4, r3
 800b8e0:	3501      	adds	r5, #1
 800b8e2:	605e      	str	r6, [r3, #4]
 800b8e4:	6125      	str	r5, [r4, #16]
 800b8e6:	0020      	movs	r0, r4
 800b8e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b8ea:	46c0      	nop			@ (mov r8, r8)
 800b8ec:	0800cf09 	.word	0x0800cf09
 800b8f0:	0800cf7a 	.word	0x0800cf7a

0800b8f4 <__s2b>:
 800b8f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8f6:	0007      	movs	r7, r0
 800b8f8:	0018      	movs	r0, r3
 800b8fa:	000c      	movs	r4, r1
 800b8fc:	3008      	adds	r0, #8
 800b8fe:	2109      	movs	r1, #9
 800b900:	9301      	str	r3, [sp, #4]
 800b902:	0015      	movs	r5, r2
 800b904:	f7f4 fca2 	bl	800024c <__divsi3>
 800b908:	2301      	movs	r3, #1
 800b90a:	2100      	movs	r1, #0
 800b90c:	4283      	cmp	r3, r0
 800b90e:	db0a      	blt.n	800b926 <__s2b+0x32>
 800b910:	0038      	movs	r0, r7
 800b912:	f7ff ff43 	bl	800b79c <_Balloc>
 800b916:	1e01      	subs	r1, r0, #0
 800b918:	d108      	bne.n	800b92c <__s2b+0x38>
 800b91a:	000a      	movs	r2, r1
 800b91c:	4b19      	ldr	r3, [pc, #100]	@ (800b984 <__s2b+0x90>)
 800b91e:	481a      	ldr	r0, [pc, #104]	@ (800b988 <__s2b+0x94>)
 800b920:	31d3      	adds	r1, #211	@ 0xd3
 800b922:	f000 fea9 	bl	800c678 <__assert_func>
 800b926:	005b      	lsls	r3, r3, #1
 800b928:	3101      	adds	r1, #1
 800b92a:	e7ef      	b.n	800b90c <__s2b+0x18>
 800b92c:	9b08      	ldr	r3, [sp, #32]
 800b92e:	6143      	str	r3, [r0, #20]
 800b930:	2301      	movs	r3, #1
 800b932:	6103      	str	r3, [r0, #16]
 800b934:	2d09      	cmp	r5, #9
 800b936:	dd18      	ble.n	800b96a <__s2b+0x76>
 800b938:	0023      	movs	r3, r4
 800b93a:	3309      	adds	r3, #9
 800b93c:	001e      	movs	r6, r3
 800b93e:	9300      	str	r3, [sp, #0]
 800b940:	1964      	adds	r4, r4, r5
 800b942:	7833      	ldrb	r3, [r6, #0]
 800b944:	220a      	movs	r2, #10
 800b946:	0038      	movs	r0, r7
 800b948:	3b30      	subs	r3, #48	@ 0x30
 800b94a:	f7ff ff8f 	bl	800b86c <__multadd>
 800b94e:	3601      	adds	r6, #1
 800b950:	0001      	movs	r1, r0
 800b952:	42a6      	cmp	r6, r4
 800b954:	d1f5      	bne.n	800b942 <__s2b+0x4e>
 800b956:	002c      	movs	r4, r5
 800b958:	9b00      	ldr	r3, [sp, #0]
 800b95a:	3c08      	subs	r4, #8
 800b95c:	191c      	adds	r4, r3, r4
 800b95e:	002e      	movs	r6, r5
 800b960:	9b01      	ldr	r3, [sp, #4]
 800b962:	429e      	cmp	r6, r3
 800b964:	db04      	blt.n	800b970 <__s2b+0x7c>
 800b966:	0008      	movs	r0, r1
 800b968:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b96a:	2509      	movs	r5, #9
 800b96c:	340a      	adds	r4, #10
 800b96e:	e7f6      	b.n	800b95e <__s2b+0x6a>
 800b970:	1b63      	subs	r3, r4, r5
 800b972:	5d9b      	ldrb	r3, [r3, r6]
 800b974:	220a      	movs	r2, #10
 800b976:	0038      	movs	r0, r7
 800b978:	3b30      	subs	r3, #48	@ 0x30
 800b97a:	f7ff ff77 	bl	800b86c <__multadd>
 800b97e:	3601      	adds	r6, #1
 800b980:	0001      	movs	r1, r0
 800b982:	e7ed      	b.n	800b960 <__s2b+0x6c>
 800b984:	0800cf09 	.word	0x0800cf09
 800b988:	0800cf7a 	.word	0x0800cf7a

0800b98c <__hi0bits>:
 800b98c:	2280      	movs	r2, #128	@ 0x80
 800b98e:	0003      	movs	r3, r0
 800b990:	0252      	lsls	r2, r2, #9
 800b992:	2000      	movs	r0, #0
 800b994:	4293      	cmp	r3, r2
 800b996:	d201      	bcs.n	800b99c <__hi0bits+0x10>
 800b998:	041b      	lsls	r3, r3, #16
 800b99a:	3010      	adds	r0, #16
 800b99c:	2280      	movs	r2, #128	@ 0x80
 800b99e:	0452      	lsls	r2, r2, #17
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d201      	bcs.n	800b9a8 <__hi0bits+0x1c>
 800b9a4:	3008      	adds	r0, #8
 800b9a6:	021b      	lsls	r3, r3, #8
 800b9a8:	2280      	movs	r2, #128	@ 0x80
 800b9aa:	0552      	lsls	r2, r2, #21
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d201      	bcs.n	800b9b4 <__hi0bits+0x28>
 800b9b0:	3004      	adds	r0, #4
 800b9b2:	011b      	lsls	r3, r3, #4
 800b9b4:	2280      	movs	r2, #128	@ 0x80
 800b9b6:	05d2      	lsls	r2, r2, #23
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d201      	bcs.n	800b9c0 <__hi0bits+0x34>
 800b9bc:	3002      	adds	r0, #2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	db03      	blt.n	800b9cc <__hi0bits+0x40>
 800b9c4:	3001      	adds	r0, #1
 800b9c6:	4213      	tst	r3, r2
 800b9c8:	d100      	bne.n	800b9cc <__hi0bits+0x40>
 800b9ca:	2020      	movs	r0, #32
 800b9cc:	4770      	bx	lr

0800b9ce <__lo0bits>:
 800b9ce:	6803      	ldr	r3, [r0, #0]
 800b9d0:	0001      	movs	r1, r0
 800b9d2:	2207      	movs	r2, #7
 800b9d4:	0018      	movs	r0, r3
 800b9d6:	4010      	ands	r0, r2
 800b9d8:	4213      	tst	r3, r2
 800b9da:	d00d      	beq.n	800b9f8 <__lo0bits+0x2a>
 800b9dc:	3a06      	subs	r2, #6
 800b9de:	2000      	movs	r0, #0
 800b9e0:	4213      	tst	r3, r2
 800b9e2:	d105      	bne.n	800b9f0 <__lo0bits+0x22>
 800b9e4:	3002      	adds	r0, #2
 800b9e6:	4203      	tst	r3, r0
 800b9e8:	d003      	beq.n	800b9f2 <__lo0bits+0x24>
 800b9ea:	40d3      	lsrs	r3, r2
 800b9ec:	0010      	movs	r0, r2
 800b9ee:	600b      	str	r3, [r1, #0]
 800b9f0:	4770      	bx	lr
 800b9f2:	089b      	lsrs	r3, r3, #2
 800b9f4:	600b      	str	r3, [r1, #0]
 800b9f6:	e7fb      	b.n	800b9f0 <__lo0bits+0x22>
 800b9f8:	b29a      	uxth	r2, r3
 800b9fa:	2a00      	cmp	r2, #0
 800b9fc:	d101      	bne.n	800ba02 <__lo0bits+0x34>
 800b9fe:	2010      	movs	r0, #16
 800ba00:	0c1b      	lsrs	r3, r3, #16
 800ba02:	b2da      	uxtb	r2, r3
 800ba04:	2a00      	cmp	r2, #0
 800ba06:	d101      	bne.n	800ba0c <__lo0bits+0x3e>
 800ba08:	3008      	adds	r0, #8
 800ba0a:	0a1b      	lsrs	r3, r3, #8
 800ba0c:	071a      	lsls	r2, r3, #28
 800ba0e:	d101      	bne.n	800ba14 <__lo0bits+0x46>
 800ba10:	3004      	adds	r0, #4
 800ba12:	091b      	lsrs	r3, r3, #4
 800ba14:	079a      	lsls	r2, r3, #30
 800ba16:	d101      	bne.n	800ba1c <__lo0bits+0x4e>
 800ba18:	3002      	adds	r0, #2
 800ba1a:	089b      	lsrs	r3, r3, #2
 800ba1c:	07da      	lsls	r2, r3, #31
 800ba1e:	d4e9      	bmi.n	800b9f4 <__lo0bits+0x26>
 800ba20:	3001      	adds	r0, #1
 800ba22:	085b      	lsrs	r3, r3, #1
 800ba24:	d1e6      	bne.n	800b9f4 <__lo0bits+0x26>
 800ba26:	2020      	movs	r0, #32
 800ba28:	e7e2      	b.n	800b9f0 <__lo0bits+0x22>
	...

0800ba2c <__i2b>:
 800ba2c:	b510      	push	{r4, lr}
 800ba2e:	000c      	movs	r4, r1
 800ba30:	2101      	movs	r1, #1
 800ba32:	f7ff feb3 	bl	800b79c <_Balloc>
 800ba36:	2800      	cmp	r0, #0
 800ba38:	d107      	bne.n	800ba4a <__i2b+0x1e>
 800ba3a:	2146      	movs	r1, #70	@ 0x46
 800ba3c:	4c05      	ldr	r4, [pc, #20]	@ (800ba54 <__i2b+0x28>)
 800ba3e:	0002      	movs	r2, r0
 800ba40:	4b05      	ldr	r3, [pc, #20]	@ (800ba58 <__i2b+0x2c>)
 800ba42:	0020      	movs	r0, r4
 800ba44:	31ff      	adds	r1, #255	@ 0xff
 800ba46:	f000 fe17 	bl	800c678 <__assert_func>
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	6144      	str	r4, [r0, #20]
 800ba4e:	6103      	str	r3, [r0, #16]
 800ba50:	bd10      	pop	{r4, pc}
 800ba52:	46c0      	nop			@ (mov r8, r8)
 800ba54:	0800cf7a 	.word	0x0800cf7a
 800ba58:	0800cf09 	.word	0x0800cf09

0800ba5c <__multiply>:
 800ba5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba5e:	0014      	movs	r4, r2
 800ba60:	690a      	ldr	r2, [r1, #16]
 800ba62:	6923      	ldr	r3, [r4, #16]
 800ba64:	000d      	movs	r5, r1
 800ba66:	b08b      	sub	sp, #44	@ 0x2c
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	db02      	blt.n	800ba72 <__multiply+0x16>
 800ba6c:	0023      	movs	r3, r4
 800ba6e:	000c      	movs	r4, r1
 800ba70:	001d      	movs	r5, r3
 800ba72:	6927      	ldr	r7, [r4, #16]
 800ba74:	692e      	ldr	r6, [r5, #16]
 800ba76:	6861      	ldr	r1, [r4, #4]
 800ba78:	19bb      	adds	r3, r7, r6
 800ba7a:	9303      	str	r3, [sp, #12]
 800ba7c:	68a3      	ldr	r3, [r4, #8]
 800ba7e:	19ba      	adds	r2, r7, r6
 800ba80:	4293      	cmp	r3, r2
 800ba82:	da00      	bge.n	800ba86 <__multiply+0x2a>
 800ba84:	3101      	adds	r1, #1
 800ba86:	f7ff fe89 	bl	800b79c <_Balloc>
 800ba8a:	9002      	str	r0, [sp, #8]
 800ba8c:	2800      	cmp	r0, #0
 800ba8e:	d106      	bne.n	800ba9e <__multiply+0x42>
 800ba90:	21b1      	movs	r1, #177	@ 0xb1
 800ba92:	4b49      	ldr	r3, [pc, #292]	@ (800bbb8 <__multiply+0x15c>)
 800ba94:	4849      	ldr	r0, [pc, #292]	@ (800bbbc <__multiply+0x160>)
 800ba96:	9a02      	ldr	r2, [sp, #8]
 800ba98:	0049      	lsls	r1, r1, #1
 800ba9a:	f000 fded 	bl	800c678 <__assert_func>
 800ba9e:	9b02      	ldr	r3, [sp, #8]
 800baa0:	2200      	movs	r2, #0
 800baa2:	3314      	adds	r3, #20
 800baa4:	469c      	mov	ip, r3
 800baa6:	19bb      	adds	r3, r7, r6
 800baa8:	009b      	lsls	r3, r3, #2
 800baaa:	4463      	add	r3, ip
 800baac:	9304      	str	r3, [sp, #16]
 800baae:	4663      	mov	r3, ip
 800bab0:	9904      	ldr	r1, [sp, #16]
 800bab2:	428b      	cmp	r3, r1
 800bab4:	d32a      	bcc.n	800bb0c <__multiply+0xb0>
 800bab6:	0023      	movs	r3, r4
 800bab8:	00bf      	lsls	r7, r7, #2
 800baba:	3314      	adds	r3, #20
 800babc:	3514      	adds	r5, #20
 800babe:	9308      	str	r3, [sp, #32]
 800bac0:	00b6      	lsls	r6, r6, #2
 800bac2:	19db      	adds	r3, r3, r7
 800bac4:	9305      	str	r3, [sp, #20]
 800bac6:	19ab      	adds	r3, r5, r6
 800bac8:	9309      	str	r3, [sp, #36]	@ 0x24
 800baca:	2304      	movs	r3, #4
 800bacc:	9306      	str	r3, [sp, #24]
 800bace:	0023      	movs	r3, r4
 800bad0:	9a05      	ldr	r2, [sp, #20]
 800bad2:	3315      	adds	r3, #21
 800bad4:	9501      	str	r5, [sp, #4]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d305      	bcc.n	800bae6 <__multiply+0x8a>
 800bada:	1b13      	subs	r3, r2, r4
 800badc:	3b15      	subs	r3, #21
 800bade:	089b      	lsrs	r3, r3, #2
 800bae0:	3301      	adds	r3, #1
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	9306      	str	r3, [sp, #24]
 800bae6:	9b01      	ldr	r3, [sp, #4]
 800bae8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800baea:	4293      	cmp	r3, r2
 800baec:	d310      	bcc.n	800bb10 <__multiply+0xb4>
 800baee:	9b03      	ldr	r3, [sp, #12]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	dd05      	ble.n	800bb00 <__multiply+0xa4>
 800baf4:	9b04      	ldr	r3, [sp, #16]
 800baf6:	3b04      	subs	r3, #4
 800baf8:	9304      	str	r3, [sp, #16]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d056      	beq.n	800bbae <__multiply+0x152>
 800bb00:	9b02      	ldr	r3, [sp, #8]
 800bb02:	9a03      	ldr	r2, [sp, #12]
 800bb04:	0018      	movs	r0, r3
 800bb06:	611a      	str	r2, [r3, #16]
 800bb08:	b00b      	add	sp, #44	@ 0x2c
 800bb0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb0c:	c304      	stmia	r3!, {r2}
 800bb0e:	e7cf      	b.n	800bab0 <__multiply+0x54>
 800bb10:	9b01      	ldr	r3, [sp, #4]
 800bb12:	6818      	ldr	r0, [r3, #0]
 800bb14:	b280      	uxth	r0, r0
 800bb16:	2800      	cmp	r0, #0
 800bb18:	d01e      	beq.n	800bb58 <__multiply+0xfc>
 800bb1a:	4667      	mov	r7, ip
 800bb1c:	2500      	movs	r5, #0
 800bb1e:	9e08      	ldr	r6, [sp, #32]
 800bb20:	ce02      	ldmia	r6!, {r1}
 800bb22:	683b      	ldr	r3, [r7, #0]
 800bb24:	9307      	str	r3, [sp, #28]
 800bb26:	b28b      	uxth	r3, r1
 800bb28:	4343      	muls	r3, r0
 800bb2a:	001a      	movs	r2, r3
 800bb2c:	466b      	mov	r3, sp
 800bb2e:	0c09      	lsrs	r1, r1, #16
 800bb30:	8b9b      	ldrh	r3, [r3, #28]
 800bb32:	4341      	muls	r1, r0
 800bb34:	18d3      	adds	r3, r2, r3
 800bb36:	9a07      	ldr	r2, [sp, #28]
 800bb38:	195b      	adds	r3, r3, r5
 800bb3a:	0c12      	lsrs	r2, r2, #16
 800bb3c:	1889      	adds	r1, r1, r2
 800bb3e:	0c1a      	lsrs	r2, r3, #16
 800bb40:	188a      	adds	r2, r1, r2
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	0c15      	lsrs	r5, r2, #16
 800bb46:	0412      	lsls	r2, r2, #16
 800bb48:	431a      	orrs	r2, r3
 800bb4a:	9b05      	ldr	r3, [sp, #20]
 800bb4c:	c704      	stmia	r7!, {r2}
 800bb4e:	42b3      	cmp	r3, r6
 800bb50:	d8e6      	bhi.n	800bb20 <__multiply+0xc4>
 800bb52:	4663      	mov	r3, ip
 800bb54:	9a06      	ldr	r2, [sp, #24]
 800bb56:	509d      	str	r5, [r3, r2]
 800bb58:	9b01      	ldr	r3, [sp, #4]
 800bb5a:	6818      	ldr	r0, [r3, #0]
 800bb5c:	0c00      	lsrs	r0, r0, #16
 800bb5e:	d020      	beq.n	800bba2 <__multiply+0x146>
 800bb60:	4663      	mov	r3, ip
 800bb62:	0025      	movs	r5, r4
 800bb64:	4661      	mov	r1, ip
 800bb66:	2700      	movs	r7, #0
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	3514      	adds	r5, #20
 800bb6c:	682a      	ldr	r2, [r5, #0]
 800bb6e:	680e      	ldr	r6, [r1, #0]
 800bb70:	b292      	uxth	r2, r2
 800bb72:	4342      	muls	r2, r0
 800bb74:	0c36      	lsrs	r6, r6, #16
 800bb76:	1992      	adds	r2, r2, r6
 800bb78:	19d2      	adds	r2, r2, r7
 800bb7a:	0416      	lsls	r6, r2, #16
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	431e      	orrs	r6, r3
 800bb80:	600e      	str	r6, [r1, #0]
 800bb82:	cd40      	ldmia	r5!, {r6}
 800bb84:	684b      	ldr	r3, [r1, #4]
 800bb86:	0c36      	lsrs	r6, r6, #16
 800bb88:	4346      	muls	r6, r0
 800bb8a:	b29b      	uxth	r3, r3
 800bb8c:	0c12      	lsrs	r2, r2, #16
 800bb8e:	18f3      	adds	r3, r6, r3
 800bb90:	189b      	adds	r3, r3, r2
 800bb92:	9a05      	ldr	r2, [sp, #20]
 800bb94:	0c1f      	lsrs	r7, r3, #16
 800bb96:	3104      	adds	r1, #4
 800bb98:	42aa      	cmp	r2, r5
 800bb9a:	d8e7      	bhi.n	800bb6c <__multiply+0x110>
 800bb9c:	4662      	mov	r2, ip
 800bb9e:	9906      	ldr	r1, [sp, #24]
 800bba0:	5053      	str	r3, [r2, r1]
 800bba2:	9b01      	ldr	r3, [sp, #4]
 800bba4:	3304      	adds	r3, #4
 800bba6:	9301      	str	r3, [sp, #4]
 800bba8:	2304      	movs	r3, #4
 800bbaa:	449c      	add	ip, r3
 800bbac:	e79b      	b.n	800bae6 <__multiply+0x8a>
 800bbae:	9b03      	ldr	r3, [sp, #12]
 800bbb0:	3b01      	subs	r3, #1
 800bbb2:	9303      	str	r3, [sp, #12]
 800bbb4:	e79b      	b.n	800baee <__multiply+0x92>
 800bbb6:	46c0      	nop			@ (mov r8, r8)
 800bbb8:	0800cf09 	.word	0x0800cf09
 800bbbc:	0800cf7a 	.word	0x0800cf7a

0800bbc0 <__pow5mult>:
 800bbc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbc2:	2303      	movs	r3, #3
 800bbc4:	0015      	movs	r5, r2
 800bbc6:	0007      	movs	r7, r0
 800bbc8:	000e      	movs	r6, r1
 800bbca:	401a      	ands	r2, r3
 800bbcc:	421d      	tst	r5, r3
 800bbce:	d008      	beq.n	800bbe2 <__pow5mult+0x22>
 800bbd0:	4925      	ldr	r1, [pc, #148]	@ (800bc68 <__pow5mult+0xa8>)
 800bbd2:	3a01      	subs	r2, #1
 800bbd4:	0092      	lsls	r2, r2, #2
 800bbd6:	5852      	ldr	r2, [r2, r1]
 800bbd8:	2300      	movs	r3, #0
 800bbda:	0031      	movs	r1, r6
 800bbdc:	f7ff fe46 	bl	800b86c <__multadd>
 800bbe0:	0006      	movs	r6, r0
 800bbe2:	10ad      	asrs	r5, r5, #2
 800bbe4:	d03d      	beq.n	800bc62 <__pow5mult+0xa2>
 800bbe6:	69fc      	ldr	r4, [r7, #28]
 800bbe8:	2c00      	cmp	r4, #0
 800bbea:	d10f      	bne.n	800bc0c <__pow5mult+0x4c>
 800bbec:	2010      	movs	r0, #16
 800bbee:	f7ff fd07 	bl	800b600 <malloc>
 800bbf2:	1e02      	subs	r2, r0, #0
 800bbf4:	61f8      	str	r0, [r7, #28]
 800bbf6:	d105      	bne.n	800bc04 <__pow5mult+0x44>
 800bbf8:	21b4      	movs	r1, #180	@ 0xb4
 800bbfa:	4b1c      	ldr	r3, [pc, #112]	@ (800bc6c <__pow5mult+0xac>)
 800bbfc:	481c      	ldr	r0, [pc, #112]	@ (800bc70 <__pow5mult+0xb0>)
 800bbfe:	31ff      	adds	r1, #255	@ 0xff
 800bc00:	f000 fd3a 	bl	800c678 <__assert_func>
 800bc04:	6044      	str	r4, [r0, #4]
 800bc06:	6084      	str	r4, [r0, #8]
 800bc08:	6004      	str	r4, [r0, #0]
 800bc0a:	60c4      	str	r4, [r0, #12]
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	689c      	ldr	r4, [r3, #8]
 800bc10:	9301      	str	r3, [sp, #4]
 800bc12:	2c00      	cmp	r4, #0
 800bc14:	d108      	bne.n	800bc28 <__pow5mult+0x68>
 800bc16:	0038      	movs	r0, r7
 800bc18:	4916      	ldr	r1, [pc, #88]	@ (800bc74 <__pow5mult+0xb4>)
 800bc1a:	f7ff ff07 	bl	800ba2c <__i2b>
 800bc1e:	9b01      	ldr	r3, [sp, #4]
 800bc20:	0004      	movs	r4, r0
 800bc22:	6098      	str	r0, [r3, #8]
 800bc24:	2300      	movs	r3, #0
 800bc26:	6003      	str	r3, [r0, #0]
 800bc28:	2301      	movs	r3, #1
 800bc2a:	421d      	tst	r5, r3
 800bc2c:	d00a      	beq.n	800bc44 <__pow5mult+0x84>
 800bc2e:	0031      	movs	r1, r6
 800bc30:	0022      	movs	r2, r4
 800bc32:	0038      	movs	r0, r7
 800bc34:	f7ff ff12 	bl	800ba5c <__multiply>
 800bc38:	0031      	movs	r1, r6
 800bc3a:	9001      	str	r0, [sp, #4]
 800bc3c:	0038      	movs	r0, r7
 800bc3e:	f7ff fdf1 	bl	800b824 <_Bfree>
 800bc42:	9e01      	ldr	r6, [sp, #4]
 800bc44:	106d      	asrs	r5, r5, #1
 800bc46:	d00c      	beq.n	800bc62 <__pow5mult+0xa2>
 800bc48:	6820      	ldr	r0, [r4, #0]
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	d107      	bne.n	800bc5e <__pow5mult+0x9e>
 800bc4e:	0022      	movs	r2, r4
 800bc50:	0021      	movs	r1, r4
 800bc52:	0038      	movs	r0, r7
 800bc54:	f7ff ff02 	bl	800ba5c <__multiply>
 800bc58:	2300      	movs	r3, #0
 800bc5a:	6020      	str	r0, [r4, #0]
 800bc5c:	6003      	str	r3, [r0, #0]
 800bc5e:	0004      	movs	r4, r0
 800bc60:	e7e2      	b.n	800bc28 <__pow5mult+0x68>
 800bc62:	0030      	movs	r0, r6
 800bc64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc66:	46c0      	nop			@ (mov r8, r8)
 800bc68:	0800cfd4 	.word	0x0800cfd4
 800bc6c:	0800ce9a 	.word	0x0800ce9a
 800bc70:	0800cf7a 	.word	0x0800cf7a
 800bc74:	00000271 	.word	0x00000271

0800bc78 <__lshift>:
 800bc78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc7a:	000c      	movs	r4, r1
 800bc7c:	0016      	movs	r6, r2
 800bc7e:	6923      	ldr	r3, [r4, #16]
 800bc80:	1157      	asrs	r7, r2, #5
 800bc82:	b085      	sub	sp, #20
 800bc84:	18fb      	adds	r3, r7, r3
 800bc86:	9301      	str	r3, [sp, #4]
 800bc88:	3301      	adds	r3, #1
 800bc8a:	9300      	str	r3, [sp, #0]
 800bc8c:	6849      	ldr	r1, [r1, #4]
 800bc8e:	68a3      	ldr	r3, [r4, #8]
 800bc90:	9002      	str	r0, [sp, #8]
 800bc92:	9a00      	ldr	r2, [sp, #0]
 800bc94:	4293      	cmp	r3, r2
 800bc96:	db10      	blt.n	800bcba <__lshift+0x42>
 800bc98:	9802      	ldr	r0, [sp, #8]
 800bc9a:	f7ff fd7f 	bl	800b79c <_Balloc>
 800bc9e:	2300      	movs	r3, #0
 800bca0:	0001      	movs	r1, r0
 800bca2:	0005      	movs	r5, r0
 800bca4:	001a      	movs	r2, r3
 800bca6:	3114      	adds	r1, #20
 800bca8:	4298      	cmp	r0, r3
 800bcaa:	d10c      	bne.n	800bcc6 <__lshift+0x4e>
 800bcac:	21ef      	movs	r1, #239	@ 0xef
 800bcae:	002a      	movs	r2, r5
 800bcb0:	4b25      	ldr	r3, [pc, #148]	@ (800bd48 <__lshift+0xd0>)
 800bcb2:	4826      	ldr	r0, [pc, #152]	@ (800bd4c <__lshift+0xd4>)
 800bcb4:	0049      	lsls	r1, r1, #1
 800bcb6:	f000 fcdf 	bl	800c678 <__assert_func>
 800bcba:	3101      	adds	r1, #1
 800bcbc:	005b      	lsls	r3, r3, #1
 800bcbe:	e7e8      	b.n	800bc92 <__lshift+0x1a>
 800bcc0:	0098      	lsls	r0, r3, #2
 800bcc2:	500a      	str	r2, [r1, r0]
 800bcc4:	3301      	adds	r3, #1
 800bcc6:	42bb      	cmp	r3, r7
 800bcc8:	dbfa      	blt.n	800bcc0 <__lshift+0x48>
 800bcca:	43fb      	mvns	r3, r7
 800bccc:	17db      	asrs	r3, r3, #31
 800bcce:	401f      	ands	r7, r3
 800bcd0:	00bf      	lsls	r7, r7, #2
 800bcd2:	0023      	movs	r3, r4
 800bcd4:	201f      	movs	r0, #31
 800bcd6:	19c9      	adds	r1, r1, r7
 800bcd8:	0037      	movs	r7, r6
 800bcda:	6922      	ldr	r2, [r4, #16]
 800bcdc:	3314      	adds	r3, #20
 800bcde:	0092      	lsls	r2, r2, #2
 800bce0:	189a      	adds	r2, r3, r2
 800bce2:	4007      	ands	r7, r0
 800bce4:	4206      	tst	r6, r0
 800bce6:	d029      	beq.n	800bd3c <__lshift+0xc4>
 800bce8:	3001      	adds	r0, #1
 800bcea:	1bc0      	subs	r0, r0, r7
 800bcec:	9003      	str	r0, [sp, #12]
 800bcee:	468c      	mov	ip, r1
 800bcf0:	2000      	movs	r0, #0
 800bcf2:	681e      	ldr	r6, [r3, #0]
 800bcf4:	40be      	lsls	r6, r7
 800bcf6:	4306      	orrs	r6, r0
 800bcf8:	4660      	mov	r0, ip
 800bcfa:	c040      	stmia	r0!, {r6}
 800bcfc:	4684      	mov	ip, r0
 800bcfe:	9e03      	ldr	r6, [sp, #12]
 800bd00:	cb01      	ldmia	r3!, {r0}
 800bd02:	40f0      	lsrs	r0, r6
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d8f4      	bhi.n	800bcf2 <__lshift+0x7a>
 800bd08:	0026      	movs	r6, r4
 800bd0a:	3615      	adds	r6, #21
 800bd0c:	2304      	movs	r3, #4
 800bd0e:	42b2      	cmp	r2, r6
 800bd10:	d304      	bcc.n	800bd1c <__lshift+0xa4>
 800bd12:	1b13      	subs	r3, r2, r4
 800bd14:	3b15      	subs	r3, #21
 800bd16:	089b      	lsrs	r3, r3, #2
 800bd18:	3301      	adds	r3, #1
 800bd1a:	009b      	lsls	r3, r3, #2
 800bd1c:	50c8      	str	r0, [r1, r3]
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	d002      	beq.n	800bd28 <__lshift+0xb0>
 800bd22:	9b01      	ldr	r3, [sp, #4]
 800bd24:	3302      	adds	r3, #2
 800bd26:	9300      	str	r3, [sp, #0]
 800bd28:	9b00      	ldr	r3, [sp, #0]
 800bd2a:	9802      	ldr	r0, [sp, #8]
 800bd2c:	3b01      	subs	r3, #1
 800bd2e:	0021      	movs	r1, r4
 800bd30:	612b      	str	r3, [r5, #16]
 800bd32:	f7ff fd77 	bl	800b824 <_Bfree>
 800bd36:	0028      	movs	r0, r5
 800bd38:	b005      	add	sp, #20
 800bd3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd3c:	cb01      	ldmia	r3!, {r0}
 800bd3e:	c101      	stmia	r1!, {r0}
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d8fb      	bhi.n	800bd3c <__lshift+0xc4>
 800bd44:	e7f0      	b.n	800bd28 <__lshift+0xb0>
 800bd46:	46c0      	nop			@ (mov r8, r8)
 800bd48:	0800cf09 	.word	0x0800cf09
 800bd4c:	0800cf7a 	.word	0x0800cf7a

0800bd50 <__mcmp>:
 800bd50:	b530      	push	{r4, r5, lr}
 800bd52:	690b      	ldr	r3, [r1, #16]
 800bd54:	6904      	ldr	r4, [r0, #16]
 800bd56:	0002      	movs	r2, r0
 800bd58:	1ae0      	subs	r0, r4, r3
 800bd5a:	429c      	cmp	r4, r3
 800bd5c:	d10f      	bne.n	800bd7e <__mcmp+0x2e>
 800bd5e:	3214      	adds	r2, #20
 800bd60:	009b      	lsls	r3, r3, #2
 800bd62:	3114      	adds	r1, #20
 800bd64:	0014      	movs	r4, r2
 800bd66:	18c9      	adds	r1, r1, r3
 800bd68:	18d2      	adds	r2, r2, r3
 800bd6a:	3a04      	subs	r2, #4
 800bd6c:	3904      	subs	r1, #4
 800bd6e:	6815      	ldr	r5, [r2, #0]
 800bd70:	680b      	ldr	r3, [r1, #0]
 800bd72:	429d      	cmp	r5, r3
 800bd74:	d004      	beq.n	800bd80 <__mcmp+0x30>
 800bd76:	2001      	movs	r0, #1
 800bd78:	429d      	cmp	r5, r3
 800bd7a:	d200      	bcs.n	800bd7e <__mcmp+0x2e>
 800bd7c:	3802      	subs	r0, #2
 800bd7e:	bd30      	pop	{r4, r5, pc}
 800bd80:	4294      	cmp	r4, r2
 800bd82:	d3f2      	bcc.n	800bd6a <__mcmp+0x1a>
 800bd84:	e7fb      	b.n	800bd7e <__mcmp+0x2e>
	...

0800bd88 <__mdiff>:
 800bd88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd8a:	000c      	movs	r4, r1
 800bd8c:	b087      	sub	sp, #28
 800bd8e:	9000      	str	r0, [sp, #0]
 800bd90:	0011      	movs	r1, r2
 800bd92:	0020      	movs	r0, r4
 800bd94:	0017      	movs	r7, r2
 800bd96:	f7ff ffdb 	bl	800bd50 <__mcmp>
 800bd9a:	1e05      	subs	r5, r0, #0
 800bd9c:	d110      	bne.n	800bdc0 <__mdiff+0x38>
 800bd9e:	0001      	movs	r1, r0
 800bda0:	9800      	ldr	r0, [sp, #0]
 800bda2:	f7ff fcfb 	bl	800b79c <_Balloc>
 800bda6:	1e02      	subs	r2, r0, #0
 800bda8:	d104      	bne.n	800bdb4 <__mdiff+0x2c>
 800bdaa:	4b40      	ldr	r3, [pc, #256]	@ (800beac <__mdiff+0x124>)
 800bdac:	4840      	ldr	r0, [pc, #256]	@ (800beb0 <__mdiff+0x128>)
 800bdae:	4941      	ldr	r1, [pc, #260]	@ (800beb4 <__mdiff+0x12c>)
 800bdb0:	f000 fc62 	bl	800c678 <__assert_func>
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	6145      	str	r5, [r0, #20]
 800bdb8:	6103      	str	r3, [r0, #16]
 800bdba:	0010      	movs	r0, r2
 800bdbc:	b007      	add	sp, #28
 800bdbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdc0:	2600      	movs	r6, #0
 800bdc2:	42b0      	cmp	r0, r6
 800bdc4:	da03      	bge.n	800bdce <__mdiff+0x46>
 800bdc6:	0023      	movs	r3, r4
 800bdc8:	003c      	movs	r4, r7
 800bdca:	001f      	movs	r7, r3
 800bdcc:	3601      	adds	r6, #1
 800bdce:	6861      	ldr	r1, [r4, #4]
 800bdd0:	9800      	ldr	r0, [sp, #0]
 800bdd2:	f7ff fce3 	bl	800b79c <_Balloc>
 800bdd6:	1e02      	subs	r2, r0, #0
 800bdd8:	d103      	bne.n	800bde2 <__mdiff+0x5a>
 800bdda:	4b34      	ldr	r3, [pc, #208]	@ (800beac <__mdiff+0x124>)
 800bddc:	4834      	ldr	r0, [pc, #208]	@ (800beb0 <__mdiff+0x128>)
 800bdde:	4936      	ldr	r1, [pc, #216]	@ (800beb8 <__mdiff+0x130>)
 800bde0:	e7e6      	b.n	800bdb0 <__mdiff+0x28>
 800bde2:	6923      	ldr	r3, [r4, #16]
 800bde4:	3414      	adds	r4, #20
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	009b      	lsls	r3, r3, #2
 800bdea:	18e3      	adds	r3, r4, r3
 800bdec:	0021      	movs	r1, r4
 800bdee:	9401      	str	r4, [sp, #4]
 800bdf0:	003c      	movs	r4, r7
 800bdf2:	9302      	str	r3, [sp, #8]
 800bdf4:	693b      	ldr	r3, [r7, #16]
 800bdf6:	3414      	adds	r4, #20
 800bdf8:	009b      	lsls	r3, r3, #2
 800bdfa:	18e3      	adds	r3, r4, r3
 800bdfc:	9303      	str	r3, [sp, #12]
 800bdfe:	0003      	movs	r3, r0
 800be00:	60c6      	str	r6, [r0, #12]
 800be02:	468c      	mov	ip, r1
 800be04:	2000      	movs	r0, #0
 800be06:	3314      	adds	r3, #20
 800be08:	9304      	str	r3, [sp, #16]
 800be0a:	9305      	str	r3, [sp, #20]
 800be0c:	4663      	mov	r3, ip
 800be0e:	cb20      	ldmia	r3!, {r5}
 800be10:	b2a9      	uxth	r1, r5
 800be12:	000e      	movs	r6, r1
 800be14:	469c      	mov	ip, r3
 800be16:	cc08      	ldmia	r4!, {r3}
 800be18:	0c2d      	lsrs	r5, r5, #16
 800be1a:	b299      	uxth	r1, r3
 800be1c:	1a71      	subs	r1, r6, r1
 800be1e:	1809      	adds	r1, r1, r0
 800be20:	0c1b      	lsrs	r3, r3, #16
 800be22:	1408      	asrs	r0, r1, #16
 800be24:	1aeb      	subs	r3, r5, r3
 800be26:	181b      	adds	r3, r3, r0
 800be28:	1418      	asrs	r0, r3, #16
 800be2a:	b289      	uxth	r1, r1
 800be2c:	041b      	lsls	r3, r3, #16
 800be2e:	4319      	orrs	r1, r3
 800be30:	9b05      	ldr	r3, [sp, #20]
 800be32:	c302      	stmia	r3!, {r1}
 800be34:	9305      	str	r3, [sp, #20]
 800be36:	9b03      	ldr	r3, [sp, #12]
 800be38:	42a3      	cmp	r3, r4
 800be3a:	d8e7      	bhi.n	800be0c <__mdiff+0x84>
 800be3c:	0039      	movs	r1, r7
 800be3e:	9c03      	ldr	r4, [sp, #12]
 800be40:	3115      	adds	r1, #21
 800be42:	2304      	movs	r3, #4
 800be44:	428c      	cmp	r4, r1
 800be46:	d304      	bcc.n	800be52 <__mdiff+0xca>
 800be48:	1be3      	subs	r3, r4, r7
 800be4a:	3b15      	subs	r3, #21
 800be4c:	089b      	lsrs	r3, r3, #2
 800be4e:	3301      	adds	r3, #1
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	9901      	ldr	r1, [sp, #4]
 800be54:	18cd      	adds	r5, r1, r3
 800be56:	9904      	ldr	r1, [sp, #16]
 800be58:	002e      	movs	r6, r5
 800be5a:	18cb      	adds	r3, r1, r3
 800be5c:	001f      	movs	r7, r3
 800be5e:	9902      	ldr	r1, [sp, #8]
 800be60:	428e      	cmp	r6, r1
 800be62:	d311      	bcc.n	800be88 <__mdiff+0x100>
 800be64:	9c02      	ldr	r4, [sp, #8]
 800be66:	1ee9      	subs	r1, r5, #3
 800be68:	2000      	movs	r0, #0
 800be6a:	428c      	cmp	r4, r1
 800be6c:	d304      	bcc.n	800be78 <__mdiff+0xf0>
 800be6e:	0021      	movs	r1, r4
 800be70:	3103      	adds	r1, #3
 800be72:	1b49      	subs	r1, r1, r5
 800be74:	0889      	lsrs	r1, r1, #2
 800be76:	0088      	lsls	r0, r1, #2
 800be78:	181b      	adds	r3, r3, r0
 800be7a:	3b04      	subs	r3, #4
 800be7c:	6819      	ldr	r1, [r3, #0]
 800be7e:	2900      	cmp	r1, #0
 800be80:	d010      	beq.n	800bea4 <__mdiff+0x11c>
 800be82:	9b00      	ldr	r3, [sp, #0]
 800be84:	6113      	str	r3, [r2, #16]
 800be86:	e798      	b.n	800bdba <__mdiff+0x32>
 800be88:	4684      	mov	ip, r0
 800be8a:	ce02      	ldmia	r6!, {r1}
 800be8c:	b288      	uxth	r0, r1
 800be8e:	4460      	add	r0, ip
 800be90:	1400      	asrs	r0, r0, #16
 800be92:	0c0c      	lsrs	r4, r1, #16
 800be94:	1904      	adds	r4, r0, r4
 800be96:	4461      	add	r1, ip
 800be98:	1420      	asrs	r0, r4, #16
 800be9a:	b289      	uxth	r1, r1
 800be9c:	0424      	lsls	r4, r4, #16
 800be9e:	4321      	orrs	r1, r4
 800bea0:	c702      	stmia	r7!, {r1}
 800bea2:	e7dc      	b.n	800be5e <__mdiff+0xd6>
 800bea4:	9900      	ldr	r1, [sp, #0]
 800bea6:	3901      	subs	r1, #1
 800bea8:	9100      	str	r1, [sp, #0]
 800beaa:	e7e6      	b.n	800be7a <__mdiff+0xf2>
 800beac:	0800cf09 	.word	0x0800cf09
 800beb0:	0800cf7a 	.word	0x0800cf7a
 800beb4:	00000237 	.word	0x00000237
 800beb8:	00000245 	.word	0x00000245

0800bebc <__ulp>:
 800bebc:	b510      	push	{r4, lr}
 800bebe:	2400      	movs	r4, #0
 800bec0:	4b0c      	ldr	r3, [pc, #48]	@ (800bef4 <__ulp+0x38>)
 800bec2:	4a0d      	ldr	r2, [pc, #52]	@ (800bef8 <__ulp+0x3c>)
 800bec4:	400b      	ands	r3, r1
 800bec6:	189b      	adds	r3, r3, r2
 800bec8:	42a3      	cmp	r3, r4
 800beca:	dc06      	bgt.n	800beda <__ulp+0x1e>
 800becc:	425b      	negs	r3, r3
 800bece:	151a      	asrs	r2, r3, #20
 800bed0:	2a13      	cmp	r2, #19
 800bed2:	dc05      	bgt.n	800bee0 <__ulp+0x24>
 800bed4:	2380      	movs	r3, #128	@ 0x80
 800bed6:	031b      	lsls	r3, r3, #12
 800bed8:	4113      	asrs	r3, r2
 800beda:	0019      	movs	r1, r3
 800bedc:	0020      	movs	r0, r4
 800bede:	bd10      	pop	{r4, pc}
 800bee0:	3a14      	subs	r2, #20
 800bee2:	2401      	movs	r4, #1
 800bee4:	2a1e      	cmp	r2, #30
 800bee6:	dc02      	bgt.n	800beee <__ulp+0x32>
 800bee8:	2480      	movs	r4, #128	@ 0x80
 800beea:	0624      	lsls	r4, r4, #24
 800beec:	40d4      	lsrs	r4, r2
 800beee:	2300      	movs	r3, #0
 800bef0:	e7f3      	b.n	800beda <__ulp+0x1e>
 800bef2:	46c0      	nop			@ (mov r8, r8)
 800bef4:	7ff00000 	.word	0x7ff00000
 800bef8:	fcc00000 	.word	0xfcc00000

0800befc <__b2d>:
 800befc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800befe:	0006      	movs	r6, r0
 800bf00:	6903      	ldr	r3, [r0, #16]
 800bf02:	3614      	adds	r6, #20
 800bf04:	009b      	lsls	r3, r3, #2
 800bf06:	18f3      	adds	r3, r6, r3
 800bf08:	1f1d      	subs	r5, r3, #4
 800bf0a:	682c      	ldr	r4, [r5, #0]
 800bf0c:	000f      	movs	r7, r1
 800bf0e:	0020      	movs	r0, r4
 800bf10:	9301      	str	r3, [sp, #4]
 800bf12:	f7ff fd3b 	bl	800b98c <__hi0bits>
 800bf16:	2220      	movs	r2, #32
 800bf18:	1a12      	subs	r2, r2, r0
 800bf1a:	603a      	str	r2, [r7, #0]
 800bf1c:	0003      	movs	r3, r0
 800bf1e:	4a1c      	ldr	r2, [pc, #112]	@ (800bf90 <__b2d+0x94>)
 800bf20:	280a      	cmp	r0, #10
 800bf22:	dc15      	bgt.n	800bf50 <__b2d+0x54>
 800bf24:	210b      	movs	r1, #11
 800bf26:	0027      	movs	r7, r4
 800bf28:	1a09      	subs	r1, r1, r0
 800bf2a:	40cf      	lsrs	r7, r1
 800bf2c:	433a      	orrs	r2, r7
 800bf2e:	468c      	mov	ip, r1
 800bf30:	0011      	movs	r1, r2
 800bf32:	2200      	movs	r2, #0
 800bf34:	42ae      	cmp	r6, r5
 800bf36:	d202      	bcs.n	800bf3e <__b2d+0x42>
 800bf38:	9a01      	ldr	r2, [sp, #4]
 800bf3a:	3a08      	subs	r2, #8
 800bf3c:	6812      	ldr	r2, [r2, #0]
 800bf3e:	3315      	adds	r3, #21
 800bf40:	409c      	lsls	r4, r3
 800bf42:	4663      	mov	r3, ip
 800bf44:	0027      	movs	r7, r4
 800bf46:	40da      	lsrs	r2, r3
 800bf48:	4317      	orrs	r7, r2
 800bf4a:	0038      	movs	r0, r7
 800bf4c:	b003      	add	sp, #12
 800bf4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf50:	2700      	movs	r7, #0
 800bf52:	42ae      	cmp	r6, r5
 800bf54:	d202      	bcs.n	800bf5c <__b2d+0x60>
 800bf56:	9d01      	ldr	r5, [sp, #4]
 800bf58:	3d08      	subs	r5, #8
 800bf5a:	682f      	ldr	r7, [r5, #0]
 800bf5c:	210b      	movs	r1, #11
 800bf5e:	4249      	negs	r1, r1
 800bf60:	468c      	mov	ip, r1
 800bf62:	449c      	add	ip, r3
 800bf64:	2b0b      	cmp	r3, #11
 800bf66:	d010      	beq.n	800bf8a <__b2d+0x8e>
 800bf68:	4661      	mov	r1, ip
 800bf6a:	2320      	movs	r3, #32
 800bf6c:	408c      	lsls	r4, r1
 800bf6e:	1a5b      	subs	r3, r3, r1
 800bf70:	0039      	movs	r1, r7
 800bf72:	40d9      	lsrs	r1, r3
 800bf74:	430c      	orrs	r4, r1
 800bf76:	4322      	orrs	r2, r4
 800bf78:	0011      	movs	r1, r2
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	42b5      	cmp	r5, r6
 800bf7e:	d901      	bls.n	800bf84 <__b2d+0x88>
 800bf80:	3d04      	subs	r5, #4
 800bf82:	682a      	ldr	r2, [r5, #0]
 800bf84:	4664      	mov	r4, ip
 800bf86:	40a7      	lsls	r7, r4
 800bf88:	e7dd      	b.n	800bf46 <__b2d+0x4a>
 800bf8a:	4322      	orrs	r2, r4
 800bf8c:	0011      	movs	r1, r2
 800bf8e:	e7dc      	b.n	800bf4a <__b2d+0x4e>
 800bf90:	3ff00000 	.word	0x3ff00000

0800bf94 <__d2b>:
 800bf94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf96:	2101      	movs	r1, #1
 800bf98:	0016      	movs	r6, r2
 800bf9a:	001f      	movs	r7, r3
 800bf9c:	f7ff fbfe 	bl	800b79c <_Balloc>
 800bfa0:	1e04      	subs	r4, r0, #0
 800bfa2:	d105      	bne.n	800bfb0 <__d2b+0x1c>
 800bfa4:	0022      	movs	r2, r4
 800bfa6:	4b25      	ldr	r3, [pc, #148]	@ (800c03c <__d2b+0xa8>)
 800bfa8:	4825      	ldr	r0, [pc, #148]	@ (800c040 <__d2b+0xac>)
 800bfaa:	4926      	ldr	r1, [pc, #152]	@ (800c044 <__d2b+0xb0>)
 800bfac:	f000 fb64 	bl	800c678 <__assert_func>
 800bfb0:	033b      	lsls	r3, r7, #12
 800bfb2:	007d      	lsls	r5, r7, #1
 800bfb4:	0b1b      	lsrs	r3, r3, #12
 800bfb6:	0d6d      	lsrs	r5, r5, #21
 800bfb8:	d002      	beq.n	800bfc0 <__d2b+0x2c>
 800bfba:	2280      	movs	r2, #128	@ 0x80
 800bfbc:	0352      	lsls	r2, r2, #13
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	9301      	str	r3, [sp, #4]
 800bfc2:	2e00      	cmp	r6, #0
 800bfc4:	d025      	beq.n	800c012 <__d2b+0x7e>
 800bfc6:	4668      	mov	r0, sp
 800bfc8:	9600      	str	r6, [sp, #0]
 800bfca:	f7ff fd00 	bl	800b9ce <__lo0bits>
 800bfce:	9b01      	ldr	r3, [sp, #4]
 800bfd0:	9900      	ldr	r1, [sp, #0]
 800bfd2:	2800      	cmp	r0, #0
 800bfd4:	d01b      	beq.n	800c00e <__d2b+0x7a>
 800bfd6:	2220      	movs	r2, #32
 800bfd8:	001e      	movs	r6, r3
 800bfda:	1a12      	subs	r2, r2, r0
 800bfdc:	4096      	lsls	r6, r2
 800bfde:	0032      	movs	r2, r6
 800bfe0:	40c3      	lsrs	r3, r0
 800bfe2:	430a      	orrs	r2, r1
 800bfe4:	6162      	str	r2, [r4, #20]
 800bfe6:	9301      	str	r3, [sp, #4]
 800bfe8:	9e01      	ldr	r6, [sp, #4]
 800bfea:	61a6      	str	r6, [r4, #24]
 800bfec:	1e73      	subs	r3, r6, #1
 800bfee:	419e      	sbcs	r6, r3
 800bff0:	3601      	adds	r6, #1
 800bff2:	6126      	str	r6, [r4, #16]
 800bff4:	2d00      	cmp	r5, #0
 800bff6:	d014      	beq.n	800c022 <__d2b+0x8e>
 800bff8:	2635      	movs	r6, #53	@ 0x35
 800bffa:	4b13      	ldr	r3, [pc, #76]	@ (800c048 <__d2b+0xb4>)
 800bffc:	18ed      	adds	r5, r5, r3
 800bffe:	9b08      	ldr	r3, [sp, #32]
 800c000:	182d      	adds	r5, r5, r0
 800c002:	601d      	str	r5, [r3, #0]
 800c004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c006:	1a36      	subs	r6, r6, r0
 800c008:	601e      	str	r6, [r3, #0]
 800c00a:	0020      	movs	r0, r4
 800c00c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c00e:	6161      	str	r1, [r4, #20]
 800c010:	e7ea      	b.n	800bfe8 <__d2b+0x54>
 800c012:	a801      	add	r0, sp, #4
 800c014:	f7ff fcdb 	bl	800b9ce <__lo0bits>
 800c018:	9b01      	ldr	r3, [sp, #4]
 800c01a:	2601      	movs	r6, #1
 800c01c:	6163      	str	r3, [r4, #20]
 800c01e:	3020      	adds	r0, #32
 800c020:	e7e7      	b.n	800bff2 <__d2b+0x5e>
 800c022:	4b0a      	ldr	r3, [pc, #40]	@ (800c04c <__d2b+0xb8>)
 800c024:	18c0      	adds	r0, r0, r3
 800c026:	9b08      	ldr	r3, [sp, #32]
 800c028:	6018      	str	r0, [r3, #0]
 800c02a:	4b09      	ldr	r3, [pc, #36]	@ (800c050 <__d2b+0xbc>)
 800c02c:	18f3      	adds	r3, r6, r3
 800c02e:	009b      	lsls	r3, r3, #2
 800c030:	18e3      	adds	r3, r4, r3
 800c032:	6958      	ldr	r0, [r3, #20]
 800c034:	f7ff fcaa 	bl	800b98c <__hi0bits>
 800c038:	0176      	lsls	r6, r6, #5
 800c03a:	e7e3      	b.n	800c004 <__d2b+0x70>
 800c03c:	0800cf09 	.word	0x0800cf09
 800c040:	0800cf7a 	.word	0x0800cf7a
 800c044:	0000030f 	.word	0x0000030f
 800c048:	fffffbcd 	.word	0xfffffbcd
 800c04c:	fffffbce 	.word	0xfffffbce
 800c050:	3fffffff 	.word	0x3fffffff

0800c054 <__ratio>:
 800c054:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c056:	b087      	sub	sp, #28
 800c058:	000f      	movs	r7, r1
 800c05a:	a904      	add	r1, sp, #16
 800c05c:	0006      	movs	r6, r0
 800c05e:	f7ff ff4d 	bl	800befc <__b2d>
 800c062:	9000      	str	r0, [sp, #0]
 800c064:	9101      	str	r1, [sp, #4]
 800c066:	9b00      	ldr	r3, [sp, #0]
 800c068:	9c01      	ldr	r4, [sp, #4]
 800c06a:	0038      	movs	r0, r7
 800c06c:	a905      	add	r1, sp, #20
 800c06e:	9302      	str	r3, [sp, #8]
 800c070:	9403      	str	r4, [sp, #12]
 800c072:	f7ff ff43 	bl	800befc <__b2d>
 800c076:	000d      	movs	r5, r1
 800c078:	0002      	movs	r2, r0
 800c07a:	000b      	movs	r3, r1
 800c07c:	6930      	ldr	r0, [r6, #16]
 800c07e:	6939      	ldr	r1, [r7, #16]
 800c080:	9e04      	ldr	r6, [sp, #16]
 800c082:	1a40      	subs	r0, r0, r1
 800c084:	9905      	ldr	r1, [sp, #20]
 800c086:	0140      	lsls	r0, r0, #5
 800c088:	1a71      	subs	r1, r6, r1
 800c08a:	1841      	adds	r1, r0, r1
 800c08c:	0508      	lsls	r0, r1, #20
 800c08e:	2900      	cmp	r1, #0
 800c090:	dd08      	ble.n	800c0a4 <__ratio+0x50>
 800c092:	9901      	ldr	r1, [sp, #4]
 800c094:	1841      	adds	r1, r0, r1
 800c096:	9103      	str	r1, [sp, #12]
 800c098:	9802      	ldr	r0, [sp, #8]
 800c09a:	9903      	ldr	r1, [sp, #12]
 800c09c:	f7f5 fe10 	bl	8001cc0 <__aeabi_ddiv>
 800c0a0:	b007      	add	sp, #28
 800c0a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0a4:	1a2b      	subs	r3, r5, r0
 800c0a6:	e7f7      	b.n	800c098 <__ratio+0x44>

0800c0a8 <__copybits>:
 800c0a8:	b570      	push	{r4, r5, r6, lr}
 800c0aa:	0014      	movs	r4, r2
 800c0ac:	0005      	movs	r5, r0
 800c0ae:	3901      	subs	r1, #1
 800c0b0:	6913      	ldr	r3, [r2, #16]
 800c0b2:	1149      	asrs	r1, r1, #5
 800c0b4:	3101      	adds	r1, #1
 800c0b6:	0089      	lsls	r1, r1, #2
 800c0b8:	3414      	adds	r4, #20
 800c0ba:	009b      	lsls	r3, r3, #2
 800c0bc:	1841      	adds	r1, r0, r1
 800c0be:	18e3      	adds	r3, r4, r3
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	d80d      	bhi.n	800c0e0 <__copybits+0x38>
 800c0c4:	0014      	movs	r4, r2
 800c0c6:	3411      	adds	r4, #17
 800c0c8:	2500      	movs	r5, #0
 800c0ca:	429c      	cmp	r4, r3
 800c0cc:	d803      	bhi.n	800c0d6 <__copybits+0x2e>
 800c0ce:	1a9b      	subs	r3, r3, r2
 800c0d0:	3b11      	subs	r3, #17
 800c0d2:	089b      	lsrs	r3, r3, #2
 800c0d4:	009d      	lsls	r5, r3, #2
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	1940      	adds	r0, r0, r5
 800c0da:	4281      	cmp	r1, r0
 800c0dc:	d803      	bhi.n	800c0e6 <__copybits+0x3e>
 800c0de:	bd70      	pop	{r4, r5, r6, pc}
 800c0e0:	cc40      	ldmia	r4!, {r6}
 800c0e2:	c540      	stmia	r5!, {r6}
 800c0e4:	e7ec      	b.n	800c0c0 <__copybits+0x18>
 800c0e6:	c008      	stmia	r0!, {r3}
 800c0e8:	e7f7      	b.n	800c0da <__copybits+0x32>

0800c0ea <__any_on>:
 800c0ea:	0002      	movs	r2, r0
 800c0ec:	6900      	ldr	r0, [r0, #16]
 800c0ee:	b510      	push	{r4, lr}
 800c0f0:	3214      	adds	r2, #20
 800c0f2:	114b      	asrs	r3, r1, #5
 800c0f4:	4298      	cmp	r0, r3
 800c0f6:	db13      	blt.n	800c120 <__any_on+0x36>
 800c0f8:	dd0c      	ble.n	800c114 <__any_on+0x2a>
 800c0fa:	241f      	movs	r4, #31
 800c0fc:	0008      	movs	r0, r1
 800c0fe:	4020      	ands	r0, r4
 800c100:	4221      	tst	r1, r4
 800c102:	d007      	beq.n	800c114 <__any_on+0x2a>
 800c104:	0099      	lsls	r1, r3, #2
 800c106:	588c      	ldr	r4, [r1, r2]
 800c108:	0021      	movs	r1, r4
 800c10a:	40c1      	lsrs	r1, r0
 800c10c:	4081      	lsls	r1, r0
 800c10e:	2001      	movs	r0, #1
 800c110:	428c      	cmp	r4, r1
 800c112:	d104      	bne.n	800c11e <__any_on+0x34>
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	18d3      	adds	r3, r2, r3
 800c118:	4293      	cmp	r3, r2
 800c11a:	d803      	bhi.n	800c124 <__any_on+0x3a>
 800c11c:	2000      	movs	r0, #0
 800c11e:	bd10      	pop	{r4, pc}
 800c120:	0003      	movs	r3, r0
 800c122:	e7f7      	b.n	800c114 <__any_on+0x2a>
 800c124:	3b04      	subs	r3, #4
 800c126:	6819      	ldr	r1, [r3, #0]
 800c128:	2900      	cmp	r1, #0
 800c12a:	d0f5      	beq.n	800c118 <__any_on+0x2e>
 800c12c:	2001      	movs	r0, #1
 800c12e:	e7f6      	b.n	800c11e <__any_on+0x34>

0800c130 <__ascii_wctomb>:
 800c130:	0003      	movs	r3, r0
 800c132:	1e08      	subs	r0, r1, #0
 800c134:	d005      	beq.n	800c142 <__ascii_wctomb+0x12>
 800c136:	2aff      	cmp	r2, #255	@ 0xff
 800c138:	d904      	bls.n	800c144 <__ascii_wctomb+0x14>
 800c13a:	228a      	movs	r2, #138	@ 0x8a
 800c13c:	2001      	movs	r0, #1
 800c13e:	601a      	str	r2, [r3, #0]
 800c140:	4240      	negs	r0, r0
 800c142:	4770      	bx	lr
 800c144:	2001      	movs	r0, #1
 800c146:	700a      	strb	r2, [r1, #0]
 800c148:	e7fb      	b.n	800c142 <__ascii_wctomb+0x12>

0800c14a <__sfputc_r>:
 800c14a:	6893      	ldr	r3, [r2, #8]
 800c14c:	b510      	push	{r4, lr}
 800c14e:	3b01      	subs	r3, #1
 800c150:	6093      	str	r3, [r2, #8]
 800c152:	2b00      	cmp	r3, #0
 800c154:	da04      	bge.n	800c160 <__sfputc_r+0x16>
 800c156:	6994      	ldr	r4, [r2, #24]
 800c158:	42a3      	cmp	r3, r4
 800c15a:	db07      	blt.n	800c16c <__sfputc_r+0x22>
 800c15c:	290a      	cmp	r1, #10
 800c15e:	d005      	beq.n	800c16c <__sfputc_r+0x22>
 800c160:	6813      	ldr	r3, [r2, #0]
 800c162:	1c58      	adds	r0, r3, #1
 800c164:	6010      	str	r0, [r2, #0]
 800c166:	7019      	strb	r1, [r3, #0]
 800c168:	0008      	movs	r0, r1
 800c16a:	bd10      	pop	{r4, pc}
 800c16c:	f7fd fece 	bl	8009f0c <__swbuf_r>
 800c170:	0001      	movs	r1, r0
 800c172:	e7f9      	b.n	800c168 <__sfputc_r+0x1e>

0800c174 <__sfputs_r>:
 800c174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c176:	0006      	movs	r6, r0
 800c178:	000f      	movs	r7, r1
 800c17a:	0014      	movs	r4, r2
 800c17c:	18d5      	adds	r5, r2, r3
 800c17e:	42ac      	cmp	r4, r5
 800c180:	d101      	bne.n	800c186 <__sfputs_r+0x12>
 800c182:	2000      	movs	r0, #0
 800c184:	e007      	b.n	800c196 <__sfputs_r+0x22>
 800c186:	7821      	ldrb	r1, [r4, #0]
 800c188:	003a      	movs	r2, r7
 800c18a:	0030      	movs	r0, r6
 800c18c:	f7ff ffdd 	bl	800c14a <__sfputc_r>
 800c190:	3401      	adds	r4, #1
 800c192:	1c43      	adds	r3, r0, #1
 800c194:	d1f3      	bne.n	800c17e <__sfputs_r+0xa>
 800c196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c198 <_vfiprintf_r>:
 800c198:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c19a:	b0a1      	sub	sp, #132	@ 0x84
 800c19c:	000f      	movs	r7, r1
 800c19e:	0015      	movs	r5, r2
 800c1a0:	001e      	movs	r6, r3
 800c1a2:	9003      	str	r0, [sp, #12]
 800c1a4:	2800      	cmp	r0, #0
 800c1a6:	d004      	beq.n	800c1b2 <_vfiprintf_r+0x1a>
 800c1a8:	6a03      	ldr	r3, [r0, #32]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d101      	bne.n	800c1b2 <_vfiprintf_r+0x1a>
 800c1ae:	f7fd fdbd 	bl	8009d2c <__sinit>
 800c1b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1b4:	07db      	lsls	r3, r3, #31
 800c1b6:	d405      	bmi.n	800c1c4 <_vfiprintf_r+0x2c>
 800c1b8:	89bb      	ldrh	r3, [r7, #12]
 800c1ba:	059b      	lsls	r3, r3, #22
 800c1bc:	d402      	bmi.n	800c1c4 <_vfiprintf_r+0x2c>
 800c1be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c1c0:	f7fd ffdb 	bl	800a17a <__retarget_lock_acquire_recursive>
 800c1c4:	89bb      	ldrh	r3, [r7, #12]
 800c1c6:	071b      	lsls	r3, r3, #28
 800c1c8:	d502      	bpl.n	800c1d0 <_vfiprintf_r+0x38>
 800c1ca:	693b      	ldr	r3, [r7, #16]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d113      	bne.n	800c1f8 <_vfiprintf_r+0x60>
 800c1d0:	0039      	movs	r1, r7
 800c1d2:	9803      	ldr	r0, [sp, #12]
 800c1d4:	f7fd fedc 	bl	8009f90 <__swsetup_r>
 800c1d8:	2800      	cmp	r0, #0
 800c1da:	d00d      	beq.n	800c1f8 <_vfiprintf_r+0x60>
 800c1dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1de:	07db      	lsls	r3, r3, #31
 800c1e0:	d503      	bpl.n	800c1ea <_vfiprintf_r+0x52>
 800c1e2:	2001      	movs	r0, #1
 800c1e4:	4240      	negs	r0, r0
 800c1e6:	b021      	add	sp, #132	@ 0x84
 800c1e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1ea:	89bb      	ldrh	r3, [r7, #12]
 800c1ec:	059b      	lsls	r3, r3, #22
 800c1ee:	d4f8      	bmi.n	800c1e2 <_vfiprintf_r+0x4a>
 800c1f0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c1f2:	f7fd ffc3 	bl	800a17c <__retarget_lock_release_recursive>
 800c1f6:	e7f4      	b.n	800c1e2 <_vfiprintf_r+0x4a>
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	ac08      	add	r4, sp, #32
 800c1fc:	6163      	str	r3, [r4, #20]
 800c1fe:	3320      	adds	r3, #32
 800c200:	7663      	strb	r3, [r4, #25]
 800c202:	3310      	adds	r3, #16
 800c204:	76a3      	strb	r3, [r4, #26]
 800c206:	9607      	str	r6, [sp, #28]
 800c208:	002e      	movs	r6, r5
 800c20a:	7833      	ldrb	r3, [r6, #0]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d001      	beq.n	800c214 <_vfiprintf_r+0x7c>
 800c210:	2b25      	cmp	r3, #37	@ 0x25
 800c212:	d148      	bne.n	800c2a6 <_vfiprintf_r+0x10e>
 800c214:	1b73      	subs	r3, r6, r5
 800c216:	9305      	str	r3, [sp, #20]
 800c218:	42ae      	cmp	r6, r5
 800c21a:	d00b      	beq.n	800c234 <_vfiprintf_r+0x9c>
 800c21c:	002a      	movs	r2, r5
 800c21e:	0039      	movs	r1, r7
 800c220:	9803      	ldr	r0, [sp, #12]
 800c222:	f7ff ffa7 	bl	800c174 <__sfputs_r>
 800c226:	3001      	adds	r0, #1
 800c228:	d100      	bne.n	800c22c <_vfiprintf_r+0x94>
 800c22a:	e0ae      	b.n	800c38a <_vfiprintf_r+0x1f2>
 800c22c:	6963      	ldr	r3, [r4, #20]
 800c22e:	9a05      	ldr	r2, [sp, #20]
 800c230:	189b      	adds	r3, r3, r2
 800c232:	6163      	str	r3, [r4, #20]
 800c234:	7833      	ldrb	r3, [r6, #0]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d100      	bne.n	800c23c <_vfiprintf_r+0xa4>
 800c23a:	e0a6      	b.n	800c38a <_vfiprintf_r+0x1f2>
 800c23c:	2201      	movs	r2, #1
 800c23e:	2300      	movs	r3, #0
 800c240:	4252      	negs	r2, r2
 800c242:	6062      	str	r2, [r4, #4]
 800c244:	a904      	add	r1, sp, #16
 800c246:	3254      	adds	r2, #84	@ 0x54
 800c248:	1852      	adds	r2, r2, r1
 800c24a:	1c75      	adds	r5, r6, #1
 800c24c:	6023      	str	r3, [r4, #0]
 800c24e:	60e3      	str	r3, [r4, #12]
 800c250:	60a3      	str	r3, [r4, #8]
 800c252:	7013      	strb	r3, [r2, #0]
 800c254:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c256:	4b59      	ldr	r3, [pc, #356]	@ (800c3bc <_vfiprintf_r+0x224>)
 800c258:	2205      	movs	r2, #5
 800c25a:	0018      	movs	r0, r3
 800c25c:	7829      	ldrb	r1, [r5, #0]
 800c25e:	9305      	str	r3, [sp, #20]
 800c260:	f7fd ff8d 	bl	800a17e <memchr>
 800c264:	1c6e      	adds	r6, r5, #1
 800c266:	2800      	cmp	r0, #0
 800c268:	d11f      	bne.n	800c2aa <_vfiprintf_r+0x112>
 800c26a:	6822      	ldr	r2, [r4, #0]
 800c26c:	06d3      	lsls	r3, r2, #27
 800c26e:	d504      	bpl.n	800c27a <_vfiprintf_r+0xe2>
 800c270:	2353      	movs	r3, #83	@ 0x53
 800c272:	a904      	add	r1, sp, #16
 800c274:	185b      	adds	r3, r3, r1
 800c276:	2120      	movs	r1, #32
 800c278:	7019      	strb	r1, [r3, #0]
 800c27a:	0713      	lsls	r3, r2, #28
 800c27c:	d504      	bpl.n	800c288 <_vfiprintf_r+0xf0>
 800c27e:	2353      	movs	r3, #83	@ 0x53
 800c280:	a904      	add	r1, sp, #16
 800c282:	185b      	adds	r3, r3, r1
 800c284:	212b      	movs	r1, #43	@ 0x2b
 800c286:	7019      	strb	r1, [r3, #0]
 800c288:	782b      	ldrb	r3, [r5, #0]
 800c28a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c28c:	d016      	beq.n	800c2bc <_vfiprintf_r+0x124>
 800c28e:	002e      	movs	r6, r5
 800c290:	2100      	movs	r1, #0
 800c292:	200a      	movs	r0, #10
 800c294:	68e3      	ldr	r3, [r4, #12]
 800c296:	7832      	ldrb	r2, [r6, #0]
 800c298:	1c75      	adds	r5, r6, #1
 800c29a:	3a30      	subs	r2, #48	@ 0x30
 800c29c:	2a09      	cmp	r2, #9
 800c29e:	d950      	bls.n	800c342 <_vfiprintf_r+0x1aa>
 800c2a0:	2900      	cmp	r1, #0
 800c2a2:	d111      	bne.n	800c2c8 <_vfiprintf_r+0x130>
 800c2a4:	e017      	b.n	800c2d6 <_vfiprintf_r+0x13e>
 800c2a6:	3601      	adds	r6, #1
 800c2a8:	e7af      	b.n	800c20a <_vfiprintf_r+0x72>
 800c2aa:	9b05      	ldr	r3, [sp, #20]
 800c2ac:	6822      	ldr	r2, [r4, #0]
 800c2ae:	1ac0      	subs	r0, r0, r3
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	4083      	lsls	r3, r0
 800c2b4:	4313      	orrs	r3, r2
 800c2b6:	0035      	movs	r5, r6
 800c2b8:	6023      	str	r3, [r4, #0]
 800c2ba:	e7cc      	b.n	800c256 <_vfiprintf_r+0xbe>
 800c2bc:	9b07      	ldr	r3, [sp, #28]
 800c2be:	1d19      	adds	r1, r3, #4
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	9107      	str	r1, [sp, #28]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	db01      	blt.n	800c2cc <_vfiprintf_r+0x134>
 800c2c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2ca:	e004      	b.n	800c2d6 <_vfiprintf_r+0x13e>
 800c2cc:	425b      	negs	r3, r3
 800c2ce:	60e3      	str	r3, [r4, #12]
 800c2d0:	2302      	movs	r3, #2
 800c2d2:	4313      	orrs	r3, r2
 800c2d4:	6023      	str	r3, [r4, #0]
 800c2d6:	7833      	ldrb	r3, [r6, #0]
 800c2d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2da:	d10c      	bne.n	800c2f6 <_vfiprintf_r+0x15e>
 800c2dc:	7873      	ldrb	r3, [r6, #1]
 800c2de:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2e0:	d134      	bne.n	800c34c <_vfiprintf_r+0x1b4>
 800c2e2:	9b07      	ldr	r3, [sp, #28]
 800c2e4:	3602      	adds	r6, #2
 800c2e6:	1d1a      	adds	r2, r3, #4
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	9207      	str	r2, [sp, #28]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	da01      	bge.n	800c2f4 <_vfiprintf_r+0x15c>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	425b      	negs	r3, r3
 800c2f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2f6:	4d32      	ldr	r5, [pc, #200]	@ (800c3c0 <_vfiprintf_r+0x228>)
 800c2f8:	2203      	movs	r2, #3
 800c2fa:	0028      	movs	r0, r5
 800c2fc:	7831      	ldrb	r1, [r6, #0]
 800c2fe:	f7fd ff3e 	bl	800a17e <memchr>
 800c302:	2800      	cmp	r0, #0
 800c304:	d006      	beq.n	800c314 <_vfiprintf_r+0x17c>
 800c306:	2340      	movs	r3, #64	@ 0x40
 800c308:	1b40      	subs	r0, r0, r5
 800c30a:	4083      	lsls	r3, r0
 800c30c:	6822      	ldr	r2, [r4, #0]
 800c30e:	3601      	adds	r6, #1
 800c310:	4313      	orrs	r3, r2
 800c312:	6023      	str	r3, [r4, #0]
 800c314:	7831      	ldrb	r1, [r6, #0]
 800c316:	2206      	movs	r2, #6
 800c318:	482a      	ldr	r0, [pc, #168]	@ (800c3c4 <_vfiprintf_r+0x22c>)
 800c31a:	1c75      	adds	r5, r6, #1
 800c31c:	7621      	strb	r1, [r4, #24]
 800c31e:	f7fd ff2e 	bl	800a17e <memchr>
 800c322:	2800      	cmp	r0, #0
 800c324:	d040      	beq.n	800c3a8 <_vfiprintf_r+0x210>
 800c326:	4b28      	ldr	r3, [pc, #160]	@ (800c3c8 <_vfiprintf_r+0x230>)
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d122      	bne.n	800c372 <_vfiprintf_r+0x1da>
 800c32c:	2207      	movs	r2, #7
 800c32e:	9b07      	ldr	r3, [sp, #28]
 800c330:	3307      	adds	r3, #7
 800c332:	4393      	bics	r3, r2
 800c334:	3308      	adds	r3, #8
 800c336:	9307      	str	r3, [sp, #28]
 800c338:	6963      	ldr	r3, [r4, #20]
 800c33a:	9a04      	ldr	r2, [sp, #16]
 800c33c:	189b      	adds	r3, r3, r2
 800c33e:	6163      	str	r3, [r4, #20]
 800c340:	e762      	b.n	800c208 <_vfiprintf_r+0x70>
 800c342:	4343      	muls	r3, r0
 800c344:	002e      	movs	r6, r5
 800c346:	2101      	movs	r1, #1
 800c348:	189b      	adds	r3, r3, r2
 800c34a:	e7a4      	b.n	800c296 <_vfiprintf_r+0xfe>
 800c34c:	2300      	movs	r3, #0
 800c34e:	200a      	movs	r0, #10
 800c350:	0019      	movs	r1, r3
 800c352:	3601      	adds	r6, #1
 800c354:	6063      	str	r3, [r4, #4]
 800c356:	7832      	ldrb	r2, [r6, #0]
 800c358:	1c75      	adds	r5, r6, #1
 800c35a:	3a30      	subs	r2, #48	@ 0x30
 800c35c:	2a09      	cmp	r2, #9
 800c35e:	d903      	bls.n	800c368 <_vfiprintf_r+0x1d0>
 800c360:	2b00      	cmp	r3, #0
 800c362:	d0c8      	beq.n	800c2f6 <_vfiprintf_r+0x15e>
 800c364:	9109      	str	r1, [sp, #36]	@ 0x24
 800c366:	e7c6      	b.n	800c2f6 <_vfiprintf_r+0x15e>
 800c368:	4341      	muls	r1, r0
 800c36a:	002e      	movs	r6, r5
 800c36c:	2301      	movs	r3, #1
 800c36e:	1889      	adds	r1, r1, r2
 800c370:	e7f1      	b.n	800c356 <_vfiprintf_r+0x1be>
 800c372:	aa07      	add	r2, sp, #28
 800c374:	9200      	str	r2, [sp, #0]
 800c376:	0021      	movs	r1, r4
 800c378:	003a      	movs	r2, r7
 800c37a:	4b14      	ldr	r3, [pc, #80]	@ (800c3cc <_vfiprintf_r+0x234>)
 800c37c:	9803      	ldr	r0, [sp, #12]
 800c37e:	f7fd f889 	bl	8009494 <_printf_float>
 800c382:	9004      	str	r0, [sp, #16]
 800c384:	9b04      	ldr	r3, [sp, #16]
 800c386:	3301      	adds	r3, #1
 800c388:	d1d6      	bne.n	800c338 <_vfiprintf_r+0x1a0>
 800c38a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c38c:	07db      	lsls	r3, r3, #31
 800c38e:	d405      	bmi.n	800c39c <_vfiprintf_r+0x204>
 800c390:	89bb      	ldrh	r3, [r7, #12]
 800c392:	059b      	lsls	r3, r3, #22
 800c394:	d402      	bmi.n	800c39c <_vfiprintf_r+0x204>
 800c396:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c398:	f7fd fef0 	bl	800a17c <__retarget_lock_release_recursive>
 800c39c:	89bb      	ldrh	r3, [r7, #12]
 800c39e:	065b      	lsls	r3, r3, #25
 800c3a0:	d500      	bpl.n	800c3a4 <_vfiprintf_r+0x20c>
 800c3a2:	e71e      	b.n	800c1e2 <_vfiprintf_r+0x4a>
 800c3a4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c3a6:	e71e      	b.n	800c1e6 <_vfiprintf_r+0x4e>
 800c3a8:	aa07      	add	r2, sp, #28
 800c3aa:	9200      	str	r2, [sp, #0]
 800c3ac:	0021      	movs	r1, r4
 800c3ae:	003a      	movs	r2, r7
 800c3b0:	4b06      	ldr	r3, [pc, #24]	@ (800c3cc <_vfiprintf_r+0x234>)
 800c3b2:	9803      	ldr	r0, [sp, #12]
 800c3b4:	f7fd fb1c 	bl	80099f0 <_printf_i>
 800c3b8:	e7e3      	b.n	800c382 <_vfiprintf_r+0x1ea>
 800c3ba:	46c0      	nop			@ (mov r8, r8)
 800c3bc:	0800d0d0 	.word	0x0800d0d0
 800c3c0:	0800d0d6 	.word	0x0800d0d6
 800c3c4:	0800d0da 	.word	0x0800d0da
 800c3c8:	08009495 	.word	0x08009495
 800c3cc:	0800c175 	.word	0x0800c175

0800c3d0 <__sflush_r>:
 800c3d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3d2:	220c      	movs	r2, #12
 800c3d4:	5e8b      	ldrsh	r3, [r1, r2]
 800c3d6:	0005      	movs	r5, r0
 800c3d8:	000c      	movs	r4, r1
 800c3da:	071a      	lsls	r2, r3, #28
 800c3dc:	d456      	bmi.n	800c48c <__sflush_r+0xbc>
 800c3de:	684a      	ldr	r2, [r1, #4]
 800c3e0:	2a00      	cmp	r2, #0
 800c3e2:	dc02      	bgt.n	800c3ea <__sflush_r+0x1a>
 800c3e4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800c3e6:	2a00      	cmp	r2, #0
 800c3e8:	dd4e      	ble.n	800c488 <__sflush_r+0xb8>
 800c3ea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c3ec:	2f00      	cmp	r7, #0
 800c3ee:	d04b      	beq.n	800c488 <__sflush_r+0xb8>
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	2080      	movs	r0, #128	@ 0x80
 800c3f4:	682e      	ldr	r6, [r5, #0]
 800c3f6:	602a      	str	r2, [r5, #0]
 800c3f8:	001a      	movs	r2, r3
 800c3fa:	0140      	lsls	r0, r0, #5
 800c3fc:	6a21      	ldr	r1, [r4, #32]
 800c3fe:	4002      	ands	r2, r0
 800c400:	4203      	tst	r3, r0
 800c402:	d033      	beq.n	800c46c <__sflush_r+0x9c>
 800c404:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c406:	89a3      	ldrh	r3, [r4, #12]
 800c408:	075b      	lsls	r3, r3, #29
 800c40a:	d506      	bpl.n	800c41a <__sflush_r+0x4a>
 800c40c:	6863      	ldr	r3, [r4, #4]
 800c40e:	1ad2      	subs	r2, r2, r3
 800c410:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c412:	2b00      	cmp	r3, #0
 800c414:	d001      	beq.n	800c41a <__sflush_r+0x4a>
 800c416:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c418:	1ad2      	subs	r2, r2, r3
 800c41a:	2300      	movs	r3, #0
 800c41c:	0028      	movs	r0, r5
 800c41e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c420:	6a21      	ldr	r1, [r4, #32]
 800c422:	47b8      	blx	r7
 800c424:	89a2      	ldrh	r2, [r4, #12]
 800c426:	1c43      	adds	r3, r0, #1
 800c428:	d106      	bne.n	800c438 <__sflush_r+0x68>
 800c42a:	6829      	ldr	r1, [r5, #0]
 800c42c:	291d      	cmp	r1, #29
 800c42e:	d846      	bhi.n	800c4be <__sflush_r+0xee>
 800c430:	4b29      	ldr	r3, [pc, #164]	@ (800c4d8 <__sflush_r+0x108>)
 800c432:	410b      	asrs	r3, r1
 800c434:	07db      	lsls	r3, r3, #31
 800c436:	d442      	bmi.n	800c4be <__sflush_r+0xee>
 800c438:	2300      	movs	r3, #0
 800c43a:	6063      	str	r3, [r4, #4]
 800c43c:	6923      	ldr	r3, [r4, #16]
 800c43e:	6023      	str	r3, [r4, #0]
 800c440:	04d2      	lsls	r2, r2, #19
 800c442:	d505      	bpl.n	800c450 <__sflush_r+0x80>
 800c444:	1c43      	adds	r3, r0, #1
 800c446:	d102      	bne.n	800c44e <__sflush_r+0x7e>
 800c448:	682b      	ldr	r3, [r5, #0]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d100      	bne.n	800c450 <__sflush_r+0x80>
 800c44e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c452:	602e      	str	r6, [r5, #0]
 800c454:	2900      	cmp	r1, #0
 800c456:	d017      	beq.n	800c488 <__sflush_r+0xb8>
 800c458:	0023      	movs	r3, r4
 800c45a:	3344      	adds	r3, #68	@ 0x44
 800c45c:	4299      	cmp	r1, r3
 800c45e:	d002      	beq.n	800c466 <__sflush_r+0x96>
 800c460:	0028      	movs	r0, r5
 800c462:	f7fe fd29 	bl	800aeb8 <_free_r>
 800c466:	2300      	movs	r3, #0
 800c468:	6363      	str	r3, [r4, #52]	@ 0x34
 800c46a:	e00d      	b.n	800c488 <__sflush_r+0xb8>
 800c46c:	2301      	movs	r3, #1
 800c46e:	0028      	movs	r0, r5
 800c470:	47b8      	blx	r7
 800c472:	0002      	movs	r2, r0
 800c474:	1c43      	adds	r3, r0, #1
 800c476:	d1c6      	bne.n	800c406 <__sflush_r+0x36>
 800c478:	682b      	ldr	r3, [r5, #0]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d0c3      	beq.n	800c406 <__sflush_r+0x36>
 800c47e:	2b1d      	cmp	r3, #29
 800c480:	d001      	beq.n	800c486 <__sflush_r+0xb6>
 800c482:	2b16      	cmp	r3, #22
 800c484:	d11a      	bne.n	800c4bc <__sflush_r+0xec>
 800c486:	602e      	str	r6, [r5, #0]
 800c488:	2000      	movs	r0, #0
 800c48a:	e01e      	b.n	800c4ca <__sflush_r+0xfa>
 800c48c:	690e      	ldr	r6, [r1, #16]
 800c48e:	2e00      	cmp	r6, #0
 800c490:	d0fa      	beq.n	800c488 <__sflush_r+0xb8>
 800c492:	680f      	ldr	r7, [r1, #0]
 800c494:	600e      	str	r6, [r1, #0]
 800c496:	1bba      	subs	r2, r7, r6
 800c498:	9201      	str	r2, [sp, #4]
 800c49a:	2200      	movs	r2, #0
 800c49c:	079b      	lsls	r3, r3, #30
 800c49e:	d100      	bne.n	800c4a2 <__sflush_r+0xd2>
 800c4a0:	694a      	ldr	r2, [r1, #20]
 800c4a2:	60a2      	str	r2, [r4, #8]
 800c4a4:	9b01      	ldr	r3, [sp, #4]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	ddee      	ble.n	800c488 <__sflush_r+0xb8>
 800c4aa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c4ac:	0032      	movs	r2, r6
 800c4ae:	001f      	movs	r7, r3
 800c4b0:	0028      	movs	r0, r5
 800c4b2:	9b01      	ldr	r3, [sp, #4]
 800c4b4:	6a21      	ldr	r1, [r4, #32]
 800c4b6:	47b8      	blx	r7
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	dc07      	bgt.n	800c4cc <__sflush_r+0xfc>
 800c4bc:	89a2      	ldrh	r2, [r4, #12]
 800c4be:	2340      	movs	r3, #64	@ 0x40
 800c4c0:	2001      	movs	r0, #1
 800c4c2:	4313      	orrs	r3, r2
 800c4c4:	b21b      	sxth	r3, r3
 800c4c6:	81a3      	strh	r3, [r4, #12]
 800c4c8:	4240      	negs	r0, r0
 800c4ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c4cc:	9b01      	ldr	r3, [sp, #4]
 800c4ce:	1836      	adds	r6, r6, r0
 800c4d0:	1a1b      	subs	r3, r3, r0
 800c4d2:	9301      	str	r3, [sp, #4]
 800c4d4:	e7e6      	b.n	800c4a4 <__sflush_r+0xd4>
 800c4d6:	46c0      	nop			@ (mov r8, r8)
 800c4d8:	dfbffffe 	.word	0xdfbffffe

0800c4dc <_fflush_r>:
 800c4dc:	690b      	ldr	r3, [r1, #16]
 800c4de:	b570      	push	{r4, r5, r6, lr}
 800c4e0:	0005      	movs	r5, r0
 800c4e2:	000c      	movs	r4, r1
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d102      	bne.n	800c4ee <_fflush_r+0x12>
 800c4e8:	2500      	movs	r5, #0
 800c4ea:	0028      	movs	r0, r5
 800c4ec:	bd70      	pop	{r4, r5, r6, pc}
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	d004      	beq.n	800c4fc <_fflush_r+0x20>
 800c4f2:	6a03      	ldr	r3, [r0, #32]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d101      	bne.n	800c4fc <_fflush_r+0x20>
 800c4f8:	f7fd fc18 	bl	8009d2c <__sinit>
 800c4fc:	220c      	movs	r2, #12
 800c4fe:	5ea3      	ldrsh	r3, [r4, r2]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d0f1      	beq.n	800c4e8 <_fflush_r+0xc>
 800c504:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c506:	07d2      	lsls	r2, r2, #31
 800c508:	d404      	bmi.n	800c514 <_fflush_r+0x38>
 800c50a:	059b      	lsls	r3, r3, #22
 800c50c:	d402      	bmi.n	800c514 <_fflush_r+0x38>
 800c50e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c510:	f7fd fe33 	bl	800a17a <__retarget_lock_acquire_recursive>
 800c514:	0028      	movs	r0, r5
 800c516:	0021      	movs	r1, r4
 800c518:	f7ff ff5a 	bl	800c3d0 <__sflush_r>
 800c51c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c51e:	0005      	movs	r5, r0
 800c520:	07db      	lsls	r3, r3, #31
 800c522:	d4e2      	bmi.n	800c4ea <_fflush_r+0xe>
 800c524:	89a3      	ldrh	r3, [r4, #12]
 800c526:	059b      	lsls	r3, r3, #22
 800c528:	d4df      	bmi.n	800c4ea <_fflush_r+0xe>
 800c52a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c52c:	f7fd fe26 	bl	800a17c <__retarget_lock_release_recursive>
 800c530:	e7db      	b.n	800c4ea <_fflush_r+0xe>
	...

0800c534 <__swhatbuf_r>:
 800c534:	b570      	push	{r4, r5, r6, lr}
 800c536:	000e      	movs	r6, r1
 800c538:	001d      	movs	r5, r3
 800c53a:	230e      	movs	r3, #14
 800c53c:	5ec9      	ldrsh	r1, [r1, r3]
 800c53e:	0014      	movs	r4, r2
 800c540:	b096      	sub	sp, #88	@ 0x58
 800c542:	2900      	cmp	r1, #0
 800c544:	da0c      	bge.n	800c560 <__swhatbuf_r+0x2c>
 800c546:	89b2      	ldrh	r2, [r6, #12]
 800c548:	2380      	movs	r3, #128	@ 0x80
 800c54a:	0011      	movs	r1, r2
 800c54c:	4019      	ands	r1, r3
 800c54e:	421a      	tst	r2, r3
 800c550:	d114      	bne.n	800c57c <__swhatbuf_r+0x48>
 800c552:	2380      	movs	r3, #128	@ 0x80
 800c554:	00db      	lsls	r3, r3, #3
 800c556:	2000      	movs	r0, #0
 800c558:	6029      	str	r1, [r5, #0]
 800c55a:	6023      	str	r3, [r4, #0]
 800c55c:	b016      	add	sp, #88	@ 0x58
 800c55e:	bd70      	pop	{r4, r5, r6, pc}
 800c560:	466a      	mov	r2, sp
 800c562:	f000 f853 	bl	800c60c <_fstat_r>
 800c566:	2800      	cmp	r0, #0
 800c568:	dbed      	blt.n	800c546 <__swhatbuf_r+0x12>
 800c56a:	23f0      	movs	r3, #240	@ 0xf0
 800c56c:	9901      	ldr	r1, [sp, #4]
 800c56e:	021b      	lsls	r3, r3, #8
 800c570:	4019      	ands	r1, r3
 800c572:	4b04      	ldr	r3, [pc, #16]	@ (800c584 <__swhatbuf_r+0x50>)
 800c574:	18c9      	adds	r1, r1, r3
 800c576:	424b      	negs	r3, r1
 800c578:	4159      	adcs	r1, r3
 800c57a:	e7ea      	b.n	800c552 <__swhatbuf_r+0x1e>
 800c57c:	2100      	movs	r1, #0
 800c57e:	2340      	movs	r3, #64	@ 0x40
 800c580:	e7e9      	b.n	800c556 <__swhatbuf_r+0x22>
 800c582:	46c0      	nop			@ (mov r8, r8)
 800c584:	ffffe000 	.word	0xffffe000

0800c588 <__smakebuf_r>:
 800c588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c58a:	2602      	movs	r6, #2
 800c58c:	898b      	ldrh	r3, [r1, #12]
 800c58e:	0005      	movs	r5, r0
 800c590:	000c      	movs	r4, r1
 800c592:	b085      	sub	sp, #20
 800c594:	4233      	tst	r3, r6
 800c596:	d007      	beq.n	800c5a8 <__smakebuf_r+0x20>
 800c598:	0023      	movs	r3, r4
 800c59a:	3347      	adds	r3, #71	@ 0x47
 800c59c:	6023      	str	r3, [r4, #0]
 800c59e:	6123      	str	r3, [r4, #16]
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	6163      	str	r3, [r4, #20]
 800c5a4:	b005      	add	sp, #20
 800c5a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5a8:	ab03      	add	r3, sp, #12
 800c5aa:	aa02      	add	r2, sp, #8
 800c5ac:	f7ff ffc2 	bl	800c534 <__swhatbuf_r>
 800c5b0:	9f02      	ldr	r7, [sp, #8]
 800c5b2:	9001      	str	r0, [sp, #4]
 800c5b4:	0039      	movs	r1, r7
 800c5b6:	0028      	movs	r0, r5
 800c5b8:	f7ff f84e 	bl	800b658 <_malloc_r>
 800c5bc:	2800      	cmp	r0, #0
 800c5be:	d108      	bne.n	800c5d2 <__smakebuf_r+0x4a>
 800c5c0:	220c      	movs	r2, #12
 800c5c2:	5ea3      	ldrsh	r3, [r4, r2]
 800c5c4:	059a      	lsls	r2, r3, #22
 800c5c6:	d4ed      	bmi.n	800c5a4 <__smakebuf_r+0x1c>
 800c5c8:	2203      	movs	r2, #3
 800c5ca:	4393      	bics	r3, r2
 800c5cc:	431e      	orrs	r6, r3
 800c5ce:	81a6      	strh	r6, [r4, #12]
 800c5d0:	e7e2      	b.n	800c598 <__smakebuf_r+0x10>
 800c5d2:	2380      	movs	r3, #128	@ 0x80
 800c5d4:	89a2      	ldrh	r2, [r4, #12]
 800c5d6:	6020      	str	r0, [r4, #0]
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	81a3      	strh	r3, [r4, #12]
 800c5dc:	9b03      	ldr	r3, [sp, #12]
 800c5de:	6120      	str	r0, [r4, #16]
 800c5e0:	6167      	str	r7, [r4, #20]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d00c      	beq.n	800c600 <__smakebuf_r+0x78>
 800c5e6:	0028      	movs	r0, r5
 800c5e8:	230e      	movs	r3, #14
 800c5ea:	5ee1      	ldrsh	r1, [r4, r3]
 800c5ec:	f000 f820 	bl	800c630 <_isatty_r>
 800c5f0:	2800      	cmp	r0, #0
 800c5f2:	d005      	beq.n	800c600 <__smakebuf_r+0x78>
 800c5f4:	2303      	movs	r3, #3
 800c5f6:	89a2      	ldrh	r2, [r4, #12]
 800c5f8:	439a      	bics	r2, r3
 800c5fa:	3b02      	subs	r3, #2
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	81a3      	strh	r3, [r4, #12]
 800c600:	89a3      	ldrh	r3, [r4, #12]
 800c602:	9a01      	ldr	r2, [sp, #4]
 800c604:	4313      	orrs	r3, r2
 800c606:	81a3      	strh	r3, [r4, #12]
 800c608:	e7cc      	b.n	800c5a4 <__smakebuf_r+0x1c>
	...

0800c60c <_fstat_r>:
 800c60c:	2300      	movs	r3, #0
 800c60e:	b570      	push	{r4, r5, r6, lr}
 800c610:	4d06      	ldr	r5, [pc, #24]	@ (800c62c <_fstat_r+0x20>)
 800c612:	0004      	movs	r4, r0
 800c614:	0008      	movs	r0, r1
 800c616:	0011      	movs	r1, r2
 800c618:	602b      	str	r3, [r5, #0]
 800c61a:	f7f7 fe49 	bl	80042b0 <_fstat>
 800c61e:	1c43      	adds	r3, r0, #1
 800c620:	d103      	bne.n	800c62a <_fstat_r+0x1e>
 800c622:	682b      	ldr	r3, [r5, #0]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d000      	beq.n	800c62a <_fstat_r+0x1e>
 800c628:	6023      	str	r3, [r4, #0]
 800c62a:	bd70      	pop	{r4, r5, r6, pc}
 800c62c:	2000071c 	.word	0x2000071c

0800c630 <_isatty_r>:
 800c630:	2300      	movs	r3, #0
 800c632:	b570      	push	{r4, r5, r6, lr}
 800c634:	4d06      	ldr	r5, [pc, #24]	@ (800c650 <_isatty_r+0x20>)
 800c636:	0004      	movs	r4, r0
 800c638:	0008      	movs	r0, r1
 800c63a:	602b      	str	r3, [r5, #0]
 800c63c:	f7f7 fe3e 	bl	80042bc <_isatty>
 800c640:	1c43      	adds	r3, r0, #1
 800c642:	d103      	bne.n	800c64c <_isatty_r+0x1c>
 800c644:	682b      	ldr	r3, [r5, #0]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d000      	beq.n	800c64c <_isatty_r+0x1c>
 800c64a:	6023      	str	r3, [r4, #0]
 800c64c:	bd70      	pop	{r4, r5, r6, pc}
 800c64e:	46c0      	nop			@ (mov r8, r8)
 800c650:	2000071c 	.word	0x2000071c

0800c654 <_sbrk_r>:
 800c654:	2300      	movs	r3, #0
 800c656:	b570      	push	{r4, r5, r6, lr}
 800c658:	4d06      	ldr	r5, [pc, #24]	@ (800c674 <_sbrk_r+0x20>)
 800c65a:	0004      	movs	r4, r0
 800c65c:	0008      	movs	r0, r1
 800c65e:	602b      	str	r3, [r5, #0]
 800c660:	f7f7 fe30 	bl	80042c4 <_sbrk>
 800c664:	1c43      	adds	r3, r0, #1
 800c666:	d103      	bne.n	800c670 <_sbrk_r+0x1c>
 800c668:	682b      	ldr	r3, [r5, #0]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d000      	beq.n	800c670 <_sbrk_r+0x1c>
 800c66e:	6023      	str	r3, [r4, #0]
 800c670:	bd70      	pop	{r4, r5, r6, pc}
 800c672:	46c0      	nop			@ (mov r8, r8)
 800c674:	2000071c 	.word	0x2000071c

0800c678 <__assert_func>:
 800c678:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c67a:	0014      	movs	r4, r2
 800c67c:	001a      	movs	r2, r3
 800c67e:	4b09      	ldr	r3, [pc, #36]	@ (800c6a4 <__assert_func+0x2c>)
 800c680:	0005      	movs	r5, r0
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	000e      	movs	r6, r1
 800c686:	68d8      	ldr	r0, [r3, #12]
 800c688:	4b07      	ldr	r3, [pc, #28]	@ (800c6a8 <__assert_func+0x30>)
 800c68a:	2c00      	cmp	r4, #0
 800c68c:	d101      	bne.n	800c692 <__assert_func+0x1a>
 800c68e:	4b07      	ldr	r3, [pc, #28]	@ (800c6ac <__assert_func+0x34>)
 800c690:	001c      	movs	r4, r3
 800c692:	4907      	ldr	r1, [pc, #28]	@ (800c6b0 <__assert_func+0x38>)
 800c694:	9301      	str	r3, [sp, #4]
 800c696:	9402      	str	r4, [sp, #8]
 800c698:	002b      	movs	r3, r5
 800c69a:	9600      	str	r6, [sp, #0]
 800c69c:	f000 f838 	bl	800c710 <fiprintf>
 800c6a0:	f000 f846 	bl	800c730 <abort>
 800c6a4:	20000188 	.word	0x20000188
 800c6a8:	0800d0e1 	.word	0x0800d0e1
 800c6ac:	0800d11c 	.word	0x0800d11c
 800c6b0:	0800d0ee 	.word	0x0800d0ee

0800c6b4 <_calloc_r>:
 800c6b4:	b570      	push	{r4, r5, r6, lr}
 800c6b6:	0c0b      	lsrs	r3, r1, #16
 800c6b8:	0c15      	lsrs	r5, r2, #16
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d11e      	bne.n	800c6fc <_calloc_r+0x48>
 800c6be:	2d00      	cmp	r5, #0
 800c6c0:	d10c      	bne.n	800c6dc <_calloc_r+0x28>
 800c6c2:	b289      	uxth	r1, r1
 800c6c4:	b294      	uxth	r4, r2
 800c6c6:	434c      	muls	r4, r1
 800c6c8:	0021      	movs	r1, r4
 800c6ca:	f7fe ffc5 	bl	800b658 <_malloc_r>
 800c6ce:	1e05      	subs	r5, r0, #0
 800c6d0:	d01a      	beq.n	800c708 <_calloc_r+0x54>
 800c6d2:	0022      	movs	r2, r4
 800c6d4:	2100      	movs	r1, #0
 800c6d6:	f7fd fcb9 	bl	800a04c <memset>
 800c6da:	e016      	b.n	800c70a <_calloc_r+0x56>
 800c6dc:	1c2b      	adds	r3, r5, #0
 800c6de:	1c0c      	adds	r4, r1, #0
 800c6e0:	b289      	uxth	r1, r1
 800c6e2:	b292      	uxth	r2, r2
 800c6e4:	434a      	muls	r2, r1
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	b2a1      	uxth	r1, r4
 800c6ea:	4359      	muls	r1, r3
 800c6ec:	0c14      	lsrs	r4, r2, #16
 800c6ee:	190c      	adds	r4, r1, r4
 800c6f0:	0c23      	lsrs	r3, r4, #16
 800c6f2:	d107      	bne.n	800c704 <_calloc_r+0x50>
 800c6f4:	0424      	lsls	r4, r4, #16
 800c6f6:	b292      	uxth	r2, r2
 800c6f8:	4314      	orrs	r4, r2
 800c6fa:	e7e5      	b.n	800c6c8 <_calloc_r+0x14>
 800c6fc:	2d00      	cmp	r5, #0
 800c6fe:	d101      	bne.n	800c704 <_calloc_r+0x50>
 800c700:	1c14      	adds	r4, r2, #0
 800c702:	e7ed      	b.n	800c6e0 <_calloc_r+0x2c>
 800c704:	230c      	movs	r3, #12
 800c706:	6003      	str	r3, [r0, #0]
 800c708:	2500      	movs	r5, #0
 800c70a:	0028      	movs	r0, r5
 800c70c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c710 <fiprintf>:
 800c710:	b40e      	push	{r1, r2, r3}
 800c712:	b517      	push	{r0, r1, r2, r4, lr}
 800c714:	4c05      	ldr	r4, [pc, #20]	@ (800c72c <fiprintf+0x1c>)
 800c716:	ab05      	add	r3, sp, #20
 800c718:	cb04      	ldmia	r3!, {r2}
 800c71a:	0001      	movs	r1, r0
 800c71c:	6820      	ldr	r0, [r4, #0]
 800c71e:	9301      	str	r3, [sp, #4]
 800c720:	f7ff fd3a 	bl	800c198 <_vfiprintf_r>
 800c724:	bc1e      	pop	{r1, r2, r3, r4}
 800c726:	bc08      	pop	{r3}
 800c728:	b003      	add	sp, #12
 800c72a:	4718      	bx	r3
 800c72c:	20000188 	.word	0x20000188

0800c730 <abort>:
 800c730:	2006      	movs	r0, #6
 800c732:	b510      	push	{r4, lr}
 800c734:	f000 f82c 	bl	800c790 <raise>
 800c738:	2001      	movs	r0, #1
 800c73a:	f7f7 fda1 	bl	8004280 <_exit>

0800c73e <_raise_r>:
 800c73e:	b570      	push	{r4, r5, r6, lr}
 800c740:	0004      	movs	r4, r0
 800c742:	000d      	movs	r5, r1
 800c744:	291f      	cmp	r1, #31
 800c746:	d904      	bls.n	800c752 <_raise_r+0x14>
 800c748:	2316      	movs	r3, #22
 800c74a:	6003      	str	r3, [r0, #0]
 800c74c:	2001      	movs	r0, #1
 800c74e:	4240      	negs	r0, r0
 800c750:	bd70      	pop	{r4, r5, r6, pc}
 800c752:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c754:	2b00      	cmp	r3, #0
 800c756:	d004      	beq.n	800c762 <_raise_r+0x24>
 800c758:	008a      	lsls	r2, r1, #2
 800c75a:	189b      	adds	r3, r3, r2
 800c75c:	681a      	ldr	r2, [r3, #0]
 800c75e:	2a00      	cmp	r2, #0
 800c760:	d108      	bne.n	800c774 <_raise_r+0x36>
 800c762:	0020      	movs	r0, r4
 800c764:	f000 f830 	bl	800c7c8 <_getpid_r>
 800c768:	002a      	movs	r2, r5
 800c76a:	0001      	movs	r1, r0
 800c76c:	0020      	movs	r0, r4
 800c76e:	f000 f819 	bl	800c7a4 <_kill_r>
 800c772:	e7ed      	b.n	800c750 <_raise_r+0x12>
 800c774:	2a01      	cmp	r2, #1
 800c776:	d009      	beq.n	800c78c <_raise_r+0x4e>
 800c778:	1c51      	adds	r1, r2, #1
 800c77a:	d103      	bne.n	800c784 <_raise_r+0x46>
 800c77c:	2316      	movs	r3, #22
 800c77e:	6003      	str	r3, [r0, #0]
 800c780:	2001      	movs	r0, #1
 800c782:	e7e5      	b.n	800c750 <_raise_r+0x12>
 800c784:	2100      	movs	r1, #0
 800c786:	0028      	movs	r0, r5
 800c788:	6019      	str	r1, [r3, #0]
 800c78a:	4790      	blx	r2
 800c78c:	2000      	movs	r0, #0
 800c78e:	e7df      	b.n	800c750 <_raise_r+0x12>

0800c790 <raise>:
 800c790:	b510      	push	{r4, lr}
 800c792:	4b03      	ldr	r3, [pc, #12]	@ (800c7a0 <raise+0x10>)
 800c794:	0001      	movs	r1, r0
 800c796:	6818      	ldr	r0, [r3, #0]
 800c798:	f7ff ffd1 	bl	800c73e <_raise_r>
 800c79c:	bd10      	pop	{r4, pc}
 800c79e:	46c0      	nop			@ (mov r8, r8)
 800c7a0:	20000188 	.word	0x20000188

0800c7a4 <_kill_r>:
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	b570      	push	{r4, r5, r6, lr}
 800c7a8:	4d06      	ldr	r5, [pc, #24]	@ (800c7c4 <_kill_r+0x20>)
 800c7aa:	0004      	movs	r4, r0
 800c7ac:	0008      	movs	r0, r1
 800c7ae:	0011      	movs	r1, r2
 800c7b0:	602b      	str	r3, [r5, #0]
 800c7b2:	f7f7 fd5d 	bl	8004270 <_kill>
 800c7b6:	1c43      	adds	r3, r0, #1
 800c7b8:	d103      	bne.n	800c7c2 <_kill_r+0x1e>
 800c7ba:	682b      	ldr	r3, [r5, #0]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d000      	beq.n	800c7c2 <_kill_r+0x1e>
 800c7c0:	6023      	str	r3, [r4, #0]
 800c7c2:	bd70      	pop	{r4, r5, r6, pc}
 800c7c4:	2000071c 	.word	0x2000071c

0800c7c8 <_getpid_r>:
 800c7c8:	b510      	push	{r4, lr}
 800c7ca:	f7f7 fd4f 	bl	800426c <_getpid>
 800c7ce:	bd10      	pop	{r4, pc}

0800c7d0 <_init>:
 800c7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7d2:	46c0      	nop			@ (mov r8, r8)
 800c7d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7d6:	bc08      	pop	{r3}
 800c7d8:	469e      	mov	lr, r3
 800c7da:	4770      	bx	lr

0800c7dc <_fini>:
 800c7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7de:	46c0      	nop			@ (mov r8, r8)
 800c7e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7e2:	bc08      	pop	{r3}
 800c7e4:	469e      	mov	lr, r3
 800c7e6:	4770      	bx	lr
