ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"U_HW.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SysTick_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	SysTick_ISR
  22              		.thumb
  23              		.thumb_func
  24              		.type	SysTick_ISR, %function
  25              	SysTick_ISR:
  26              	.LFB64:
  27              		.file 1 "U_HW.c"
   1:U_HW.c        **** /* ========================================
   2:U_HW.c        ****  *
   3:U_HW.c        ****  * Copyright YOUR COMPANY, THE YEAR
   4:U_HW.c        ****  * All Rights Reserved
   5:U_HW.c        ****  * UNPUBLISHED, LICENSED SOFTWARE.
   6:U_HW.c        ****  *
   7:U_HW.c        ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8:U_HW.c        ****  * WHICH IS THE PROPERTY OF your company.
   9:U_HW.c        ****  *
  10:U_HW.c        ****  * ========================================
  11:U_HW.c        **** */
  12:U_HW.c        **** 
  13:U_HW.c        **** #include <stdint.h>
  14:U_HW.c        **** #include <project.h>
  15:U_HW.c        **** #include "U_HW.h"
  16:U_HW.c        **** #include <stdio.h>
  17:U_HW.c        **** #include "Processes.h"
  18:U_HW.c        **** 
  19:U_HW.c        **** 
  20:U_HW.c        **** 
  21:U_HW.c        **** // using the ARM SysTick
  22:U_HW.c        **** #define SYSTICK_INTERRUPT_VECTOR_NUMBER  15u /* Cortex-M3 hard vector */
  23:U_HW.c        **** /* clock and interrupt rates, in Hz */
  24:U_HW.c        **** #define CLOCK_FREQ     BCLK__BUS_CLK__HZ
  25:U_HW.c        **** #define INTERRUPT_FREQ 1000u
  26:U_HW.c        **** 
  27:U_HW.c        **** // global variable MS_Time is the number of milliseconds since the last reset.
  28:U_HW.c        **** volatile uint32 MS_Time;
  29:U_HW.c        **** 
  30:U_HW.c        **** // SysTick_ISR - ARM system timer. Interrupts every 1ms
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 2


  31:U_HW.c        **** CY_ISR(SysTick_ISR)
  32:U_HW.c        **** {
  28              		.loc 1 32 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33:U_HW.c        ****     // set the flag here so we know we got the tick
  34:U_HW.c        ****     Set_FLAG(MS_TICK);
  33              		.loc 1 34 0
  34 0000 0122     		movs	r2, #1
  35 0002 034B     		ldr	r3, .L2
  36 0004 1A60     		str	r2, [r3]
  35:U_HW.c        ****     MS_Time++;
  37              		.loc 1 35 0
  38 0006 034A     		ldr	r2, .L2+4
  39 0008 1368     		ldr	r3, [r2]
  40 000a 0133     		adds	r3, r3, #1
  41 000c 1360     		str	r3, [r2]
  42 000e 7047     		bx	lr
  43              	.L3:
  44              		.align	2
  45              	.L2:
  46 0010 80FD0F22 		.word	571473280
  47 0014 00000000 		.word	MS_Time
  48              		.cfi_endproc
  49              	.LFE64:
  50              		.size	SysTick_ISR, .-SysTick_ISR
  51              		.section	.text.Init_USB,"ax",%progbits
  52              		.align	2
  53              		.global	Init_USB
  54              		.thumb
  55              		.thumb_func
  56              		.type	Init_USB, %function
  57              	Init_USB:
  58              	.LFB65:
  36:U_HW.c        **** }
  37:U_HW.c        **** 
  38:U_HW.c        **** 
  39:U_HW.c        **** // USB Interface stuff
  40:U_HW.c        **** #ifdef USB_COM
  41:U_HW.c        **** #define USBFS_DEVICE 0
  42:U_HW.c        **** #define USBUART_BUFFER_SIZE 64
  43:U_HW.c        **** 
  44:U_HW.c        **** uint8_t usb_buff[USBUART_BUFFER_SIZE];
  45:U_HW.c        **** int16_t usb_buff_cnt;
  46:U_HW.c        **** 
  47:U_HW.c        **** char msg[64];
  48:U_HW.c        **** 
  49:U_HW.c        **** void Init_USB(void)
  50:U_HW.c        **** {
  59              		.loc 1 50 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 08B5     		push	{r3, lr}
  64              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 3


  65              		.cfi_offset 3, -8
  66              		.cfi_offset 14, -4
  51:U_HW.c        ****     USBUART_Start(USBFS_DEVICE, USBUART_5V_OPERATION);  // make sure to change this to USBUART_3V_O
  67              		.loc 1 51 0
  68 0002 0121     		movs	r1, #1
  69 0004 0020     		movs	r0, #0
  70 0006 FFF7FEFF 		bl	USBUART_Start
  71              	.LVL0:
  52:U_HW.c        ****     usb_buff_cnt = 0;
  72              		.loc 1 52 0
  73 000a 0022     		movs	r2, #0
  74 000c 014B     		ldr	r3, .L6
  75 000e 1A80     		strh	r2, [r3]	@ movhi
  76 0010 08BD     		pop	{r3, pc}
  77              	.L7:
  78 0012 00BF     		.align	2
  79              	.L6:
  80 0014 00000000 		.word	usb_buff_cnt
  81              		.cfi_endproc
  82              	.LFE65:
  83              		.size	Init_USB, .-Init_USB
  84              		.section	.text.Check_USB,"ax",%progbits
  85              		.align	2
  86              		.global	Check_USB
  87              		.thumb
  88              		.thumb_func
  89              		.type	Check_USB, %function
  90              	Check_USB:
  91              	.LFB66:
  53:U_HW.c        **** }
  54:U_HW.c        **** 
  55:U_HW.c        **** // need the following functions for USB connectivity
  56:U_HW.c        **** // U_CheckForRx()
  57:U_HW.c        **** // GetChar()
  58:U_HW.c        **** // PutChar()
  59:U_HW.c        **** // PutStr()
  60:U_HW.c        **** 
  61:U_HW.c        **** bool Check_USB(void)
  62:U_HW.c        **** {
  92              		.loc 1 62 0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96 0000 70B5     		push	{r4, r5, r6, lr}
  97              		.cfi_def_cfa_offset 16
  98              		.cfi_offset 4, -16
  99              		.cfi_offset 5, -12
 100              		.cfi_offset 6, -8
 101              		.cfi_offset 14, -4
  63:U_HW.c        **** //    if(USBUART_IsConfigurationChanged() != 0)   // manage when the USB settings are changed, or i
  64:U_HW.c        ****     
  65:U_HW.c        ****     if(USBUART_configurationChanged != 0)
 102              		.loc 1 65 0
 103 0002 204B     		ldr	r3, .L19
 104 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 105 0006 13F0FF0F 		tst	r3, #255
 106 000a 09D0     		beq	.L9
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 4


  66:U_HW.c        ****     {
  67:U_HW.c        ****         USBUART_configurationChanged = 0;
 107              		.loc 1 67 0
 108 000c 0022     		movs	r2, #0
 109 000e 1D4B     		ldr	r3, .L19
 110 0010 1A70     		strb	r2, [r3]
  68:U_HW.c        **** //        if(USBUART_GetConfiguration() != 0)
  69:U_HW.c        ****         if(USBUART_configuration !=0)
 111              		.loc 1 69 0
 112 0012 1D4B     		ldr	r3, .L19+4
 113 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 114 0016 13F0FF0F 		tst	r3, #255
 115 001a 01D0     		beq	.L9
  70:U_HW.c        ****         {
  71:U_HW.c        ****             USBUART_CDC_Init();
 116              		.loc 1 71 0
 117 001c FFF7FEFF 		bl	USBUART_CDC_Init
 118              	.LVL1:
 119              	.L9:
  72:U_HW.c        ****         }
  73:U_HW.c        ****     }
  74:U_HW.c        **** //    if(USBUART_GetConfiguration() !=0)
  75:U_HW.c        ****     if(USBUART_configuration ==0)
 120              		.loc 1 75 0
 121 0020 194B     		ldr	r3, .L19+4
 122 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 123 0024 13F0FF0F 		tst	r3, #255
 124 0028 22D0     		beq	.L13
  76:U_HW.c        ****     {
  77:U_HW.c        ****         return false;
  78:U_HW.c        ****     } 
  79:U_HW.c        ****     else
  80:U_HW.c        ****     {
  81:U_HW.c        ****         if(usb_buff_cnt != 0)
 125              		.loc 1 81 0
 126 002a 184B     		ldr	r3, .L19+8
 127 002c B3F90030 		ldrsh	r3, [r3]
 128 0030 03BB     		cbnz	r3, .L14
  82:U_HW.c        ****         {
  83:U_HW.c        ****             return true;  // still have data in the buffer. 
  84:U_HW.c        ****         }
  85:U_HW.c        ****         if(USBUART_DataIsReady())
 129              		.loc 1 85 0
 130 0032 FFF7FEFF 		bl	USBUART_DataIsReady
 131              	.LVL2:
 132 0036 F8B1     		cbz	r0, .L15
  86:U_HW.c        ****         {
  87:U_HW.c        ****             usb_buff_cnt = USBUART_GetAll(usb_buff);
 133              		.loc 1 87 0
 134 0038 1548     		ldr	r0, .L19+12
 135 003a FFF7FEFF 		bl	USBUART_GetAll
 136              	.LVL3:
 137 003e 03B2     		sxth	r3, r0
 138 0040 124A     		ldr	r2, .L19+8
 139 0042 1380     		strh	r3, [r2]	@ movhi
  88:U_HW.c        ****            
  89:U_HW.c        ****             if(usb_buff_cnt == 1)
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 5


 140              		.loc 1 89 0
 141 0044 012B     		cmp	r3, #1
 142 0046 19D0     		beq	.L16
  90:U_HW.c        ****             {   
  91:U_HW.c        ****                 return true;
  92:U_HW.c        ****             }
  93:U_HW.c        ****             else if (usb_buff_cnt > 1)
 143              		.loc 1 93 0
 144 0048 1ADD     		ble	.L17
 145              	.LVL4:
 146              	.LBB8:
  94:U_HW.c        ****             {
  95:U_HW.c        ****                // *** To Do !!! ***
  96:U_HW.c        ****                // reverse the data order in the buffer   
  97:U_HW.c        ****                 int16 fwd = 0;
  98:U_HW.c        ****                 int16 rev = usb_buff_cnt-1;
 147              		.loc 1 98 0
 148 004a 431E     		subs	r3, r0, #1
 149 004c 1BB2     		sxth	r3, r3
 150              	.LVL5:
  97:U_HW.c        ****                 int16 rev = usb_buff_cnt-1;
 151              		.loc 1 97 0
 152 004e 0022     		movs	r2, #0
  99:U_HW.c        ****                 uint8_t tmp_val;
 100:U_HW.c        ****                 while(fwd < rev)
 153              		.loc 1 100 0
 154 0050 0AE0     		b	.L11
 155              	.LVL6:
 156              	.L12:
 101:U_HW.c        ****                 {
 102:U_HW.c        ****                     tmp_val = usb_buff[fwd];
 157              		.loc 1 102 0
 158 0052 1546     		mov	r5, r2
 159 0054 0E49     		ldr	r1, .L19+12
 160 0056 8C5C     		ldrb	r4, [r1, r2]	@ zero_extendqisi2
 161              	.LVL7:
 103:U_HW.c        ****                     usb_buff[fwd++] = usb_buff[rev];
 162              		.loc 1 103 0
 163 0058 0132     		adds	r2, r2, #1
 164              	.LVL8:
 165 005a 12B2     		sxth	r2, r2
 166              	.LVL9:
 167 005c 1846     		mov	r0, r3
 168 005e CE5C     		ldrb	r6, [r1, r3]	@ zero_extendqisi2
 169 0060 4E55     		strb	r6, [r1, r5]
 104:U_HW.c        ****                     usb_buff[rev--] = tmp_val;
 170              		.loc 1 104 0
 171 0062 013B     		subs	r3, r3, #1
 172              	.LVL10:
 173 0064 1BB2     		sxth	r3, r3
 174              	.LVL11:
 175 0066 0C54     		strb	r4, [r1, r0]
 176              	.LVL12:
 177              	.L11:
 100:U_HW.c        ****                 {
 178              		.loc 1 100 0
 179 0068 9A42     		cmp	r2, r3
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 6


 180 006a F2DB     		blt	.L12
 105:U_HW.c        ****                 }
 106:U_HW.c        ****                 return true;   
 181              		.loc 1 106 0
 182 006c 0120     		movs	r0, #1
 183 006e 70BD     		pop	{r4, r5, r6, pc}
 184              	.LVL13:
 185              	.L13:
 186              	.LBE8:
  77:U_HW.c        ****     } 
 187              		.loc 1 77 0
 188 0070 0020     		movs	r0, #0
 189 0072 70BD     		pop	{r4, r5, r6, pc}
 190              	.L14:
  83:U_HW.c        ****         }
 191              		.loc 1 83 0
 192 0074 0120     		movs	r0, #1
 193 0076 70BD     		pop	{r4, r5, r6, pc}
 194              	.L15:
 107:U_HW.c        ****             }
 108:U_HW.c        ****         }
 109:U_HW.c        ****     }
 110:U_HW.c        ****     return false;
 195              		.loc 1 110 0
 196 0078 0020     		movs	r0, #0
 197 007a 70BD     		pop	{r4, r5, r6, pc}
 198              	.L16:
  91:U_HW.c        ****             }
 199              		.loc 1 91 0
 200 007c 0120     		movs	r0, #1
 201 007e 70BD     		pop	{r4, r5, r6, pc}
 202              	.L17:
 203              		.loc 1 110 0
 204 0080 0020     		movs	r0, #0
 111:U_HW.c        **** }
 205              		.loc 1 111 0
 206 0082 70BD     		pop	{r4, r5, r6, pc}
 207              	.L20:
 208              		.align	2
 209              	.L19:
 210 0084 00000000 		.word	USBUART_configurationChanged
 211 0088 00000000 		.word	USBUART_configuration
 212 008c 00000000 		.word	usb_buff_cnt
 213 0090 00000000 		.word	usb_buff
 214              		.cfi_endproc
 215              	.LFE66:
 216              		.size	Check_USB, .-Check_USB
 217              		.section	.text.USB_Buff_GetChar,"ax",%progbits
 218              		.align	2
 219              		.global	USB_Buff_GetChar
 220              		.thumb
 221              		.thumb_func
 222              		.type	USB_Buff_GetChar, %function
 223              	USB_Buff_GetChar:
 224              	.LFB67:
 112:U_HW.c        **** 
 113:U_HW.c        **** uint8_t USB_Buff_GetChar(void)
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 7


 114:U_HW.c        **** {
 225              		.loc 1 114 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 115:U_HW.c        ****     usb_buff_cnt--;
 230              		.loc 1 115 0
 231 0000 034A     		ldr	r2, .L22
 232 0002 1388     		ldrh	r3, [r2]
 233 0004 013B     		subs	r3, r3, #1
 234 0006 1BB2     		sxth	r3, r3
 235 0008 1380     		strh	r3, [r2]	@ movhi
 116:U_HW.c        ****     return usb_buff[usb_buff_cnt]; // get the character out of the buffer and decrement the index
 117:U_HW.c        **** }
 236              		.loc 1 117 0
 237 000a 024A     		ldr	r2, .L22+4
 238 000c D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 239 000e 7047     		bx	lr
 240              	.L23:
 241              		.align	2
 242              	.L22:
 243 0010 00000000 		.word	usb_buff_cnt
 244 0014 00000000 		.word	usb_buff
 245              		.cfi_endproc
 246              	.LFE67:
 247              		.size	USB_Buff_GetChar, .-USB_Buff_GetChar
 248              		.section	.text.USB_PutChar,"ax",%progbits
 249              		.align	2
 250              		.global	USB_PutChar
 251              		.thumb
 252              		.thumb_func
 253              		.type	USB_PutChar, %function
 254              	USB_PutChar:
 255              	.LFB68:
 118:U_HW.c        **** 
 119:U_HW.c        **** void USB_PutChar(char8 x)
 120:U_HW.c        **** {
 256              		.loc 1 120 0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              	.LVL14:
 261 0000 10B5     		push	{r4, lr}
 262              		.cfi_def_cfa_offset 8
 263              		.cfi_offset 4, -8
 264              		.cfi_offset 14, -4
 265 0002 0446     		mov	r4, r0
 121:U_HW.c        ****     if(USBUART_configuration != 0)
 266              		.loc 1 121 0
 267 0004 064B     		ldr	r3, .L28
 268 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 269 0008 13F0FF0F 		tst	r3, #255
 270 000c 06D0     		beq	.L24
 271              	.LVL15:
 272              	.L26:
 122:U_HW.c        ****     {
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 8


 123:U_HW.c        ****         while(USBUART_CDCIsReady() == 0)    // wait for USB to send data
 273              		.loc 1 123 0 discriminator 1
 274 000e FFF7FEFF 		bl	USBUART_CDCIsReady
 275              	.LVL16:
 276 0012 0028     		cmp	r0, #0
 277 0014 FBD0     		beq	.L26
 124:U_HW.c        ****         {
 125:U_HW.c        ****         }
 126:U_HW.c        ****         USBUART_PutChar(x);  
 278              		.loc 1 126 0
 279 0016 2046     		mov	r0, r4
 280 0018 FFF7FEFF 		bl	USBUART_PutChar
 281              	.LVL17:
 282              	.L24:
 283 001c 10BD     		pop	{r4, pc}
 284              	.L29:
 285 001e 00BF     		.align	2
 286              	.L28:
 287 0020 00000000 		.word	USBUART_configuration
 288              		.cfi_endproc
 289              	.LFE68:
 290              		.size	USB_PutChar, .-USB_PutChar
 291              		.section	.text.USB_PutString,"ax",%progbits
 292              		.align	2
 293              		.global	USB_PutString
 294              		.thumb
 295              		.thumb_func
 296              		.type	USB_PutString, %function
 297              	USB_PutString:
 298              	.LFB69:
 127:U_HW.c        ****     }
 128:U_HW.c        **** }
 129:U_HW.c        **** 
 130:U_HW.c        **** void USB_PutString(const char8* str)
 131:U_HW.c        **** {
 299              		.loc 1 131 0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303              	.LVL18:
 304 0000 10B5     		push	{r4, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 4, -8
 307              		.cfi_offset 14, -4
 308 0002 0446     		mov	r4, r0
 132:U_HW.c        ****     if(USBUART_configuration != 0)
 309              		.loc 1 132 0
 310 0004 064B     		ldr	r3, .L34
 311 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 312 0008 13F0FF0F 		tst	r3, #255
 313 000c 06D0     		beq	.L30
 314              	.LVL19:
 315              	.L32:
 133:U_HW.c        ****     {
 134:U_HW.c        ****         while(USBUART_CDCIsReady() == 0)    // wait for USB to send data
 316              		.loc 1 134 0 discriminator 1
 317 000e FFF7FEFF 		bl	USBUART_CDCIsReady
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 9


 318              	.LVL20:
 319 0012 0028     		cmp	r0, #0
 320 0014 FBD0     		beq	.L32
 135:U_HW.c        ****         {
 136:U_HW.c        ****         }
 137:U_HW.c        ****         USBUART_PutString(str);
 321              		.loc 1 137 0
 322 0016 2046     		mov	r0, r4
 323 0018 FFF7FEFF 		bl	USBUART_PutString
 324              	.LVL21:
 325              	.L30:
 326 001c 10BD     		pop	{r4, pc}
 327              	.LVL22:
 328              	.L35:
 329 001e 00BF     		.align	2
 330              	.L34:
 331 0020 00000000 		.word	USBUART_configuration
 332              		.cfi_endproc
 333              	.LFE69:
 334              		.size	USB_PutString, .-USB_PutString
 335              		.section	.text.Init_HW,"ax",%progbits
 336              		.align	2
 337              		.global	Init_HW
 338              		.thumb
 339              		.thumb_func
 340              		.type	Init_HW, %function
 341              	Init_HW:
 342              	.LFB70:
 138:U_HW.c        ****     }
 139:U_HW.c        **** }
 140:U_HW.c        **** #endif
 141:U_HW.c        **** 
 142:U_HW.c        **** #ifdef UART_COM
 143:U_HW.c        **** void Init_UART(void)
 144:U_HW.c        **** {
 145:U_HW.c        ****     UART_1_ClearRxBuffer();
 146:U_HW.c        ****     UART_1_ClearTxBuffer();
 147:U_HW.c        ****     UART_1_Start();
 148:U_HW.c        **** }
 149:U_HW.c        **** #endif
 150:U_HW.c        **** 
 151:U_HW.c        **** void Init_HW(void)
 152:U_HW.c        **** {
 343              		.loc 1 152 0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347 0000 08B5     		push	{r3, lr}
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 3, -8
 350              		.cfi_offset 14, -4
 153:U_HW.c        ****     Init_Com();     // initialize the serial communications for the CLI
 351              		.loc 1 153 0
 352 0002 FFF7FEFF 		bl	Init_USB
 353              	.LVL23:
 154:U_HW.c        ****     
 155:U_HW.c        ****     CyIntSetSysVector(SYSTICK_INTERRUPT_VECTOR_NUMBER, SysTick_ISR);    // point the SysTick vector
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 10


 354              		.loc 1 155 0
 355 0006 0E49     		ldr	r1, .L38
 356 0008 0F20     		movs	r0, #15
 357 000a FFF7FEFF 		bl	CyIntSetSysVector
 358              	.LVL24:
 359              	.LBB9:
 360              	.LBB10:
 361              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V5.00
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     13. September 2016
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /*
   8:Generated_Source\PSoC5/core_cm3.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC5/core_cm3.h ****  *
  10:Generated_Source\PSoC5/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC5/core_cm3.h ****  *
  12:Generated_Source\PSoC5/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC5/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC5/core_cm3.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC5/core_cm3.h ****  *
  16:Generated_Source\PSoC5/core_cm3.h ****  * http://www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC5/core_cm3.h ****  *
  18:Generated_Source\PSoC5/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC5/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC5/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC5/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC5/core_cm3.h ****  * limitations under the License.
  23:Generated_Source\PSoC5/core_cm3.h ****  */
  24:Generated_Source\PSoC5/core_cm3.h **** 
  25:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC5/core_cm3.h **** #endif
  30:Generated_Source\PSoC5/core_cm3.h **** 
  31:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  35:Generated_Source\PSoC5/core_cm3.h **** 
  36:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  38:Generated_Source\PSoC5/core_cm3.h **** #endif
  39:Generated_Source\PSoC5/core_cm3.h **** 
  40:Generated_Source\PSoC5/core_cm3.h **** /**
  41:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC5/core_cm3.h **** 
  47:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 11


  50:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC5/core_cm3.h ****  */
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  56:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  58:Generated_Source\PSoC5/core_cm3.h **** /**
  59:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  60:Generated_Source\PSoC5/core_cm3.h ****   @{
  61:Generated_Source\PSoC5/core_cm3.h ****  */
  62:Generated_Source\PSoC5/core_cm3.h **** 
  63:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  64:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC5/core_cm3.h **** 
  69:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC5/core_cm3.h **** 
  71:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
  73:Generated_Source\PSoC5/core_cm3.h **** */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  79:Generated_Source\PSoC5/core_cm3.h ****   #endif
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  82:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
  83:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  84:Generated_Source\PSoC5/core_cm3.h ****   #endif
  85:Generated_Source\PSoC5/core_cm3.h **** 
  86:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  87:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  88:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  89:Generated_Source\PSoC5/core_cm3.h ****   #endif
  90:Generated_Source\PSoC5/core_cm3.h **** 
  91:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  92:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
  93:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  94:Generated_Source\PSoC5/core_cm3.h ****   #endif
  95:Generated_Source\PSoC5/core_cm3.h **** 
  96:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TI_ARM__ )
  97:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
  98:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  99:Generated_Source\PSoC5/core_cm3.h ****   #endif
 100:Generated_Source\PSoC5/core_cm3.h **** 
 101:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 102:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 103:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 104:Generated_Source\PSoC5/core_cm3.h ****   #endif
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 12


 107:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 108:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 109:Generated_Source\PSoC5/core_cm3.h ****   #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #endif
 112:Generated_Source\PSoC5/core_cm3.h **** 
 113:Generated_Source\PSoC5/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 114:Generated_Source\PSoC5/core_cm3.h **** 
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 117:Generated_Source\PSoC5/core_cm3.h **** }
 118:Generated_Source\PSoC5/core_cm3.h **** #endif
 119:Generated_Source\PSoC5/core_cm3.h **** 
 120:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 121:Generated_Source\PSoC5/core_cm3.h **** 
 122:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 123:Generated_Source\PSoC5/core_cm3.h **** 
 124:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 125:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 126:Generated_Source\PSoC5/core_cm3.h **** 
 127:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 128:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 129:Generated_Source\PSoC5/core_cm3.h **** #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 132:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 134:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 135:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 136:Generated_Source\PSoC5/core_cm3.h ****   #endif
 137:Generated_Source\PSoC5/core_cm3.h **** 
 138:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 140:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:Generated_Source\PSoC5/core_cm3.h ****   #endif
 142:Generated_Source\PSoC5/core_cm3.h **** 
 143:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 145:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 146:Generated_Source\PSoC5/core_cm3.h ****   #endif
 147:Generated_Source\PSoC5/core_cm3.h **** 
 148:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 150:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:Generated_Source\PSoC5/core_cm3.h ****   #endif
 152:Generated_Source\PSoC5/core_cm3.h **** #endif
 153:Generated_Source\PSoC5/core_cm3.h **** 
 154:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:Generated_Source\PSoC5/core_cm3.h **** /**
 156:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:Generated_Source\PSoC5/core_cm3.h **** 
 158:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:Generated_Source\PSoC5/core_cm3.h **** */
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 13


 164:Generated_Source\PSoC5/core_cm3.h **** #else
 165:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 166:Generated_Source\PSoC5/core_cm3.h **** #endif
 167:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 168:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 171:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 172:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 173:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 174:Generated_Source\PSoC5/core_cm3.h **** 
 175:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h **** 
 179:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 180:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 181:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 182:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 183:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 184:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 185:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 186:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 187:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 188:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 189:Generated_Source\PSoC5/core_cm3.h **** /**
 190:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 191:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 192:Generated_Source\PSoC5/core_cm3.h **** */
 193:Generated_Source\PSoC5/core_cm3.h **** 
 194:Generated_Source\PSoC5/core_cm3.h **** /**
 195:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 196:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 197:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 198:Generated_Source\PSoC5/core_cm3.h ****   @{
 199:Generated_Source\PSoC5/core_cm3.h ****  */
 200:Generated_Source\PSoC5/core_cm3.h **** 
 201:Generated_Source\PSoC5/core_cm3.h **** /**
 202:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 203:Generated_Source\PSoC5/core_cm3.h ****  */
 204:Generated_Source\PSoC5/core_cm3.h **** typedef union
 205:Generated_Source\PSoC5/core_cm3.h **** {
 206:Generated_Source\PSoC5/core_cm3.h ****   struct
 207:Generated_Source\PSoC5/core_cm3.h ****   {
 208:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 209:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 210:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 211:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 212:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 213:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 214:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 215:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 216:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 217:Generated_Source\PSoC5/core_cm3.h **** 
 218:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 219:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 220:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 14


 221:Generated_Source\PSoC5/core_cm3.h **** 
 222:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 223:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 226:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 229:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 230:Generated_Source\PSoC5/core_cm3.h **** 
 231:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 232:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 233:Generated_Source\PSoC5/core_cm3.h **** 
 234:Generated_Source\PSoC5/core_cm3.h **** 
 235:Generated_Source\PSoC5/core_cm3.h **** /**
 236:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 237:Generated_Source\PSoC5/core_cm3.h ****  */
 238:Generated_Source\PSoC5/core_cm3.h **** typedef union
 239:Generated_Source\PSoC5/core_cm3.h **** {
 240:Generated_Source\PSoC5/core_cm3.h ****   struct
 241:Generated_Source\PSoC5/core_cm3.h ****   {
 242:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 243:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 244:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 245:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 246:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 247:Generated_Source\PSoC5/core_cm3.h **** 
 248:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 249:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** 
 253:Generated_Source\PSoC5/core_cm3.h **** /**
 254:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 255:Generated_Source\PSoC5/core_cm3.h ****  */
 256:Generated_Source\PSoC5/core_cm3.h **** typedef union
 257:Generated_Source\PSoC5/core_cm3.h **** {
 258:Generated_Source\PSoC5/core_cm3.h ****   struct
 259:Generated_Source\PSoC5/core_cm3.h ****   {
 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 264:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 265:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 266:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 276:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 277:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 15


 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 280:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 281:Generated_Source\PSoC5/core_cm3.h **** 
 282:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 283:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 286:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 287:Generated_Source\PSoC5/core_cm3.h **** 
 288:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 289:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 290:Generated_Source\PSoC5/core_cm3.h **** 
 291:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 292:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 293:Generated_Source\PSoC5/core_cm3.h **** 
 294:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 295:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 296:Generated_Source\PSoC5/core_cm3.h **** 
 297:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 298:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 299:Generated_Source\PSoC5/core_cm3.h **** 
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** 
 304:Generated_Source\PSoC5/core_cm3.h **** /**
 305:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 306:Generated_Source\PSoC5/core_cm3.h ****  */
 307:Generated_Source\PSoC5/core_cm3.h **** typedef union
 308:Generated_Source\PSoC5/core_cm3.h **** {
 309:Generated_Source\PSoC5/core_cm3.h ****   struct
 310:Generated_Source\PSoC5/core_cm3.h ****   {
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 314:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 315:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 316:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 317:Generated_Source\PSoC5/core_cm3.h **** 
 318:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 319:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 320:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 321:Generated_Source\PSoC5/core_cm3.h **** 
 322:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 323:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 324:Generated_Source\PSoC5/core_cm3.h **** 
 325:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** 
 328:Generated_Source\PSoC5/core_cm3.h **** /**
 329:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 330:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 331:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 332:Generated_Source\PSoC5/core_cm3.h ****   @{
 333:Generated_Source\PSoC5/core_cm3.h ****  */
 334:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 16


 335:Generated_Source\PSoC5/core_cm3.h **** /**
 336:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 337:Generated_Source\PSoC5/core_cm3.h ****  */
 338:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 339:Generated_Source\PSoC5/core_cm3.h **** {
 340:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 341:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 342:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 343:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 344:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 345:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 346:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 347:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 348:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 349:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 350:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 351:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 352:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 353:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 354:Generated_Source\PSoC5/core_cm3.h **** 
 355:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 356:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 357:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 358:Generated_Source\PSoC5/core_cm3.h **** 
 359:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 360:Generated_Source\PSoC5/core_cm3.h **** 
 361:Generated_Source\PSoC5/core_cm3.h **** 
 362:Generated_Source\PSoC5/core_cm3.h **** /**
 363:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 364:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 365:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 366:Generated_Source\PSoC5/core_cm3.h ****   @{
 367:Generated_Source\PSoC5/core_cm3.h ****  */
 368:Generated_Source\PSoC5/core_cm3.h **** 
 369:Generated_Source\PSoC5/core_cm3.h **** /**
 370:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 371:Generated_Source\PSoC5/core_cm3.h ****  */
 372:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 373:Generated_Source\PSoC5/core_cm3.h **** {
 374:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 375:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 376:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 377:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 378:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 379:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 380:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 381:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 382:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 383:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 384:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 386:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 388:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 389:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 390:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 391:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 17


 392:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 393:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 394:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 395:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 396:Generated_Source\PSoC5/core_cm3.h **** 
 397:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 398:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 399:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 400:Generated_Source\PSoC5/core_cm3.h **** 
 401:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 402:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 405:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 408:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 409:Generated_Source\PSoC5/core_cm3.h **** 
 410:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 411:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 412:Generated_Source\PSoC5/core_cm3.h **** 
 413:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 416:Generated_Source\PSoC5/core_cm3.h **** 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 419:Generated_Source\PSoC5/core_cm3.h **** 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 422:Generated_Source\PSoC5/core_cm3.h **** 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 425:Generated_Source\PSoC5/core_cm3.h **** 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 428:Generated_Source\PSoC5/core_cm3.h **** 
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 445:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 18


 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #else
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #endif
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 459:Generated_Source\PSoC5/core_cm3.h **** 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 462:Generated_Source\PSoC5/core_cm3.h **** 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 471:Generated_Source\PSoC5/core_cm3.h **** 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** 
 488:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 489:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 494:Generated_Source\PSoC5/core_cm3.h **** 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 497:Generated_Source\PSoC5/core_cm3.h **** 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** 
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 19


 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 553:Generated_Source\PSoC5/core_cm3.h **** 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 556:Generated_Source\PSoC5/core_cm3.h **** 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 559:Generated_Source\PSoC5/core_cm3.h **** 
 560:Generated_Source\PSoC5/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 561:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 20


 563:Generated_Source\PSoC5/core_cm3.h **** 
 564:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** 
 576:Generated_Source\PSoC5/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** 
 608:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** 
 611:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** 
 614:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 615:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** 
 618:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 21


 620:Generated_Source\PSoC5/core_cm3.h **** 
 621:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** 
 624:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 636:Generated_Source\PSoC5/core_cm3.h **** 
 637:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 638:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 641:Generated_Source\PSoC5/core_cm3.h **** 
 642:Generated_Source\PSoC5/core_cm3.h **** 
 643:Generated_Source\PSoC5/core_cm3.h **** /**
 644:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 645:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 646:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 647:Generated_Source\PSoC5/core_cm3.h ****   @{
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** 
 650:Generated_Source\PSoC5/core_cm3.h **** /**
 651:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 652:Generated_Source\PSoC5/core_cm3.h ****  */
 653:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 654:Generated_Source\PSoC5/core_cm3.h **** {
 655:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 656:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 657:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 658:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 659:Generated_Source\PSoC5/core_cm3.h **** #else
 660:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 661:Generated_Source\PSoC5/core_cm3.h **** #endif
 662:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 666:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 667:Generated_Source\PSoC5/core_cm3.h **** 
 668:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 671:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 674:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 675:Generated_Source\PSoC5/core_cm3.h **** 
 676:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 22


 677:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 678:Generated_Source\PSoC5/core_cm3.h **** 
 679:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 680:Generated_Source\PSoC5/core_cm3.h **** 
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** /**
 683:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 684:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 685:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 686:Generated_Source\PSoC5/core_cm3.h ****   @{
 687:Generated_Source\PSoC5/core_cm3.h ****  */
 688:Generated_Source\PSoC5/core_cm3.h **** 
 689:Generated_Source\PSoC5/core_cm3.h **** /**
 690:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 691:Generated_Source\PSoC5/core_cm3.h ****  */
 692:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 693:Generated_Source\PSoC5/core_cm3.h **** {
 694:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 695:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 696:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 697:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 698:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 699:Generated_Source\PSoC5/core_cm3.h **** 
 700:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** 
 707:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 708:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 709:Generated_Source\PSoC5/core_cm3.h **** 
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 712:Generated_Source\PSoC5/core_cm3.h **** 
 713:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 716:Generated_Source\PSoC5/core_cm3.h **** 
 717:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 718:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** 
 721:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 722:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 723:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 726:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 727:Generated_Source\PSoC5/core_cm3.h **** 
 728:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 729:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 730:Generated_Source\PSoC5/core_cm3.h **** 
 731:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 732:Generated_Source\PSoC5/core_cm3.h **** 
 733:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 23


 734:Generated_Source\PSoC5/core_cm3.h **** /**
 735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 738:Generated_Source\PSoC5/core_cm3.h ****   @{
 739:Generated_Source\PSoC5/core_cm3.h ****  */
 740:Generated_Source\PSoC5/core_cm3.h **** 
 741:Generated_Source\PSoC5/core_cm3.h **** /**
 742:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 743:Generated_Source\PSoC5/core_cm3.h ****  */
 744:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 745:Generated_Source\PSoC5/core_cm3.h **** {
 746:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 747:Generated_Source\PSoC5/core_cm3.h ****   {
 748:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 749:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 750:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 751:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 752:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 753:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 754:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 755:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 758:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 759:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 761:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 762:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 763:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 765:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 769:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 770:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 771:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 772:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 773:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 774:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 775:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 776:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 777:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 778:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 779:Generated_Source\PSoC5/core_cm3.h **** 
 780:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** 
 784:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 24


 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** 
 806:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 807:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 808:Generated_Source\PSoC5/core_cm3.h **** 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 811:Generated_Source\PSoC5/core_cm3.h **** 
 812:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 815:Generated_Source\PSoC5/core_cm3.h **** 
 816:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 819:Generated_Source\PSoC5/core_cm3.h **** 
 820:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 821:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** 
 824:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 825:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 826:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 829:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 832:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 835:Generated_Source\PSoC5/core_cm3.h **** 
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** /**
 838:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 839:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 840:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 841:Generated_Source\PSoC5/core_cm3.h ****   @{
 842:Generated_Source\PSoC5/core_cm3.h ****  */
 843:Generated_Source\PSoC5/core_cm3.h **** 
 844:Generated_Source\PSoC5/core_cm3.h **** /**
 845:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 846:Generated_Source\PSoC5/core_cm3.h ****  */
 847:Generated_Source\PSoC5/core_cm3.h **** typedef struct
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 25


 848:Generated_Source\PSoC5/core_cm3.h **** {
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 851:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 855:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 856:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 859:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 860:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 863:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 864:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 865:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 866:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 867:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 868:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 869:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 870:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 871:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 872:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 873:Generated_Source\PSoC5/core_cm3.h **** 
 874:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 26


 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 922:Generated_Source\PSoC5/core_cm3.h **** 
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 924:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 925:Generated_Source\PSoC5/core_cm3.h **** 
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 927:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 928:Generated_Source\PSoC5/core_cm3.h **** 
 929:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 932:Generated_Source\PSoC5/core_cm3.h **** 
 933:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 935:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 939:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 940:Generated_Source\PSoC5/core_cm3.h **** 
 941:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 943:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 944:Generated_Source\PSoC5/core_cm3.h **** 
 945:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 947:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 948:Generated_Source\PSoC5/core_cm3.h **** 
 949:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 950:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 952:Generated_Source\PSoC5/core_cm3.h **** 
 953:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 27


 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 973:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 976:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 977:Generated_Source\PSoC5/core_cm3.h **** 
 978:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 979:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 982:Generated_Source\PSoC5/core_cm3.h **** 
 983:Generated_Source\PSoC5/core_cm3.h **** 
 984:Generated_Source\PSoC5/core_cm3.h **** /**
 985:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 986:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 987:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 988:Generated_Source\PSoC5/core_cm3.h ****   @{
 989:Generated_Source\PSoC5/core_cm3.h ****  */
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** /**
 992:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 993:Generated_Source\PSoC5/core_cm3.h ****  */
 994:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 995:Generated_Source\PSoC5/core_cm3.h **** {
 996:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 997:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 998:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 999:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1000:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
1001:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1002:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1005:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1006:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
1007:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1008:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1010:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1011:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1012:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1013:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1014:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1015:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1016:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1017:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1018:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 28


1019:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1020:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1021:Generated_Source\PSoC5/core_cm3.h **** 
1022:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1025:Generated_Source\PSoC5/core_cm3.h **** 
1026:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1027:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1029:Generated_Source\PSoC5/core_cm3.h **** 
1030:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1036:Generated_Source\PSoC5/core_cm3.h **** 
1037:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1039:Generated_Source\PSoC5/core_cm3.h **** 
1040:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1042:Generated_Source\PSoC5/core_cm3.h **** 
1043:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1053:Generated_Source\PSoC5/core_cm3.h **** 
1054:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1069:Generated_Source\PSoC5/core_cm3.h **** 
1070:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1072:Generated_Source\PSoC5/core_cm3.h **** 
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1075:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 29


1076:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1095:Generated_Source\PSoC5/core_cm3.h **** 
1096:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1097:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1098:Generated_Source\PSoC5/core_cm3.h **** 
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1100:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1101:Generated_Source\PSoC5/core_cm3.h **** 
1102:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1104:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1105:Generated_Source\PSoC5/core_cm3.h **** 
1106:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1107:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1109:Generated_Source\PSoC5/core_cm3.h **** 
1110:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** 
1123:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** 
1126:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1127:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1130:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1131:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1132:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 30


1133:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1134:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1135:Generated_Source\PSoC5/core_cm3.h **** 
1136:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** 
1139:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1140:Generated_Source\PSoC5/core_cm3.h **** /**
1141:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1142:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1143:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1144:Generated_Source\PSoC5/core_cm3.h ****   @{
1145:Generated_Source\PSoC5/core_cm3.h ****  */
1146:Generated_Source\PSoC5/core_cm3.h **** 
1147:Generated_Source\PSoC5/core_cm3.h **** /**
1148:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1149:Generated_Source\PSoC5/core_cm3.h ****  */
1150:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1151:Generated_Source\PSoC5/core_cm3.h **** {
1152:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1154:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1155:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1156:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1157:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1158:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1159:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1160:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1161:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1162:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1163:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1164:Generated_Source\PSoC5/core_cm3.h **** 
1165:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1166:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** 
1169:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** 
1172:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** 
1175:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1180:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1184:Generated_Source\PSoC5/core_cm3.h **** 
1185:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1186:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 31


1190:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** 
1193:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** 
1196:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1222:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1225:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1228:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1231:Generated_Source\PSoC5/core_cm3.h **** #endif
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** 
1234:Generated_Source\PSoC5/core_cm3.h **** /**
1235:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1236:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1237:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1238:Generated_Source\PSoC5/core_cm3.h ****   @{
1239:Generated_Source\PSoC5/core_cm3.h ****  */
1240:Generated_Source\PSoC5/core_cm3.h **** 
1241:Generated_Source\PSoC5/core_cm3.h **** /**
1242:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1243:Generated_Source\PSoC5/core_cm3.h ****  */
1244:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1245:Generated_Source\PSoC5/core_cm3.h **** {
1246:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 32


1247:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1248:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1249:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1250:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1251:Generated_Source\PSoC5/core_cm3.h **** 
1252:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1287:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1288:Generated_Source\PSoC5/core_cm3.h **** 
1289:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1290:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** 
1293:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** 
1296:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 33


1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1328:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1331:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1334:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1335:Generated_Source\PSoC5/core_cm3.h **** 
1336:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1337:Generated_Source\PSoC5/core_cm3.h **** 
1338:Generated_Source\PSoC5/core_cm3.h **** 
1339:Generated_Source\PSoC5/core_cm3.h **** /**
1340:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1341:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1342:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1343:Generated_Source\PSoC5/core_cm3.h ****   @{
1344:Generated_Source\PSoC5/core_cm3.h ****  */
1345:Generated_Source\PSoC5/core_cm3.h **** 
1346:Generated_Source\PSoC5/core_cm3.h **** /**
1347:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1349:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1350:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1351:Generated_Source\PSoC5/core_cm3.h **** */
1352:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1353:Generated_Source\PSoC5/core_cm3.h **** 
1354:Generated_Source\PSoC5/core_cm3.h **** /**
1355:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1356:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1357:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1358:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1359:Generated_Source\PSoC5/core_cm3.h **** */
1360:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 34


1361:Generated_Source\PSoC5/core_cm3.h **** 
1362:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** 
1365:Generated_Source\PSoC5/core_cm3.h **** /**
1366:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1367:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1368:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1369:Generated_Source\PSoC5/core_cm3.h ****   @{
1370:Generated_Source\PSoC5/core_cm3.h ****  */
1371:Generated_Source\PSoC5/core_cm3.h **** 
1372:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1375:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1376:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1377:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1379:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1380:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1392:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1393:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1394:Generated_Source\PSoC5/core_cm3.h **** #endif
1395:Generated_Source\PSoC5/core_cm3.h **** 
1396:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1397:Generated_Source\PSoC5/core_cm3.h **** 
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1401:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1402:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1403:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1404:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1405:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1406:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1407:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1408:Generated_Source\PSoC5/core_cm3.h **** /**
1409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1410:Generated_Source\PSoC5/core_cm3.h **** */
1411:Generated_Source\PSoC5/core_cm3.h **** 
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** 
1414:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1415:Generated_Source\PSoC5/core_cm3.h **** /**
1416:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1417:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 35


1418:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1419:Generated_Source\PSoC5/core_cm3.h ****   @{
1420:Generated_Source\PSoC5/core_cm3.h ****  */
1421:Generated_Source\PSoC5/core_cm3.h **** 
1422:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1423:Generated_Source\PSoC5/core_cm3.h **** 
1424:Generated_Source\PSoC5/core_cm3.h **** 
1425:Generated_Source\PSoC5/core_cm3.h **** 
1426:Generated_Source\PSoC5/core_cm3.h **** /**
1427:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1428:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1429:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1430:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1431:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1432:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1433:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1434:Generated_Source\PSoC5/core_cm3.h ****  */
1435:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:Generated_Source\PSoC5/core_cm3.h **** {
1437:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1438:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1442:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1443:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1444:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1445:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1446:Generated_Source\PSoC5/core_cm3.h **** }
1447:Generated_Source\PSoC5/core_cm3.h **** 
1448:Generated_Source\PSoC5/core_cm3.h **** 
1449:Generated_Source\PSoC5/core_cm3.h **** /**
1450:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1451:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1452:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1453:Generated_Source\PSoC5/core_cm3.h ****  */
1454:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1455:Generated_Source\PSoC5/core_cm3.h **** {
1456:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1457:Generated_Source\PSoC5/core_cm3.h **** }
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h **** 
1460:Generated_Source\PSoC5/core_cm3.h **** /**
1461:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable Interrupt
1462:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1463:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1464:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1465:Generated_Source\PSoC5/core_cm3.h ****  */
1466:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1467:Generated_Source\PSoC5/core_cm3.h **** {
1468:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1469:Generated_Source\PSoC5/core_cm3.h ****   {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 36


1475:Generated_Source\PSoC5/core_cm3.h **** /**
1476:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Enable status
1477:Generated_Source\PSoC5/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1478:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1479:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt is not enabled.
1480:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt is enabled.
1481:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1482:Generated_Source\PSoC5/core_cm3.h ****  */
1483:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetEnableIRQ(IRQn_Type IRQn)
1484:Generated_Source\PSoC5/core_cm3.h **** {
1485:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1486:Generated_Source\PSoC5/core_cm3.h ****   {
1487:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1488:Generated_Source\PSoC5/core_cm3.h ****   }
1489:Generated_Source\PSoC5/core_cm3.h ****   else
1490:Generated_Source\PSoC5/core_cm3.h ****   {
1491:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1492:Generated_Source\PSoC5/core_cm3.h ****   }
1493:Generated_Source\PSoC5/core_cm3.h **** }
1494:Generated_Source\PSoC5/core_cm3.h **** 
1495:Generated_Source\PSoC5/core_cm3.h **** 
1496:Generated_Source\PSoC5/core_cm3.h **** /**
1497:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable Interrupt
1498:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1499:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1500:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1501:Generated_Source\PSoC5/core_cm3.h ****  */
1502:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1503:Generated_Source\PSoC5/core_cm3.h **** {
1504:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1505:Generated_Source\PSoC5/core_cm3.h ****   {
1506:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1507:Generated_Source\PSoC5/core_cm3.h ****   }
1508:Generated_Source\PSoC5/core_cm3.h **** }
1509:Generated_Source\PSoC5/core_cm3.h **** 
1510:Generated_Source\PSoC5/core_cm3.h **** 
1511:Generated_Source\PSoC5/core_cm3.h **** /**
1512:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1513:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1514:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1515:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1516:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1517:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1518:Generated_Source\PSoC5/core_cm3.h ****  */
1519:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1520:Generated_Source\PSoC5/core_cm3.h **** {
1521:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1522:Generated_Source\PSoC5/core_cm3.h ****   {
1523:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1524:Generated_Source\PSoC5/core_cm3.h ****   }
1525:Generated_Source\PSoC5/core_cm3.h ****   else
1526:Generated_Source\PSoC5/core_cm3.h ****   {
1527:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1528:Generated_Source\PSoC5/core_cm3.h ****   }
1529:Generated_Source\PSoC5/core_cm3.h **** }
1530:Generated_Source\PSoC5/core_cm3.h **** 
1531:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 37


1532:Generated_Source\PSoC5/core_cm3.h **** /**
1533:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1534:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1535:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1536:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1541:Generated_Source\PSoC5/core_cm3.h ****   {
1542:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1543:Generated_Source\PSoC5/core_cm3.h ****   }
1544:Generated_Source\PSoC5/core_cm3.h **** }
1545:Generated_Source\PSoC5/core_cm3.h **** 
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h **** /**
1548:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1549:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1550:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1551:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1552:Generated_Source\PSoC5/core_cm3.h ****  */
1553:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1554:Generated_Source\PSoC5/core_cm3.h **** {
1555:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1556:Generated_Source\PSoC5/core_cm3.h ****   {
1557:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1558:Generated_Source\PSoC5/core_cm3.h ****   }
1559:Generated_Source\PSoC5/core_cm3.h **** }
1560:Generated_Source\PSoC5/core_cm3.h **** 
1561:Generated_Source\PSoC5/core_cm3.h **** 
1562:Generated_Source\PSoC5/core_cm3.h **** /**
1563:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1564:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1565:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1566:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1567:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1568:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1569:Generated_Source\PSoC5/core_cm3.h ****  */
1570:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1571:Generated_Source\PSoC5/core_cm3.h **** {
1572:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1573:Generated_Source\PSoC5/core_cm3.h ****   {
1574:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1575:Generated_Source\PSoC5/core_cm3.h ****   }
1576:Generated_Source\PSoC5/core_cm3.h ****   else
1577:Generated_Source\PSoC5/core_cm3.h ****   {
1578:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1579:Generated_Source\PSoC5/core_cm3.h ****   }
1580:Generated_Source\PSoC5/core_cm3.h **** }
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h **** 
1583:Generated_Source\PSoC5/core_cm3.h **** /**
1584:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1585:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1586:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1587:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1588:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 38


1589:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1590:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1591:Generated_Source\PSoC5/core_cm3.h ****  */
1592:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1593:Generated_Source\PSoC5/core_cm3.h **** {
1594:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1595:Generated_Source\PSoC5/core_cm3.h ****   {
1596:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1597:Generated_Source\PSoC5/core_cm3.h ****   }
1598:Generated_Source\PSoC5/core_cm3.h ****   else
1599:Generated_Source\PSoC5/core_cm3.h ****   {
1600:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1601:Generated_Source\PSoC5/core_cm3.h ****   }
1602:Generated_Source\PSoC5/core_cm3.h **** }
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h **** 
1605:Generated_Source\PSoC5/core_cm3.h **** /**
1606:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1607:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1608:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1609:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1610:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1611:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1612:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1613:Generated_Source\PSoC5/core_cm3.h ****  */
1614:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1615:Generated_Source\PSoC5/core_cm3.h **** {
1616:Generated_Source\PSoC5/core_cm3.h **** 
1617:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1618:Generated_Source\PSoC5/core_cm3.h ****   {
1619:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1620:Generated_Source\PSoC5/core_cm3.h ****   }
1621:Generated_Source\PSoC5/core_cm3.h ****   else
1622:Generated_Source\PSoC5/core_cm3.h ****   {
1623:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1624:Generated_Source\PSoC5/core_cm3.h ****   }
1625:Generated_Source\PSoC5/core_cm3.h **** }
1626:Generated_Source\PSoC5/core_cm3.h **** 
1627:Generated_Source\PSoC5/core_cm3.h **** 
1628:Generated_Source\PSoC5/core_cm3.h **** /**
1629:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
1630:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1631:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1632:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1633:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1634:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1635:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1636:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1637:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1638:Generated_Source\PSoC5/core_cm3.h ****  */
1639:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1640:Generated_Source\PSoC5/core_cm3.h **** {
1641:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1642:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1643:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 39


1646:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1647:Generated_Source\PSoC5/core_cm3.h **** 
1648:Generated_Source\PSoC5/core_cm3.h ****   return (
1649:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1650:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1651:Generated_Source\PSoC5/core_cm3.h ****          );
1652:Generated_Source\PSoC5/core_cm3.h **** }
1653:Generated_Source\PSoC5/core_cm3.h **** 
1654:Generated_Source\PSoC5/core_cm3.h **** 
1655:Generated_Source\PSoC5/core_cm3.h **** /**
1656:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1657:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1658:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
1659:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1660:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1661:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1662:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1663:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1664:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1665:Generated_Source\PSoC5/core_cm3.h ****  */
1666:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1667:Generated_Source\PSoC5/core_cm3.h **** {
1668:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1669:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1670:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1671:Generated_Source\PSoC5/core_cm3.h **** 
1672:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1673:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1674:Generated_Source\PSoC5/core_cm3.h **** 
1675:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1676:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1677:Generated_Source\PSoC5/core_cm3.h **** }
1678:Generated_Source\PSoC5/core_cm3.h **** 
1679:Generated_Source\PSoC5/core_cm3.h **** 
1680:Generated_Source\PSoC5/core_cm3.h **** /**
1681:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Vector
1682:Generated_Source\PSoC5/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1683:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1684:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1685:Generated_Source\PSoC5/core_cm3.h ****            VTOR must been relocated to SRAM before.
1686:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1687:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1688:Generated_Source\PSoC5/core_cm3.h ****  */
1689:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1690:Generated_Source\PSoC5/core_cm3.h **** {
1691:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1692:Generated_Source\PSoC5/core_cm3.h ****     vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1693:Generated_Source\PSoC5/core_cm3.h **** }
1694:Generated_Source\PSoC5/core_cm3.h **** 
1695:Generated_Source\PSoC5/core_cm3.h **** 
1696:Generated_Source\PSoC5/core_cm3.h **** /**
1697:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Vector
1698:Generated_Source\PSoC5/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1699:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1700:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1701:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1702:Generated_Source\PSoC5/core_cm3.h ****   \return                 Address of interrupt handler function
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 40


1703:Generated_Source\PSoC5/core_cm3.h ****  */
1704:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetVector(IRQn_Type IRQn)
1705:Generated_Source\PSoC5/core_cm3.h **** {
1706:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1707:Generated_Source\PSoC5/core_cm3.h ****     return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1708:Generated_Source\PSoC5/core_cm3.h **** }
1709:Generated_Source\PSoC5/core_cm3.h **** 
1710:Generated_Source\PSoC5/core_cm3.h **** 
1711:Generated_Source\PSoC5/core_cm3.h **** /**
1712:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Reset
1713:Generated_Source\PSoC5/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1714:Generated_Source\PSoC5/core_cm3.h ****  */
1715:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1716:Generated_Source\PSoC5/core_cm3.h **** {
1717:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1718:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1719:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1720:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1721:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1722:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1723:Generated_Source\PSoC5/core_cm3.h **** 
1724:Generated_Source\PSoC5/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1725:Generated_Source\PSoC5/core_cm3.h ****   {
1726:Generated_Source\PSoC5/core_cm3.h ****     __NOP();
1727:Generated_Source\PSoC5/core_cm3.h ****   }
1728:Generated_Source\PSoC5/core_cm3.h **** }
1729:Generated_Source\PSoC5/core_cm3.h **** 
1730:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1731:Generated_Source\PSoC5/core_cm3.h **** 
1732:Generated_Source\PSoC5/core_cm3.h **** 
1733:Generated_Source\PSoC5/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1734:Generated_Source\PSoC5/core_cm3.h **** /**
1735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Function that provides FPU type.
1738:Generated_Source\PSoC5/core_cm3.h ****   @{
1739:Generated_Source\PSoC5/core_cm3.h ****  */
1740:Generated_Source\PSoC5/core_cm3.h **** 
1741:Generated_Source\PSoC5/core_cm3.h **** /**
1742:Generated_Source\PSoC5/core_cm3.h ****   \brief   get FPU type
1743:Generated_Source\PSoC5/core_cm3.h ****   \details returns the FPU type
1744:Generated_Source\PSoC5/core_cm3.h ****   \returns
1745:Generated_Source\PSoC5/core_cm3.h ****    - \b  0: No FPU
1746:Generated_Source\PSoC5/core_cm3.h ****    - \b  1: Single precision FPU
1747:Generated_Source\PSoC5/core_cm3.h ****    - \b  2: Double + Single precision FPU
1748:Generated_Source\PSoC5/core_cm3.h ****  */
1749:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1750:Generated_Source\PSoC5/core_cm3.h **** {
1751:Generated_Source\PSoC5/core_cm3.h ****     return 0U;           /* No FPU */
1752:Generated_Source\PSoC5/core_cm3.h **** }
1753:Generated_Source\PSoC5/core_cm3.h **** 
1754:Generated_Source\PSoC5/core_cm3.h **** 
1755:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1756:Generated_Source\PSoC5/core_cm3.h **** 
1757:Generated_Source\PSoC5/core_cm3.h **** 
1758:Generated_Source\PSoC5/core_cm3.h **** 
1759:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 41


1760:Generated_Source\PSoC5/core_cm3.h **** /**
1761:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1762:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1763:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that configure the System.
1764:Generated_Source\PSoC5/core_cm3.h ****   @{
1765:Generated_Source\PSoC5/core_cm3.h ****  */
1766:Generated_Source\PSoC5/core_cm3.h **** 
1767:Generated_Source\PSoC5/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1768:Generated_Source\PSoC5/core_cm3.h **** 
1769:Generated_Source\PSoC5/core_cm3.h **** /**
1770:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Tick Configuration
1771:Generated_Source\PSoC5/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1772:Generated_Source\PSoC5/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1773:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1774:Generated_Source\PSoC5/core_cm3.h ****   \return          0  Function succeeded.
1775:Generated_Source\PSoC5/core_cm3.h ****   \return          1  Function failed.
1776:Generated_Source\PSoC5/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1777:Generated_Source\PSoC5/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1778:Generated_Source\PSoC5/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1779:Generated_Source\PSoC5/core_cm3.h ****  */
1780:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1781:Generated_Source\PSoC5/core_cm3.h **** {
1782:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1783:Generated_Source\PSoC5/core_cm3.h ****   {
1784:Generated_Source\PSoC5/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1785:Generated_Source\PSoC5/core_cm3.h ****   }
1786:Generated_Source\PSoC5/core_cm3.h **** 
1787:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 362              		.loc 2 1787 0
 363 000e 0D4B     		ldr	r3, .L38+4
 364 0010 4BF67F32 		movw	r2, #47999
 365 0014 5A60     		str	r2, [r3, #4]
 366              	.LVL25:
 367              	.LBB11:
 368              	.LBB12:
1600:Generated_Source\PSoC5/core_cm3.h ****   }
 369              		.loc 2 1600 0
 370 0016 E021     		movs	r1, #224
 371 0018 0B4A     		ldr	r2, .L38+8
 372 001a 82F82310 		strb	r1, [r2, #35]
 373              	.LVL26:
 374              	.LBE12:
 375              	.LBE11:
1788:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1789:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 376              		.loc 2 1789 0
 377 001e 0022     		movs	r2, #0
 378 0020 9A60     		str	r2, [r3, #8]
1790:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 379              		.loc 2 1790 0
 380 0022 0721     		movs	r1, #7
 381 0024 1960     		str	r1, [r3]
 382              	.LVL27:
 383              	.LBE10:
 384              	.LBE9:
 156:U_HW.c        ****    (void)SysTick_Config(CLOCK_FREQ/INTERRUPT_FREQ);
 157:U_HW.c        **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 42


 158:U_HW.c        ****     Clr_All_FLAG();
 385              		.loc 1 158 0
 386 0026 094B     		ldr	r3, .L38+12
 387 0028 1A60     		str	r2, [r3]
 159:U_HW.c        ****     Set_FLAG(ECHO); // except turn the echo on!
 388              		.loc 1 159 0
 389 002a 0122     		movs	r2, #1
 390 002c 084B     		ldr	r3, .L38+16
 391 002e 1A60     		str	r2, [r3]
 160:U_HW.c        ****     
 161:U_HW.c        ****         UART_Start();
 392              		.loc 1 161 0
 393 0030 FFF7FEFF 		bl	UART_Start
 394              	.LVL28:
 162:U_HW.c        ****         UART_ClearRxBuffer();
 395              		.loc 1 162 0
 396 0034 FFF7FEFF 		bl	UART_ClearRxBuffer
 397              	.LVL29:
 163:U_HW.c        ****         UART_ClearTxBuffer();
 398              		.loc 1 163 0
 399 0038 FFF7FEFF 		bl	UART_ClearTxBuffer
 400              	.LVL30:
 401 003c 08BD     		pop	{r3, pc}
 402              	.L39:
 403 003e 00BF     		.align	2
 404              	.L38:
 405 0040 00000000 		.word	SysTick_ISR
 406 0044 10E000E0 		.word	-536813552
 407 0048 00ED00E0 		.word	-536810240
 408 004c EC7F0020 		.word	536903660
 409 0050 84FD0F22 		.word	571473284
 410              		.cfi_endproc
 411              	.LFE70:
 412              		.size	Init_HW, .-Init_HW
 413              		.section	.text.UART_PutStr,"ax",%progbits
 414              		.align	2
 415              		.global	UART_PutStr
 416              		.thumb
 417              		.thumb_func
 418              		.type	UART_PutStr, %function
 419              	UART_PutStr:
 420              	.LFB71:
 164:U_HW.c        ****         
 165:U_HW.c        ****         //Init_WatchDog();
 166:U_HW.c        ****       
 167:U_HW.c        ****     // Initialize the LED PIN
 168:U_HW.c        **** }
 169:U_HW.c        **** 
 170:U_HW.c        **** 
 171:U_HW.c        **** 
 172:U_HW.c        **** /*
 173:U_HW.c        **** void PutChar(char ch)
 174:U_HW.c        **** {
 175:U_HW.c        ****     UART_1_PutChar(ch);
 176:U_HW.c        **** }
 177:U_HW.c        **** 
 178:U_HW.c        **** 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 43


 179:U_HW.c        **** uint16_t U_CheckForRx(void)
 180:U_HW.c        **** {
 181:U_HW.c        ****     return(UART_1_GetRxBufferSize());
 182:U_HW.c        **** 
 183:U_HW.c        **** }
 184:U_HW.c        **** 
 185:U_HW.c        **** char GetChar(void)
 186:U_HW.c        **** {
 187:U_HW.c        ****     return (UART_1_GetChar());
 188:U_HW.c        **** }
 189:U_HW.c        **** 
 190:U_HW.c        **** void PutStr(char *str)
 191:U_HW.c        **** {
 192:U_HW.c        ****     UART_1_PutString(str);
 193:U_HW.c        **** }
 194:U_HW.c        **** */
 195:U_HW.c        **** 
 196:U_HW.c        **** 
 197:U_HW.c        **** void UART_PutStr(uint8 *msg)
 198:U_HW.c        **** {
 421              		.loc 1 198 0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425              	.LVL31:
 426 0000 10B5     		push	{r4, lr}
 427              		.cfi_def_cfa_offset 8
 428              		.cfi_offset 4, -8
 429              		.cfi_offset 14, -4
 430 0002 0446     		mov	r4, r0
 199:U_HW.c        ****         while(*msg != 0x00)
 431              		.loc 1 199 0
 432 0004 02E0     		b	.L41
 433              	.LVL32:
 434              	.L42:
 200:U_HW.c        ****     {
 201:U_HW.c        ****         UART_WriteTxData(*msg++);
 435              		.loc 1 201 0
 436 0006 0134     		adds	r4, r4, #1
 437              	.LVL33:
 438 0008 FFF7FEFF 		bl	UART_WriteTxData
 439              	.LVL34:
 440              	.L41:
 199:U_HW.c        ****         while(*msg != 0x00)
 441              		.loc 1 199 0
 442 000c 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 443 000e 0028     		cmp	r0, #0
 444 0010 F9D1     		bne	.L42
 202:U_HW.c        ****     }
 203:U_HW.c        **** }
 445              		.loc 1 203 0
 446 0012 10BD     		pop	{r4, pc}
 447              		.cfi_endproc
 448              	.LFE71:
 449              		.size	UART_PutStr, .-UART_PutStr
 450              		.section	.text.Init_TLAUX,"ax",%progbits
 451              		.align	2
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 44


 452              		.global	Init_TLAUX
 453              		.thumb
 454              		.thumb_func
 455              		.type	Init_TLAUX, %function
 456              	Init_TLAUX:
 457              	.LFB72:
 204:U_HW.c        **** 
 205:U_HW.c        **** 
 206:U_HW.c        **** void Init_TLAUX(void)
 207:U_HW.c        **** {
 458              		.loc 1 207 0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462 0000 08B5     		push	{r3, lr}
 463              		.cfi_def_cfa_offset 8
 464              		.cfi_offset 3, -8
 465              		.cfi_offset 14, -4
 208:U_HW.c        **** //    Initalize the TC State Machine
 209:U_HW.c        ****     Init_TC_StateMachine();
 466              		.loc 1 209 0
 467 0002 FFF7FEFF 		bl	Init_TC_StateMachine
 468              	.LVL35:
 210:U_HW.c        ****     // make sure all the ports are low
 211:U_HW.c        ****     Pin_Tool_Arm_FWD_DR = 0x00;     // set the port3 data register to 0
 469              		.loc 1 211 0
 470 0006 0022     		movs	r2, #0
 471 0008 014B     		ldr	r3, .L46
 472 000a 1A70     		strb	r2, [r3]
 473 000c 08BD     		pop	{r3, pc}
 474              	.L47:
 475 000e 00BF     		.align	2
 476              	.L46:
 477 0010 30510040 		.word	1073762608
 478              		.cfi_endproc
 479              	.LFE72:
 480              		.size	Init_TLAUX, .-Init_TLAUX
 481              		.section	.text.Init_WatchDog,"ax",%progbits
 482              		.align	2
 483              		.global	Init_WatchDog
 484              		.thumb
 485              		.thumb_func
 486              		.type	Init_WatchDog, %function
 487              	Init_WatchDog:
 488              	.LFB73:
 212:U_HW.c        **** }
 213:U_HW.c        **** 
 214:U_HW.c        **** void Init_WatchDog(void)
 215:U_HW.c        **** {
 489              		.loc 1 215 0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493 0000 08B5     		push	{r3, lr}
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 3, -8
 496              		.cfi_offset 14, -4
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 45


 216:U_HW.c        ****     CyWdtStart(CYWDT_16_TICKS, CYWDT_LPMODE_NOCHANGE);   
 497              		.loc 1 216 0
 498 0002 0021     		movs	r1, #0
 499 0004 0120     		movs	r0, #1
 500 0006 FFF7FEFF 		bl	CyWdtStart
 501              	.LVL36:
 502 000a 08BD     		pop	{r3, pc}
 503              		.cfi_endproc
 504              	.LFE73:
 505              		.size	Init_WatchDog, .-Init_WatchDog
 506              		.comm	msg,64,4
 507              		.comm	usb_buff_cnt,2,2
 508              		.comm	usb_buff,64,4
 509              		.comm	MS_Time,4,4
 510              		.text
 511              	.Letext0:
 512              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 513              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 514              		.file 5 "Generated_Source\\PSoC5/cytypes.h"
 515              		.file 6 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 516              		.file 7 "Generated_Source\\PSoC5/USBUART.h"
 517              		.file 8 "Generated_Source\\PSoC5/USBUART_cdc.h"
 518              		.file 9 "Generated_Source\\PSoC5/CyLib.h"
 519              		.file 10 "Generated_Source\\PSoC5/UART.h"
 520              		.file 11 "Processes.h"
 521              		.section	.debug_info,"",%progbits
 522              	.Ldebug_info0:
 523 0000 7A080000 		.4byte	0x87a
 524 0004 0400     		.2byte	0x4
 525 0006 00000000 		.4byte	.Ldebug_abbrev0
 526 000a 04       		.byte	0x4
 527 000b 01       		.uleb128 0x1
 528 000c AE040000 		.4byte	.LASF101
 529 0010 0C       		.byte	0xc
 530 0011 63040000 		.4byte	.LASF102
 531 0015 00000000 		.4byte	.LASF103
 532 0019 00000000 		.4byte	.Ldebug_ranges0+0
 533 001d 00000000 		.4byte	0
 534 0021 00000000 		.4byte	.Ldebug_line0
 535 0025 02       		.uleb128 0x2
 536 0026 01       		.byte	0x1
 537 0027 06       		.byte	0x6
 538 0028 B1020000 		.4byte	.LASF0
 539 002c 03       		.uleb128 0x3
 540 002d 5A020000 		.4byte	.LASF2
 541 0031 03       		.byte	0x3
 542 0032 1D       		.byte	0x1d
 543 0033 37000000 		.4byte	0x37
 544 0037 02       		.uleb128 0x2
 545 0038 01       		.byte	0x1
 546 0039 08       		.byte	0x8
 547 003a 7B020000 		.4byte	.LASF1
 548 003e 03       		.uleb128 0x3
 549 003f 6C000000 		.4byte	.LASF3
 550 0043 03       		.byte	0x3
 551 0044 29       		.byte	0x29
 552 0045 49000000 		.4byte	0x49
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 46


 553 0049 02       		.uleb128 0x2
 554 004a 02       		.byte	0x2
 555 004b 05       		.byte	0x5
 556 004c AD000000 		.4byte	.LASF4
 557 0050 02       		.uleb128 0x2
 558 0051 02       		.byte	0x2
 559 0052 07       		.byte	0x7
 560 0053 76030000 		.4byte	.LASF5
 561 0057 03       		.uleb128 0x3
 562 0058 54040000 		.4byte	.LASF6
 563 005c 03       		.byte	0x3
 564 005d 3F       		.byte	0x3f
 565 005e 62000000 		.4byte	0x62
 566 0062 02       		.uleb128 0x2
 567 0063 04       		.byte	0x4
 568 0064 05       		.byte	0x5
 569 0065 51020000 		.4byte	.LASF7
 570 0069 03       		.uleb128 0x3
 571 006a 1F040000 		.4byte	.LASF8
 572 006e 03       		.byte	0x3
 573 006f 41       		.byte	0x41
 574 0070 74000000 		.4byte	0x74
 575 0074 02       		.uleb128 0x2
 576 0075 04       		.byte	0x4
 577 0076 07       		.byte	0x7
 578 0077 DA030000 		.4byte	.LASF9
 579 007b 02       		.uleb128 0x2
 580 007c 08       		.byte	0x8
 581 007d 05       		.byte	0x5
 582 007e 14020000 		.4byte	.LASF10
 583 0082 02       		.uleb128 0x2
 584 0083 08       		.byte	0x8
 585 0084 07       		.byte	0x7
 586 0085 BD020000 		.4byte	.LASF11
 587 0089 04       		.uleb128 0x4
 588 008a 04       		.byte	0x4
 589 008b 05       		.byte	0x5
 590 008c 696E7400 		.ascii	"int\000"
 591 0090 02       		.uleb128 0x2
 592 0091 04       		.byte	0x4
 593 0092 07       		.byte	0x7
 594 0093 E3020000 		.4byte	.LASF12
 595 0097 03       		.uleb128 0x3
 596 0098 72010000 		.4byte	.LASF13
 597 009c 04       		.byte	0x4
 598 009d 18       		.byte	0x18
 599 009e 2C000000 		.4byte	0x2c
 600 00a2 03       		.uleb128 0x3
 601 00a3 8E030000 		.4byte	.LASF14
 602 00a7 04       		.byte	0x4
 603 00a8 20       		.byte	0x20
 604 00a9 3E000000 		.4byte	0x3e
 605 00ad 03       		.uleb128 0x3
 606 00ae 61030000 		.4byte	.LASF15
 607 00b2 04       		.byte	0x4
 608 00b3 2C       		.byte	0x2c
 609 00b4 57000000 		.4byte	0x57
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 47


 610 00b8 03       		.uleb128 0x3
 611 00b9 D4020000 		.4byte	.LASF16
 612 00bd 04       		.byte	0x4
 613 00be 30       		.byte	0x30
 614 00bf 69000000 		.4byte	0x69
 615 00c3 05       		.uleb128 0x5
 616 00c4 DD020000 		.4byte	.LASF17
 617 00c8 05       		.byte	0x5
 618 00c9 E401     		.2byte	0x1e4
 619 00cb 37000000 		.4byte	0x37
 620 00cf 05       		.uleb128 0x5
 621 00d0 C4030000 		.4byte	.LASF18
 622 00d4 05       		.byte	0x5
 623 00d5 E601     		.2byte	0x1e6
 624 00d7 74000000 		.4byte	0x74
 625 00db 05       		.uleb128 0x5
 626 00dc 84010000 		.4byte	.LASF19
 627 00e0 05       		.byte	0x5
 628 00e1 E801     		.2byte	0x1e8
 629 00e3 49000000 		.4byte	0x49
 630 00e7 02       		.uleb128 0x2
 631 00e8 04       		.byte	0x4
 632 00e9 04       		.byte	0x4
 633 00ea 59000000 		.4byte	.LASF20
 634 00ee 02       		.uleb128 0x2
 635 00ef 08       		.byte	0x8
 636 00f0 04       		.byte	0x4
 637 00f1 80040000 		.4byte	.LASF21
 638 00f5 05       		.uleb128 0x5
 639 00f6 E9000000 		.4byte	.LASF22
 640 00fa 05       		.byte	0x5
 641 00fb F501     		.2byte	0x1f5
 642 00fd 01010000 		.4byte	0x101
 643 0101 02       		.uleb128 0x2
 644 0102 01       		.byte	0x1
 645 0103 08       		.byte	0x8
 646 0104 3A030000 		.4byte	.LASF23
 647 0108 05       		.uleb128 0x5
 648 0109 D5030000 		.4byte	.LASF24
 649 010d 05       		.byte	0x5
 650 010e 8E02     		.2byte	0x28e
 651 0110 14010000 		.4byte	0x114
 652 0114 06       		.uleb128 0x6
 653 0115 C3000000 		.4byte	0xc3
 654 0119 06       		.uleb128 0x6
 655 011a CF000000 		.4byte	0xcf
 656 011e 02       		.uleb128 0x2
 657 011f 08       		.byte	0x8
 658 0120 04       		.byte	0x4
 659 0121 FE000000 		.4byte	.LASF25
 660 0125 02       		.uleb128 0x2
 661 0126 04       		.byte	0x4
 662 0127 07       		.byte	0x7
 663 0128 C0000000 		.4byte	.LASF26
 664 012c 07       		.uleb128 0x7
 665 012d 0A010000 		.4byte	.LASF69
 666 0131 01       		.byte	0x1
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 48


 667 0132 25000000 		.4byte	0x25
 668 0136 06       		.byte	0x6
 669 0137 17       		.byte	0x17
 670 0138 73010000 		.4byte	0x173
 671 013c 08       		.uleb128 0x8
 672 013d 2A040000 		.4byte	.LASF27
 673 0141 72       		.sleb128 -14
 674 0142 08       		.uleb128 0x8
 675 0143 EF000000 		.4byte	.LASF28
 676 0147 73       		.sleb128 -13
 677 0148 08       		.uleb128 0x8
 678 0149 EC030000 		.4byte	.LASF29
 679 014d 74       		.sleb128 -12
 680 014e 08       		.uleb128 0x8
 681 014f F6020000 		.4byte	.LASF30
 682 0153 75       		.sleb128 -11
 683 0154 08       		.uleb128 0x8
 684 0155 AD010000 		.4byte	.LASF31
 685 0159 76       		.sleb128 -10
 686 015a 08       		.uleb128 0x8
 687 015b BD010000 		.4byte	.LASF32
 688 015f 7B       		.sleb128 -5
 689 0160 08       		.uleb128 0x8
 690 0161 DA010000 		.4byte	.LASF33
 691 0165 7C       		.sleb128 -4
 692 0166 08       		.uleb128 0x8
 693 0167 45020000 		.4byte	.LASF34
 694 016b 7E       		.sleb128 -2
 695 016c 08       		.uleb128 0x8
 696 016d 5F000000 		.4byte	.LASF35
 697 0171 7F       		.sleb128 -1
 698 0172 00       		.byte	0
 699 0173 03       		.uleb128 0x3
 700 0174 98020000 		.4byte	.LASF36
 701 0178 06       		.byte	0x6
 702 0179 25       		.byte	0x25
 703 017a 2C010000 		.4byte	0x12c
 704 017e 09       		.uleb128 0x9
 705 017f 040E     		.2byte	0xe04
 706 0181 02       		.byte	0x2
 707 0182 5201     		.2byte	0x152
 708 0184 3A020000 		.4byte	0x23a
 709 0188 0A       		.uleb128 0xa
 710 0189 B5030000 		.4byte	.LASF37
 711 018d 02       		.byte	0x2
 712 018e 5401     		.2byte	0x154
 713 0190 4F020000 		.4byte	0x24f
 714 0194 00       		.byte	0
 715 0195 0A       		.uleb128 0xa
 716 0196 0F010000 		.4byte	.LASF38
 717 019a 02       		.byte	0x2
 718 019b 5501     		.2byte	0x155
 719 019d 54020000 		.4byte	0x254
 720 01a1 20       		.byte	0x20
 721 01a2 0A       		.uleb128 0xa
 722 01a3 AB030000 		.4byte	.LASF39
 723 01a7 02       		.byte	0x2
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 49


 724 01a8 5601     		.2byte	0x156
 725 01aa 64020000 		.4byte	0x264
 726 01ae 80       		.byte	0x80
 727 01af 0A       		.uleb128 0xa
 728 01b0 00020000 		.4byte	.LASF40
 729 01b4 02       		.byte	0x2
 730 01b5 5701     		.2byte	0x157
 731 01b7 54020000 		.4byte	0x254
 732 01bb A0       		.byte	0xa0
 733 01bc 0B       		.uleb128 0xb
 734 01bd 71030000 		.4byte	.LASF41
 735 01c1 02       		.byte	0x2
 736 01c2 5801     		.2byte	0x158
 737 01c4 69020000 		.4byte	0x269
 738 01c8 0001     		.2byte	0x100
 739 01ca 0B       		.uleb128 0xb
 740 01cb BA030000 		.4byte	.LASF42
 741 01cf 02       		.byte	0x2
 742 01d0 5901     		.2byte	0x159
 743 01d2 54020000 		.4byte	0x254
 744 01d6 2001     		.2byte	0x120
 745 01d8 0B       		.uleb128 0xb
 746 01d9 AC020000 		.4byte	.LASF43
 747 01dd 02       		.byte	0x2
 748 01de 5A01     		.2byte	0x15a
 749 01e0 6E020000 		.4byte	0x26e
 750 01e4 8001     		.2byte	0x180
 751 01e6 0B       		.uleb128 0xb
 752 01e7 68010000 		.4byte	.LASF44
 753 01eb 02       		.byte	0x2
 754 01ec 5B01     		.2byte	0x15b
 755 01ee 54020000 		.4byte	0x254
 756 01f2 A001     		.2byte	0x1a0
 757 01f4 0B       		.uleb128 0xb
 758 01f5 32010000 		.4byte	.LASF45
 759 01f9 02       		.byte	0x2
 760 01fa 5C01     		.2byte	0x15c
 761 01fc 73020000 		.4byte	0x273
 762 0200 0002     		.2byte	0x200
 763 0202 0B       		.uleb128 0xb
 764 0203 CB030000 		.4byte	.LASF46
 765 0207 02       		.byte	0x2
 766 0208 5D01     		.2byte	0x15d
 767 020a 78020000 		.4byte	0x278
 768 020e 2002     		.2byte	0x220
 769 0210 0C       		.uleb128 0xc
 770 0211 495000   		.ascii	"IP\000"
 771 0214 02       		.byte	0x2
 772 0215 5E01     		.2byte	0x15e
 773 0217 9D020000 		.4byte	0x29d
 774 021b 0003     		.2byte	0x300
 775 021d 0B       		.uleb128 0xb
 776 021e 7A010000 		.4byte	.LASF47
 777 0222 02       		.byte	0x2
 778 0223 5F01     		.2byte	0x15f
 779 0225 A2020000 		.4byte	0x2a2
 780 0229 F003     		.2byte	0x3f0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 50


 781 022b 0B       		.uleb128 0xb
 782 022c D5010000 		.4byte	.LASF48
 783 0230 02       		.byte	0x2
 784 0231 6001     		.2byte	0x160
 785 0233 4A020000 		.4byte	0x24a
 786 0237 000E     		.2byte	0xe00
 787 0239 00       		.byte	0
 788 023a 0D       		.uleb128 0xd
 789 023b 4A020000 		.4byte	0x24a
 790 023f 4A020000 		.4byte	0x24a
 791 0243 0E       		.uleb128 0xe
 792 0244 25010000 		.4byte	0x125
 793 0248 07       		.byte	0x7
 794 0249 00       		.byte	0
 795 024a 06       		.uleb128 0x6
 796 024b B8000000 		.4byte	0xb8
 797 024f 06       		.uleb128 0x6
 798 0250 3A020000 		.4byte	0x23a
 799 0254 0D       		.uleb128 0xd
 800 0255 B8000000 		.4byte	0xb8
 801 0259 64020000 		.4byte	0x264
 802 025d 0E       		.uleb128 0xe
 803 025e 25010000 		.4byte	0x125
 804 0262 17       		.byte	0x17
 805 0263 00       		.byte	0
 806 0264 06       		.uleb128 0x6
 807 0265 3A020000 		.4byte	0x23a
 808 0269 06       		.uleb128 0x6
 809 026a 3A020000 		.4byte	0x23a
 810 026e 06       		.uleb128 0x6
 811 026f 3A020000 		.4byte	0x23a
 812 0273 06       		.uleb128 0x6
 813 0274 3A020000 		.4byte	0x23a
 814 0278 0D       		.uleb128 0xd
 815 0279 B8000000 		.4byte	0xb8
 816 027d 88020000 		.4byte	0x288
 817 0281 0E       		.uleb128 0xe
 818 0282 25010000 		.4byte	0x125
 819 0286 37       		.byte	0x37
 820 0287 00       		.byte	0
 821 0288 0D       		.uleb128 0xd
 822 0289 98020000 		.4byte	0x298
 823 028d 98020000 		.4byte	0x298
 824 0291 0E       		.uleb128 0xe
 825 0292 25010000 		.4byte	0x125
 826 0296 EF       		.byte	0xef
 827 0297 00       		.byte	0
 828 0298 06       		.uleb128 0x6
 829 0299 97000000 		.4byte	0x97
 830 029d 06       		.uleb128 0x6
 831 029e 88020000 		.4byte	0x288
 832 02a2 0D       		.uleb128 0xd
 833 02a3 B8000000 		.4byte	0xb8
 834 02a7 B3020000 		.4byte	0x2b3
 835 02ab 0F       		.uleb128 0xf
 836 02ac 25010000 		.4byte	0x125
 837 02b0 8302     		.2byte	0x283
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 51


 838 02b2 00       		.byte	0
 839 02b3 05       		.uleb128 0x5
 840 02b4 A2020000 		.4byte	.LASF49
 841 02b8 02       		.byte	0x2
 842 02b9 6101     		.2byte	0x161
 843 02bb 7E010000 		.4byte	0x17e
 844 02bf 10       		.uleb128 0x10
 845 02c0 8C       		.byte	0x8c
 846 02c1 02       		.byte	0x2
 847 02c2 7401     		.2byte	0x174
 848 02c4 DA030000 		.4byte	0x3da
 849 02c8 0A       		.uleb128 0xa
 850 02c9 37010000 		.4byte	.LASF50
 851 02cd 02       		.byte	0x2
 852 02ce 7601     		.2byte	0x176
 853 02d0 DA030000 		.4byte	0x3da
 854 02d4 00       		.byte	0
 855 02d5 0A       		.uleb128 0xa
 856 02d6 FB010000 		.4byte	.LASF51
 857 02da 02       		.byte	0x2
 858 02db 7701     		.2byte	0x177
 859 02dd 4A020000 		.4byte	0x24a
 860 02e1 04       		.byte	0x4
 861 02e2 0A       		.uleb128 0xa
 862 02e3 3B020000 		.4byte	.LASF52
 863 02e7 02       		.byte	0x2
 864 02e8 7801     		.2byte	0x178
 865 02ea 4A020000 		.4byte	0x24a
 866 02ee 08       		.byte	0x8
 867 02ef 0A       		.uleb128 0xa
 868 02f0 89020000 		.4byte	.LASF53
 869 02f4 02       		.byte	0x2
 870 02f5 7901     		.2byte	0x179
 871 02f7 4A020000 		.4byte	0x24a
 872 02fb 0C       		.byte	0xc
 873 02fc 11       		.uleb128 0x11
 874 02fd 53435200 		.ascii	"SCR\000"
 875 0301 02       		.byte	0x2
 876 0302 7A01     		.2byte	0x17a
 877 0304 4A020000 		.4byte	0x24a
 878 0308 10       		.byte	0x10
 879 0309 11       		.uleb128 0x11
 880 030a 43435200 		.ascii	"CCR\000"
 881 030e 02       		.byte	0x2
 882 030f 7B01     		.2byte	0x17b
 883 0311 4A020000 		.4byte	0x24a
 884 0315 14       		.byte	0x14
 885 0316 11       		.uleb128 0x11
 886 0317 53485000 		.ascii	"SHP\000"
 887 031b 02       		.byte	0x2
 888 031c 7C01     		.2byte	0x17c
 889 031e EF030000 		.4byte	0x3ef
 890 0322 18       		.byte	0x18
 891 0323 0A       		.uleb128 0xa
 892 0324 F0020000 		.4byte	.LASF54
 893 0328 02       		.byte	0x2
 894 0329 7D01     		.2byte	0x17d
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 52


 895 032b 4A020000 		.4byte	0x24a
 896 032f 24       		.byte	0x24
 897 0330 0A       		.uleb128 0xa
 898 0331 64020000 		.4byte	.LASF55
 899 0335 02       		.byte	0x2
 900 0336 7E01     		.2byte	0x17e
 901 0338 4A020000 		.4byte	0x24a
 902 033c 28       		.byte	0x28
 903 033d 0A       		.uleb128 0xa
 904 033e A6030000 		.4byte	.LASF56
 905 0342 02       		.byte	0x2
 906 0343 7F01     		.2byte	0x17f
 907 0345 4A020000 		.4byte	0x24a
 908 0349 2C       		.byte	0x2c
 909 034a 0A       		.uleb128 0xa
 910 034b 89030000 		.4byte	.LASF57
 911 034f 02       		.byte	0x2
 912 0350 8001     		.2byte	0x180
 913 0352 4A020000 		.4byte	0x24a
 914 0356 30       		.byte	0x30
 915 0357 0A       		.uleb128 0xa
 916 0358 04030000 		.4byte	.LASF58
 917 035c 02       		.byte	0x2
 918 035d 8101     		.2byte	0x181
 919 035f 4A020000 		.4byte	0x24a
 920 0363 34       		.byte	0x34
 921 0364 0A       		.uleb128 0xa
 922 0365 40020000 		.4byte	.LASF59
 923 0369 02       		.byte	0x2
 924 036a 8201     		.2byte	0x182
 925 036c 4A020000 		.4byte	0x24a
 926 0370 38       		.byte	0x38
 927 0371 0A       		.uleb128 0xa
 928 0372 7B040000 		.4byte	.LASF60
 929 0376 02       		.byte	0x2
 930 0377 8301     		.2byte	0x183
 931 0379 4A020000 		.4byte	0x24a
 932 037d 3C       		.byte	0x3c
 933 037e 11       		.uleb128 0x11
 934 037f 50465200 		.ascii	"PFR\000"
 935 0383 02       		.byte	0x2
 936 0384 8401     		.2byte	0x184
 937 0386 09040000 		.4byte	0x409
 938 038a 40       		.byte	0x40
 939 038b 11       		.uleb128 0x11
 940 038c 44465200 		.ascii	"DFR\000"
 941 0390 02       		.byte	0x2
 942 0391 8501     		.2byte	0x185
 943 0393 DA030000 		.4byte	0x3da
 944 0397 48       		.byte	0x48
 945 0398 11       		.uleb128 0x11
 946 0399 41445200 		.ascii	"ADR\000"
 947 039d 02       		.byte	0x2
 948 039e 8601     		.2byte	0x186
 949 03a0 DA030000 		.4byte	0x3da
 950 03a4 4C       		.byte	0x4c
 951 03a5 0A       		.uleb128 0xa
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 53


 952 03a6 B0030000 		.4byte	.LASF61
 953 03aa 02       		.byte	0x2
 954 03ab 8701     		.2byte	0x187
 955 03ad 23040000 		.4byte	0x423
 956 03b1 50       		.byte	0x50
 957 03b2 0A       		.uleb128 0xa
 958 03b3 A8000000 		.4byte	.LASF62
 959 03b7 02       		.byte	0x2
 960 03b8 8801     		.2byte	0x188
 961 03ba 3D040000 		.4byte	0x43d
 962 03be 60       		.byte	0x60
 963 03bf 0A       		.uleb128 0xa
 964 03c0 0F010000 		.4byte	.LASF38
 965 03c4 02       		.byte	0x2
 966 03c5 8901     		.2byte	0x189
 967 03c7 42040000 		.4byte	0x442
 968 03cb 74       		.byte	0x74
 969 03cc 0A       		.uleb128 0xa
 970 03cd 3C050000 		.4byte	.LASF63
 971 03d1 02       		.byte	0x2
 972 03d2 8A01     		.2byte	0x18a
 973 03d4 4A020000 		.4byte	0x24a
 974 03d8 88       		.byte	0x88
 975 03d9 00       		.byte	0
 976 03da 12       		.uleb128 0x12
 977 03db 4A020000 		.4byte	0x24a
 978 03df 0D       		.uleb128 0xd
 979 03e0 98020000 		.4byte	0x298
 980 03e4 EF030000 		.4byte	0x3ef
 981 03e8 0E       		.uleb128 0xe
 982 03e9 25010000 		.4byte	0x125
 983 03ed 0B       		.byte	0xb
 984 03ee 00       		.byte	0
 985 03ef 06       		.uleb128 0x6
 986 03f0 DF030000 		.4byte	0x3df
 987 03f4 0D       		.uleb128 0xd
 988 03f5 DA030000 		.4byte	0x3da
 989 03f9 04040000 		.4byte	0x404
 990 03fd 0E       		.uleb128 0xe
 991 03fe 25010000 		.4byte	0x125
 992 0402 01       		.byte	0x1
 993 0403 00       		.byte	0
 994 0404 06       		.uleb128 0x6
 995 0405 F4030000 		.4byte	0x3f4
 996 0409 12       		.uleb128 0x12
 997 040a 04040000 		.4byte	0x404
 998 040e 0D       		.uleb128 0xd
 999 040f DA030000 		.4byte	0x3da
 1000 0413 1E040000 		.4byte	0x41e
 1001 0417 0E       		.uleb128 0xe
 1002 0418 25010000 		.4byte	0x125
 1003 041c 03       		.byte	0x3
 1004 041d 00       		.byte	0
 1005 041e 06       		.uleb128 0x6
 1006 041f 0E040000 		.4byte	0x40e
 1007 0423 12       		.uleb128 0x12
 1008 0424 1E040000 		.4byte	0x41e
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 54


 1009 0428 0D       		.uleb128 0xd
 1010 0429 DA030000 		.4byte	0x3da
 1011 042d 38040000 		.4byte	0x438
 1012 0431 0E       		.uleb128 0xe
 1013 0432 25010000 		.4byte	0x125
 1014 0436 04       		.byte	0x4
 1015 0437 00       		.byte	0
 1016 0438 06       		.uleb128 0x6
 1017 0439 28040000 		.4byte	0x428
 1018 043d 12       		.uleb128 0x12
 1019 043e 38040000 		.4byte	0x438
 1020 0442 0D       		.uleb128 0xd
 1021 0443 B8000000 		.4byte	0xb8
 1022 0447 52040000 		.4byte	0x452
 1023 044b 0E       		.uleb128 0xe
 1024 044c 25010000 		.4byte	0x125
 1025 0450 04       		.byte	0x4
 1026 0451 00       		.byte	0
 1027 0452 05       		.uleb128 0x5
 1028 0453 8F020000 		.4byte	.LASF64
 1029 0457 02       		.byte	0x2
 1030 0458 8B01     		.2byte	0x18b
 1031 045a BF020000 		.4byte	0x2bf
 1032 045e 10       		.uleb128 0x10
 1033 045f 10       		.byte	0x10
 1034 0460 02       		.byte	0x2
 1035 0461 B402     		.2byte	0x2b4
 1036 0463 9C040000 		.4byte	0x49c
 1037 0467 0A       		.uleb128 0xa
 1038 0468 76040000 		.4byte	.LASF65
 1039 046c 02       		.byte	0x2
 1040 046d B602     		.2byte	0x2b6
 1041 046f 4A020000 		.4byte	0x24a
 1042 0473 00       		.byte	0
 1043 0474 0A       		.uleb128 0xa
 1044 0475 5E040000 		.4byte	.LASF66
 1045 0479 02       		.byte	0x2
 1046 047a B702     		.2byte	0x2b7
 1047 047c 4A020000 		.4byte	0x24a
 1048 0480 04       		.byte	0x4
 1049 0481 11       		.uleb128 0x11
 1050 0482 56414C00 		.ascii	"VAL\000"
 1051 0486 02       		.byte	0x2
 1052 0487 B802     		.2byte	0x2b8
 1053 0489 4A020000 		.4byte	0x24a
 1054 048d 08       		.byte	0x8
 1055 048e 0A       		.uleb128 0xa
 1056 048f 35020000 		.4byte	.LASF67
 1057 0493 02       		.byte	0x2
 1058 0494 B902     		.2byte	0x2b9
 1059 0496 DA030000 		.4byte	0x3da
 1060 049a 0C       		.byte	0xc
 1061 049b 00       		.byte	0
 1062 049c 05       		.uleb128 0x5
 1063 049d 23030000 		.4byte	.LASF68
 1064 04a1 02       		.byte	0x2
 1065 04a2 BA02     		.2byte	0x2ba
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 55


 1066 04a4 5E040000 		.4byte	0x45e
 1067 04a8 13       		.uleb128 0x13
 1068 04a9 45030000 		.4byte	.LASF104
 1069 04ad 02       		.byte	0x2
 1070 04ae 3806     		.2byte	0x638
 1071 04b0 03       		.byte	0x3
 1072 04b1 CE040000 		.4byte	0x4ce
 1073 04b5 14       		.uleb128 0x14
 1074 04b6 0A010000 		.4byte	.LASF69
 1075 04ba 02       		.byte	0x2
 1076 04bb 3806     		.2byte	0x638
 1077 04bd 73010000 		.4byte	0x173
 1078 04c1 14       		.uleb128 0x14
 1079 04c2 9F000000 		.4byte	.LASF70
 1080 04c6 02       		.byte	0x2
 1081 04c7 3806     		.2byte	0x638
 1082 04c9 B8000000 		.4byte	0xb8
 1083 04cd 00       		.byte	0
 1084 04ce 15       		.uleb128 0x15
 1085 04cf EC010000 		.4byte	.LASF105
 1086 04d3 02       		.byte	0x2
 1087 04d4 F406     		.2byte	0x6f4
 1088 04d6 B8000000 		.4byte	0xb8
 1089 04da 03       		.byte	0x3
 1090 04db EC040000 		.4byte	0x4ec
 1091 04df 14       		.uleb128 0x14
 1092 04e0 40000000 		.4byte	.LASF71
 1093 04e4 02       		.byte	0x2
 1094 04e5 F406     		.2byte	0x6f4
 1095 04e7 B8000000 		.4byte	0xb8
 1096 04eb 00       		.byte	0
 1097 04ec 16       		.uleb128 0x16
 1098 04ed 26010000 		.4byte	.LASF106
 1099 04f1 01       		.byte	0x1
 1100 04f2 1F       		.byte	0x1f
 1101 04f3 00000000 		.4byte	.LFB64
 1102 04f7 18000000 		.4byte	.LFE64-.LFB64
 1103 04fb 01       		.uleb128 0x1
 1104 04fc 9C       		.byte	0x9c
 1105 04fd 17       		.uleb128 0x17
 1106 04fe B7000000 		.4byte	.LASF74
 1107 0502 01       		.byte	0x1
 1108 0503 31       		.byte	0x31
 1109 0504 00000000 		.4byte	.LFB65
 1110 0508 18000000 		.4byte	.LFE65-.LFB65
 1111 050c 01       		.uleb128 0x1
 1112 050d 9C       		.byte	0x9c
 1113 050e 27050000 		.4byte	0x527
 1114 0512 18       		.uleb128 0x18
 1115 0513 0A000000 		.4byte	.LVL0
 1116 0517 E2070000 		.4byte	0x7e2
 1117 051b 19       		.uleb128 0x19
 1118 051c 01       		.uleb128 0x1
 1119 051d 50       		.byte	0x50
 1120 051e 01       		.uleb128 0x1
 1121 051f 30       		.byte	0x30
 1122 0520 19       		.uleb128 0x19
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 56


 1123 0521 01       		.uleb128 0x1
 1124 0522 51       		.byte	0x51
 1125 0523 01       		.uleb128 0x1
 1126 0524 31       		.byte	0x31
 1127 0525 00       		.byte	0
 1128 0526 00       		.byte	0
 1129 0527 1A       		.uleb128 0x1a
 1130 0528 30030000 		.4byte	.LASF107
 1131 052c 01       		.byte	0x1
 1132 052d 3D       		.byte	0x3d
 1133 052e A1050000 		.4byte	0x5a1
 1134 0532 00000000 		.4byte	.LFB66
 1135 0536 94000000 		.4byte	.LFE66-.LFB66
 1136 053a 01       		.uleb128 0x1
 1137 053b 9C       		.byte	0x9c
 1138 053c A1050000 		.4byte	0x5a1
 1139 0540 1B       		.uleb128 0x1b
 1140 0541 4A000000 		.4byte	.LBB8
 1141 0545 26000000 		.4byte	.LBE8-.LBB8
 1142 0549 7B050000 		.4byte	0x57b
 1143 054d 1C       		.uleb128 0x1c
 1144 054e 66776400 		.ascii	"fwd\000"
 1145 0552 01       		.byte	0x1
 1146 0553 61       		.byte	0x61
 1147 0554 DB000000 		.4byte	0xdb
 1148 0558 00000000 		.4byte	.LLST0
 1149 055c 1C       		.uleb128 0x1c
 1150 055d 72657600 		.ascii	"rev\000"
 1151 0561 01       		.byte	0x1
 1152 0562 62       		.byte	0x62
 1153 0563 DB000000 		.4byte	0xdb
 1154 0567 2A000000 		.4byte	.LLST1
 1155 056b 1D       		.uleb128 0x1d
 1156 056c 0A030000 		.4byte	.LASF72
 1157 0570 01       		.byte	0x1
 1158 0571 63       		.byte	0x63
 1159 0572 97000000 		.4byte	0x97
 1160 0576 48000000 		.4byte	.LLST2
 1161 057a 00       		.byte	0
 1162 057b 1E       		.uleb128 0x1e
 1163 057c 20000000 		.4byte	.LVL1
 1164 0580 EE070000 		.4byte	0x7ee
 1165 0584 1E       		.uleb128 0x1e
 1166 0585 36000000 		.4byte	.LVL2
 1167 0589 F9070000 		.4byte	0x7f9
 1168 058d 18       		.uleb128 0x18
 1169 058e 3E000000 		.4byte	.LVL3
 1170 0592 04080000 		.4byte	0x804
 1171 0596 19       		.uleb128 0x19
 1172 0597 01       		.uleb128 0x1
 1173 0598 50       		.byte	0x50
 1174 0599 05       		.uleb128 0x5
 1175 059a 03       		.byte	0x3
 1176 059b 00000000 		.4byte	usb_buff
 1177 059f 00       		.byte	0
 1178 05a0 00       		.byte	0
 1179 05a1 02       		.uleb128 0x2
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 57


 1180 05a2 01       		.byte	0x1
 1181 05a3 02       		.byte	0x2
 1182 05a4 3F030000 		.4byte	.LASF73
 1183 05a8 1F       		.uleb128 0x1f
 1184 05a9 12030000 		.4byte	.LASF108
 1185 05ad 01       		.byte	0x1
 1186 05ae 71       		.byte	0x71
 1187 05af 97000000 		.4byte	0x97
 1188 05b3 00000000 		.4byte	.LFB67
 1189 05b7 18000000 		.4byte	.LFE67-.LFB67
 1190 05bb 01       		.uleb128 0x1
 1191 05bc 9C       		.byte	0x9c
 1192 05bd 17       		.uleb128 0x17
 1193 05be C9010000 		.4byte	.LASF75
 1194 05c2 01       		.byte	0x1
 1195 05c3 77       		.byte	0x77
 1196 05c4 00000000 		.4byte	.LFB68
 1197 05c8 24000000 		.4byte	.LFE68-.LFB68
 1198 05cc 01       		.uleb128 0x1
 1199 05cd 9C       		.byte	0x9c
 1200 05ce F9050000 		.4byte	0x5f9
 1201 05d2 20       		.uleb128 0x20
 1202 05d3 7800     		.ascii	"x\000"
 1203 05d5 01       		.byte	0x1
 1204 05d6 77       		.byte	0x77
 1205 05d7 F5000000 		.4byte	0xf5
 1206 05db 5B000000 		.4byte	.LLST3
 1207 05df 1E       		.uleb128 0x1e
 1208 05e0 12000000 		.4byte	.LVL16
 1209 05e4 0F080000 		.4byte	0x80f
 1210 05e8 18       		.uleb128 0x18
 1211 05e9 1C000000 		.4byte	.LVL17
 1212 05ed 1A080000 		.4byte	0x81a
 1213 05f1 19       		.uleb128 0x19
 1214 05f2 01       		.uleb128 0x1
 1215 05f3 50       		.byte	0x50
 1216 05f4 02       		.uleb128 0x2
 1217 05f5 74       		.byte	0x74
 1218 05f6 00       		.sleb128 0
 1219 05f7 00       		.byte	0
 1220 05f8 00       		.byte	0
 1221 05f9 17       		.uleb128 0x17
 1222 05fa 8A010000 		.4byte	.LASF76
 1223 05fe 01       		.byte	0x1
 1224 05ff 82       		.byte	0x82
 1225 0600 00000000 		.4byte	.LFB69
 1226 0604 24000000 		.4byte	.LFE69-.LFB69
 1227 0608 01       		.uleb128 0x1
 1228 0609 9C       		.byte	0x9c
 1229 060a 37060000 		.4byte	0x637
 1230 060e 20       		.uleb128 0x20
 1231 060f 73747200 		.ascii	"str\000"
 1232 0613 01       		.byte	0x1
 1233 0614 82       		.byte	0x82
 1234 0615 37060000 		.4byte	0x637
 1235 0619 7C000000 		.4byte	.LLST4
 1236 061d 1E       		.uleb128 0x1e
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 58


 1237 061e 12000000 		.4byte	.LVL20
 1238 0622 0F080000 		.4byte	0x80f
 1239 0626 18       		.uleb128 0x18
 1240 0627 1C000000 		.4byte	.LVL21
 1241 062b 25080000 		.4byte	0x825
 1242 062f 19       		.uleb128 0x19
 1243 0630 01       		.uleb128 0x1
 1244 0631 50       		.byte	0x50
 1245 0632 02       		.uleb128 0x2
 1246 0633 74       		.byte	0x74
 1247 0634 00       		.sleb128 0
 1248 0635 00       		.byte	0
 1249 0636 00       		.byte	0
 1250 0637 21       		.uleb128 0x21
 1251 0638 04       		.byte	0x4
 1252 0639 3D060000 		.4byte	0x63d
 1253 063d 12       		.uleb128 0x12
 1254 063e F5000000 		.4byte	0xf5
 1255 0642 17       		.uleb128 0x17
 1256 0643 4C040000 		.4byte	.LASF77
 1257 0647 01       		.byte	0x1
 1258 0648 97       		.byte	0x97
 1259 0649 00000000 		.4byte	.LFB70
 1260 064d 54000000 		.4byte	.LFE70-.LFB70
 1261 0651 01       		.uleb128 0x1
 1262 0652 9C       		.byte	0x9c
 1263 0653 D8060000 		.4byte	0x6d8
 1264 0657 22       		.uleb128 0x22
 1265 0658 CE040000 		.4byte	0x4ce
 1266 065c 0E000000 		.4byte	.LBB9
 1267 0660 18000000 		.4byte	.LBE9-.LBB9
 1268 0664 01       		.byte	0x1
 1269 0665 9C       		.byte	0x9c
 1270 0666 97060000 		.4byte	0x697
 1271 066a 23       		.uleb128 0x23
 1272 066b DF040000 		.4byte	0x4df
 1273 066f A8000000 		.4byte	.LLST5
 1274 0673 24       		.uleb128 0x24
 1275 0674 A8040000 		.4byte	0x4a8
 1276 0678 16000000 		.4byte	.LBB11
 1277 067c 08000000 		.4byte	.LBE11-.LBB11
 1278 0680 02       		.byte	0x2
 1279 0681 FC06     		.2byte	0x6fc
 1280 0683 23       		.uleb128 0x23
 1281 0684 C1040000 		.4byte	0x4c1
 1282 0688 BE000000 		.4byte	.LLST6
 1283 068c 23       		.uleb128 0x23
 1284 068d B5040000 		.4byte	0x4b5
 1285 0691 D2000000 		.4byte	.LLST7
 1286 0695 00       		.byte	0
 1287 0696 00       		.byte	0
 1288 0697 1E       		.uleb128 0x1e
 1289 0698 06000000 		.4byte	.LVL23
 1290 069c FD040000 		.4byte	0x4fd
 1291 06a0 25       		.uleb128 0x25
 1292 06a1 0E000000 		.4byte	.LVL24
 1293 06a5 30080000 		.4byte	0x830
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 59


 1294 06a9 BC060000 		.4byte	0x6bc
 1295 06ad 19       		.uleb128 0x19
 1296 06ae 01       		.uleb128 0x1
 1297 06af 50       		.byte	0x50
 1298 06b0 01       		.uleb128 0x1
 1299 06b1 3F       		.byte	0x3f
 1300 06b2 19       		.uleb128 0x19
 1301 06b3 01       		.uleb128 0x1
 1302 06b4 51       		.byte	0x51
 1303 06b5 05       		.uleb128 0x5
 1304 06b6 03       		.byte	0x3
 1305 06b7 00000000 		.4byte	SysTick_ISR
 1306 06bb 00       		.byte	0
 1307 06bc 1E       		.uleb128 0x1e
 1308 06bd 34000000 		.4byte	.LVL28
 1309 06c1 3B080000 		.4byte	0x83b
 1310 06c5 1E       		.uleb128 0x1e
 1311 06c6 38000000 		.4byte	.LVL29
 1312 06ca 46080000 		.4byte	0x846
 1313 06ce 1E       		.uleb128 0x1e
 1314 06cf 3C000000 		.4byte	.LVL30
 1315 06d3 51080000 		.4byte	0x851
 1316 06d7 00       		.byte	0
 1317 06d8 17       		.uleb128 0x17
 1318 06d9 6A040000 		.4byte	.LASF78
 1319 06dd 01       		.byte	0x1
 1320 06de C5       		.byte	0xc5
 1321 06df 00000000 		.4byte	.LFB71
 1322 06e3 14000000 		.4byte	.LFE71-.LFB71
 1323 06e7 01       		.uleb128 0x1
 1324 06e8 9C       		.byte	0x9c
 1325 06e9 06070000 		.4byte	0x706
 1326 06ed 20       		.uleb128 0x20
 1327 06ee 6D736700 		.ascii	"msg\000"
 1328 06f2 01       		.byte	0x1
 1329 06f3 C5       		.byte	0xc5
 1330 06f4 06070000 		.4byte	0x706
 1331 06f8 E7000000 		.4byte	.LLST8
 1332 06fc 1E       		.uleb128 0x1e
 1333 06fd 0C000000 		.4byte	.LVL34
 1334 0701 5C080000 		.4byte	0x85c
 1335 0705 00       		.byte	0
 1336 0706 21       		.uleb128 0x21
 1337 0707 04       		.byte	0x4
 1338 0708 C3000000 		.4byte	0xc3
 1339 070c 17       		.uleb128 0x17
 1340 070d 09020000 		.4byte	.LASF79
 1341 0711 01       		.byte	0x1
 1342 0712 CE       		.byte	0xce
 1343 0713 00000000 		.4byte	.LFB72
 1344 0717 14000000 		.4byte	.LFE72-.LFB72
 1345 071b 01       		.uleb128 0x1
 1346 071c 9C       		.byte	0x9c
 1347 071d 2B070000 		.4byte	0x72b
 1348 0721 1E       		.uleb128 0x1e
 1349 0722 06000000 		.4byte	.LVL35
 1350 0726 67080000 		.4byte	0x867
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 60


 1351 072a 00       		.byte	0
 1352 072b 17       		.uleb128 0x17
 1353 072c 3E040000 		.4byte	.LASF80
 1354 0730 01       		.byte	0x1
 1355 0731 D6       		.byte	0xd6
 1356 0732 00000000 		.4byte	.LFB73
 1357 0736 0C000000 		.4byte	.LFE73-.LFB73
 1358 073a 01       		.uleb128 0x1
 1359 073b 9C       		.byte	0x9c
 1360 073c 55070000 		.4byte	0x755
 1361 0740 18       		.uleb128 0x18
 1362 0741 0A000000 		.4byte	.LVL36
 1363 0745 72080000 		.4byte	0x872
 1364 0749 19       		.uleb128 0x19
 1365 074a 01       		.uleb128 0x1
 1366 074b 50       		.byte	0x50
 1367 074c 01       		.uleb128 0x1
 1368 074d 31       		.byte	0x31
 1369 074e 19       		.uleb128 0x19
 1370 074f 01       		.uleb128 0x1
 1371 0750 51       		.byte	0x51
 1372 0751 01       		.uleb128 0x1
 1373 0752 30       		.byte	0x30
 1374 0753 00       		.byte	0
 1375 0754 00       		.byte	0
 1376 0755 26       		.uleb128 0x26
 1377 0756 76000000 		.4byte	.LASF81
 1378 075a 07       		.byte	0x7
 1379 075b D402     		.2byte	0x2d4
 1380 075d 14010000 		.4byte	0x114
 1381 0761 26       		.uleb128 0x26
 1382 0762 02040000 		.4byte	.LASF82
 1383 0766 07       		.byte	0x7
 1384 0767 D502     		.2byte	0x2d5
 1385 0769 14010000 		.4byte	0x114
 1386 076d 26       		.uleb128 0x26
 1387 076e A1040000 		.4byte	.LASF83
 1388 0772 02       		.byte	0x2
 1389 0773 1207     		.2byte	0x712
 1390 0775 79070000 		.4byte	0x779
 1391 0779 06       		.uleb128 0x6
 1392 077a AD000000 		.4byte	0xad
 1393 077e 27       		.uleb128 0x27
 1394 077f 69030000 		.4byte	.LASF84
 1395 0783 01       		.byte	0x1
 1396 0784 1C       		.byte	0x1c
 1397 0785 19010000 		.4byte	0x119
 1398 0789 05       		.uleb128 0x5
 1399 078a 03       		.byte	0x3
 1400 078b 00000000 		.4byte	MS_Time
 1401 078f 0D       		.uleb128 0xd
 1402 0790 97000000 		.4byte	0x97
 1403 0794 9F070000 		.4byte	0x79f
 1404 0798 0E       		.uleb128 0xe
 1405 0799 25010000 		.4byte	0x125
 1406 079d 3F       		.byte	0x3f
 1407 079e 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 61


 1408 079f 27       		.uleb128 0x27
 1409 07a0 98040000 		.4byte	.LASF85
 1410 07a4 01       		.byte	0x1
 1411 07a5 2C       		.byte	0x2c
 1412 07a6 8F070000 		.4byte	0x78f
 1413 07aa 05       		.uleb128 0x5
 1414 07ab 03       		.byte	0x3
 1415 07ac 00000000 		.4byte	usb_buff
 1416 07b0 27       		.uleb128 0x27
 1417 07b1 19010000 		.4byte	.LASF86
 1418 07b5 01       		.byte	0x1
 1419 07b6 2D       		.byte	0x2d
 1420 07b7 A2000000 		.4byte	0xa2
 1421 07bb 05       		.uleb128 0x5
 1422 07bc 03       		.byte	0x3
 1423 07bd 00000000 		.4byte	usb_buff_cnt
 1424 07c1 0D       		.uleb128 0xd
 1425 07c2 01010000 		.4byte	0x101
 1426 07c6 D1070000 		.4byte	0x7d1
 1427 07ca 0E       		.uleb128 0xe
 1428 07cb 25010000 		.4byte	0x125
 1429 07cf 3F       		.byte	0x3f
 1430 07d0 00       		.byte	0
 1431 07d1 28       		.uleb128 0x28
 1432 07d2 6D736700 		.ascii	"msg\000"
 1433 07d6 01       		.byte	0x1
 1434 07d7 2F       		.byte	0x2f
 1435 07d8 C1070000 		.4byte	0x7c1
 1436 07dc 05       		.uleb128 0x5
 1437 07dd 03       		.byte	0x3
 1438 07de 00000000 		.4byte	msg
 1439 07e2 29       		.uleb128 0x29
 1440 07e3 48010000 		.4byte	.LASF87
 1441 07e7 48010000 		.4byte	.LASF87
 1442 07eb 07       		.byte	0x7
 1443 07ec 2A01     		.2byte	0x12a
 1444 07ee 2A       		.uleb128 0x2a
 1445 07ef 87040000 		.4byte	.LASF88
 1446 07f3 87040000 		.4byte	.LASF88
 1447 07f7 08       		.byte	0x8
 1448 07f8 22       		.byte	0x22
 1449 07f9 2A       		.uleb128 0x2a
 1450 07fa 42050000 		.4byte	.LASF89
 1451 07fe 42050000 		.4byte	.LASF89
 1452 0802 08       		.byte	0x8
 1453 0803 29       		.byte	0x29
 1454 0804 2A       		.uleb128 0x2a
 1455 0805 C9000000 		.4byte	.LASF90
 1456 0809 C9000000 		.4byte	.LASF90
 1457 080d 08       		.byte	0x8
 1458 080e 2B       		.byte	0x2b
 1459 080f 2A       		.uleb128 0x2a
 1460 0810 46000000 		.4byte	.LASF91
 1461 0814 46000000 		.4byte	.LASF91
 1462 0818 08       		.byte	0x8
 1463 0819 28       		.byte	0x28
 1464 081a 2A       		.uleb128 0x2a
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 62


 1465 081b 96030000 		.4byte	.LASF92
 1466 081f 96030000 		.4byte	.LASF92
 1467 0823 08       		.byte	0x8
 1468 0824 25       		.byte	0x25
 1469 0825 2A       		.uleb128 0x2a
 1470 0826 56010000 		.4byte	.LASF93
 1471 082a 56010000 		.4byte	.LASF93
 1472 082e 08       		.byte	0x8
 1473 082f 24       		.byte	0x24
 1474 0830 2A       		.uleb128 0x2a
 1475 0831 69020000 		.4byte	.LASF94
 1476 0835 69020000 		.4byte	.LASF94
 1477 0839 09       		.byte	0x9
 1478 083a 84       		.byte	0x84
 1479 083b 2A       		.uleb128 0x2a
 1480 083c 56030000 		.4byte	.LASF95
 1481 0840 56030000 		.4byte	.LASF95
 1482 0844 0A       		.byte	0xa
 1483 0845 54       		.byte	0x54
 1484 0846 2A       		.uleb128 0x2a
 1485 0847 8C000000 		.4byte	.LASF96
 1486 084b 8C000000 		.4byte	.LASF96
 1487 084f 0A       		.byte	0xa
 1488 0850 75       		.byte	0x75
 1489 0851 2A       		.uleb128 0x2a
 1490 0852 22020000 		.4byte	.LASF97
 1491 0856 22020000 		.4byte	.LASF97
 1492 085a 0A       		.byte	0xa
 1493 085b 8F       		.byte	0x8f
 1494 085c 2A       		.uleb128 0x2a
 1495 085d D8000000 		.4byte	.LASF98
 1496 0861 D8000000 		.4byte	.LASF98
 1497 0865 0A       		.byte	0xa
 1498 0866 88       		.byte	0x88
 1499 0867 2A       		.uleb128 0x2a
 1500 0868 98010000 		.4byte	.LASF99
 1501 086c 98010000 		.4byte	.LASF99
 1502 0870 0B       		.byte	0xb
 1503 0871 2B       		.byte	0x2b
 1504 0872 2A       		.uleb128 0x2a
 1505 0873 3D010000 		.4byte	.LASF100
 1506 0877 3D010000 		.4byte	.LASF100
 1507 087b 09       		.byte	0x9
 1508 087c 72       		.byte	0x72
 1509 087d 00       		.byte	0
 1510              		.section	.debug_abbrev,"",%progbits
 1511              	.Ldebug_abbrev0:
 1512 0000 01       		.uleb128 0x1
 1513 0001 11       		.uleb128 0x11
 1514 0002 01       		.byte	0x1
 1515 0003 25       		.uleb128 0x25
 1516 0004 0E       		.uleb128 0xe
 1517 0005 13       		.uleb128 0x13
 1518 0006 0B       		.uleb128 0xb
 1519 0007 03       		.uleb128 0x3
 1520 0008 0E       		.uleb128 0xe
 1521 0009 1B       		.uleb128 0x1b
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 63


 1522 000a 0E       		.uleb128 0xe
 1523 000b 55       		.uleb128 0x55
 1524 000c 17       		.uleb128 0x17
 1525 000d 11       		.uleb128 0x11
 1526 000e 01       		.uleb128 0x1
 1527 000f 10       		.uleb128 0x10
 1528 0010 17       		.uleb128 0x17
 1529 0011 00       		.byte	0
 1530 0012 00       		.byte	0
 1531 0013 02       		.uleb128 0x2
 1532 0014 24       		.uleb128 0x24
 1533 0015 00       		.byte	0
 1534 0016 0B       		.uleb128 0xb
 1535 0017 0B       		.uleb128 0xb
 1536 0018 3E       		.uleb128 0x3e
 1537 0019 0B       		.uleb128 0xb
 1538 001a 03       		.uleb128 0x3
 1539 001b 0E       		.uleb128 0xe
 1540 001c 00       		.byte	0
 1541 001d 00       		.byte	0
 1542 001e 03       		.uleb128 0x3
 1543 001f 16       		.uleb128 0x16
 1544 0020 00       		.byte	0
 1545 0021 03       		.uleb128 0x3
 1546 0022 0E       		.uleb128 0xe
 1547 0023 3A       		.uleb128 0x3a
 1548 0024 0B       		.uleb128 0xb
 1549 0025 3B       		.uleb128 0x3b
 1550 0026 0B       		.uleb128 0xb
 1551 0027 49       		.uleb128 0x49
 1552 0028 13       		.uleb128 0x13
 1553 0029 00       		.byte	0
 1554 002a 00       		.byte	0
 1555 002b 04       		.uleb128 0x4
 1556 002c 24       		.uleb128 0x24
 1557 002d 00       		.byte	0
 1558 002e 0B       		.uleb128 0xb
 1559 002f 0B       		.uleb128 0xb
 1560 0030 3E       		.uleb128 0x3e
 1561 0031 0B       		.uleb128 0xb
 1562 0032 03       		.uleb128 0x3
 1563 0033 08       		.uleb128 0x8
 1564 0034 00       		.byte	0
 1565 0035 00       		.byte	0
 1566 0036 05       		.uleb128 0x5
 1567 0037 16       		.uleb128 0x16
 1568 0038 00       		.byte	0
 1569 0039 03       		.uleb128 0x3
 1570 003a 0E       		.uleb128 0xe
 1571 003b 3A       		.uleb128 0x3a
 1572 003c 0B       		.uleb128 0xb
 1573 003d 3B       		.uleb128 0x3b
 1574 003e 05       		.uleb128 0x5
 1575 003f 49       		.uleb128 0x49
 1576 0040 13       		.uleb128 0x13
 1577 0041 00       		.byte	0
 1578 0042 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 64


 1579 0043 06       		.uleb128 0x6
 1580 0044 35       		.uleb128 0x35
 1581 0045 00       		.byte	0
 1582 0046 49       		.uleb128 0x49
 1583 0047 13       		.uleb128 0x13
 1584 0048 00       		.byte	0
 1585 0049 00       		.byte	0
 1586 004a 07       		.uleb128 0x7
 1587 004b 04       		.uleb128 0x4
 1588 004c 01       		.byte	0x1
 1589 004d 03       		.uleb128 0x3
 1590 004e 0E       		.uleb128 0xe
 1591 004f 0B       		.uleb128 0xb
 1592 0050 0B       		.uleb128 0xb
 1593 0051 49       		.uleb128 0x49
 1594 0052 13       		.uleb128 0x13
 1595 0053 3A       		.uleb128 0x3a
 1596 0054 0B       		.uleb128 0xb
 1597 0055 3B       		.uleb128 0x3b
 1598 0056 0B       		.uleb128 0xb
 1599 0057 01       		.uleb128 0x1
 1600 0058 13       		.uleb128 0x13
 1601 0059 00       		.byte	0
 1602 005a 00       		.byte	0
 1603 005b 08       		.uleb128 0x8
 1604 005c 28       		.uleb128 0x28
 1605 005d 00       		.byte	0
 1606 005e 03       		.uleb128 0x3
 1607 005f 0E       		.uleb128 0xe
 1608 0060 1C       		.uleb128 0x1c
 1609 0061 0D       		.uleb128 0xd
 1610 0062 00       		.byte	0
 1611 0063 00       		.byte	0
 1612 0064 09       		.uleb128 0x9
 1613 0065 13       		.uleb128 0x13
 1614 0066 01       		.byte	0x1
 1615 0067 0B       		.uleb128 0xb
 1616 0068 05       		.uleb128 0x5
 1617 0069 3A       		.uleb128 0x3a
 1618 006a 0B       		.uleb128 0xb
 1619 006b 3B       		.uleb128 0x3b
 1620 006c 05       		.uleb128 0x5
 1621 006d 01       		.uleb128 0x1
 1622 006e 13       		.uleb128 0x13
 1623 006f 00       		.byte	0
 1624 0070 00       		.byte	0
 1625 0071 0A       		.uleb128 0xa
 1626 0072 0D       		.uleb128 0xd
 1627 0073 00       		.byte	0
 1628 0074 03       		.uleb128 0x3
 1629 0075 0E       		.uleb128 0xe
 1630 0076 3A       		.uleb128 0x3a
 1631 0077 0B       		.uleb128 0xb
 1632 0078 3B       		.uleb128 0x3b
 1633 0079 05       		.uleb128 0x5
 1634 007a 49       		.uleb128 0x49
 1635 007b 13       		.uleb128 0x13
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 65


 1636 007c 38       		.uleb128 0x38
 1637 007d 0B       		.uleb128 0xb
 1638 007e 00       		.byte	0
 1639 007f 00       		.byte	0
 1640 0080 0B       		.uleb128 0xb
 1641 0081 0D       		.uleb128 0xd
 1642 0082 00       		.byte	0
 1643 0083 03       		.uleb128 0x3
 1644 0084 0E       		.uleb128 0xe
 1645 0085 3A       		.uleb128 0x3a
 1646 0086 0B       		.uleb128 0xb
 1647 0087 3B       		.uleb128 0x3b
 1648 0088 05       		.uleb128 0x5
 1649 0089 49       		.uleb128 0x49
 1650 008a 13       		.uleb128 0x13
 1651 008b 38       		.uleb128 0x38
 1652 008c 05       		.uleb128 0x5
 1653 008d 00       		.byte	0
 1654 008e 00       		.byte	0
 1655 008f 0C       		.uleb128 0xc
 1656 0090 0D       		.uleb128 0xd
 1657 0091 00       		.byte	0
 1658 0092 03       		.uleb128 0x3
 1659 0093 08       		.uleb128 0x8
 1660 0094 3A       		.uleb128 0x3a
 1661 0095 0B       		.uleb128 0xb
 1662 0096 3B       		.uleb128 0x3b
 1663 0097 05       		.uleb128 0x5
 1664 0098 49       		.uleb128 0x49
 1665 0099 13       		.uleb128 0x13
 1666 009a 38       		.uleb128 0x38
 1667 009b 05       		.uleb128 0x5
 1668 009c 00       		.byte	0
 1669 009d 00       		.byte	0
 1670 009e 0D       		.uleb128 0xd
 1671 009f 01       		.uleb128 0x1
 1672 00a0 01       		.byte	0x1
 1673 00a1 49       		.uleb128 0x49
 1674 00a2 13       		.uleb128 0x13
 1675 00a3 01       		.uleb128 0x1
 1676 00a4 13       		.uleb128 0x13
 1677 00a5 00       		.byte	0
 1678 00a6 00       		.byte	0
 1679 00a7 0E       		.uleb128 0xe
 1680 00a8 21       		.uleb128 0x21
 1681 00a9 00       		.byte	0
 1682 00aa 49       		.uleb128 0x49
 1683 00ab 13       		.uleb128 0x13
 1684 00ac 2F       		.uleb128 0x2f
 1685 00ad 0B       		.uleb128 0xb
 1686 00ae 00       		.byte	0
 1687 00af 00       		.byte	0
 1688 00b0 0F       		.uleb128 0xf
 1689 00b1 21       		.uleb128 0x21
 1690 00b2 00       		.byte	0
 1691 00b3 49       		.uleb128 0x49
 1692 00b4 13       		.uleb128 0x13
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 66


 1693 00b5 2F       		.uleb128 0x2f
 1694 00b6 05       		.uleb128 0x5
 1695 00b7 00       		.byte	0
 1696 00b8 00       		.byte	0
 1697 00b9 10       		.uleb128 0x10
 1698 00ba 13       		.uleb128 0x13
 1699 00bb 01       		.byte	0x1
 1700 00bc 0B       		.uleb128 0xb
 1701 00bd 0B       		.uleb128 0xb
 1702 00be 3A       		.uleb128 0x3a
 1703 00bf 0B       		.uleb128 0xb
 1704 00c0 3B       		.uleb128 0x3b
 1705 00c1 05       		.uleb128 0x5
 1706 00c2 01       		.uleb128 0x1
 1707 00c3 13       		.uleb128 0x13
 1708 00c4 00       		.byte	0
 1709 00c5 00       		.byte	0
 1710 00c6 11       		.uleb128 0x11
 1711 00c7 0D       		.uleb128 0xd
 1712 00c8 00       		.byte	0
 1713 00c9 03       		.uleb128 0x3
 1714 00ca 08       		.uleb128 0x8
 1715 00cb 3A       		.uleb128 0x3a
 1716 00cc 0B       		.uleb128 0xb
 1717 00cd 3B       		.uleb128 0x3b
 1718 00ce 05       		.uleb128 0x5
 1719 00cf 49       		.uleb128 0x49
 1720 00d0 13       		.uleb128 0x13
 1721 00d1 38       		.uleb128 0x38
 1722 00d2 0B       		.uleb128 0xb
 1723 00d3 00       		.byte	0
 1724 00d4 00       		.byte	0
 1725 00d5 12       		.uleb128 0x12
 1726 00d6 26       		.uleb128 0x26
 1727 00d7 00       		.byte	0
 1728 00d8 49       		.uleb128 0x49
 1729 00d9 13       		.uleb128 0x13
 1730 00da 00       		.byte	0
 1731 00db 00       		.byte	0
 1732 00dc 13       		.uleb128 0x13
 1733 00dd 2E       		.uleb128 0x2e
 1734 00de 01       		.byte	0x1
 1735 00df 03       		.uleb128 0x3
 1736 00e0 0E       		.uleb128 0xe
 1737 00e1 3A       		.uleb128 0x3a
 1738 00e2 0B       		.uleb128 0xb
 1739 00e3 3B       		.uleb128 0x3b
 1740 00e4 05       		.uleb128 0x5
 1741 00e5 27       		.uleb128 0x27
 1742 00e6 19       		.uleb128 0x19
 1743 00e7 20       		.uleb128 0x20
 1744 00e8 0B       		.uleb128 0xb
 1745 00e9 01       		.uleb128 0x1
 1746 00ea 13       		.uleb128 0x13
 1747 00eb 00       		.byte	0
 1748 00ec 00       		.byte	0
 1749 00ed 14       		.uleb128 0x14
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 67


 1750 00ee 05       		.uleb128 0x5
 1751 00ef 00       		.byte	0
 1752 00f0 03       		.uleb128 0x3
 1753 00f1 0E       		.uleb128 0xe
 1754 00f2 3A       		.uleb128 0x3a
 1755 00f3 0B       		.uleb128 0xb
 1756 00f4 3B       		.uleb128 0x3b
 1757 00f5 05       		.uleb128 0x5
 1758 00f6 49       		.uleb128 0x49
 1759 00f7 13       		.uleb128 0x13
 1760 00f8 00       		.byte	0
 1761 00f9 00       		.byte	0
 1762 00fa 15       		.uleb128 0x15
 1763 00fb 2E       		.uleb128 0x2e
 1764 00fc 01       		.byte	0x1
 1765 00fd 03       		.uleb128 0x3
 1766 00fe 0E       		.uleb128 0xe
 1767 00ff 3A       		.uleb128 0x3a
 1768 0100 0B       		.uleb128 0xb
 1769 0101 3B       		.uleb128 0x3b
 1770 0102 05       		.uleb128 0x5
 1771 0103 27       		.uleb128 0x27
 1772 0104 19       		.uleb128 0x19
 1773 0105 49       		.uleb128 0x49
 1774 0106 13       		.uleb128 0x13
 1775 0107 20       		.uleb128 0x20
 1776 0108 0B       		.uleb128 0xb
 1777 0109 01       		.uleb128 0x1
 1778 010a 13       		.uleb128 0x13
 1779 010b 00       		.byte	0
 1780 010c 00       		.byte	0
 1781 010d 16       		.uleb128 0x16
 1782 010e 2E       		.uleb128 0x2e
 1783 010f 00       		.byte	0
 1784 0110 3F       		.uleb128 0x3f
 1785 0111 19       		.uleb128 0x19
 1786 0112 03       		.uleb128 0x3
 1787 0113 0E       		.uleb128 0xe
 1788 0114 3A       		.uleb128 0x3a
 1789 0115 0B       		.uleb128 0xb
 1790 0116 3B       		.uleb128 0x3b
 1791 0117 0B       		.uleb128 0xb
 1792 0118 27       		.uleb128 0x27
 1793 0119 19       		.uleb128 0x19
 1794 011a 11       		.uleb128 0x11
 1795 011b 01       		.uleb128 0x1
 1796 011c 12       		.uleb128 0x12
 1797 011d 06       		.uleb128 0x6
 1798 011e 40       		.uleb128 0x40
 1799 011f 18       		.uleb128 0x18
 1800 0120 9742     		.uleb128 0x2117
 1801 0122 19       		.uleb128 0x19
 1802 0123 00       		.byte	0
 1803 0124 00       		.byte	0
 1804 0125 17       		.uleb128 0x17
 1805 0126 2E       		.uleb128 0x2e
 1806 0127 01       		.byte	0x1
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 68


 1807 0128 3F       		.uleb128 0x3f
 1808 0129 19       		.uleb128 0x19
 1809 012a 03       		.uleb128 0x3
 1810 012b 0E       		.uleb128 0xe
 1811 012c 3A       		.uleb128 0x3a
 1812 012d 0B       		.uleb128 0xb
 1813 012e 3B       		.uleb128 0x3b
 1814 012f 0B       		.uleb128 0xb
 1815 0130 27       		.uleb128 0x27
 1816 0131 19       		.uleb128 0x19
 1817 0132 11       		.uleb128 0x11
 1818 0133 01       		.uleb128 0x1
 1819 0134 12       		.uleb128 0x12
 1820 0135 06       		.uleb128 0x6
 1821 0136 40       		.uleb128 0x40
 1822 0137 18       		.uleb128 0x18
 1823 0138 9742     		.uleb128 0x2117
 1824 013a 19       		.uleb128 0x19
 1825 013b 01       		.uleb128 0x1
 1826 013c 13       		.uleb128 0x13
 1827 013d 00       		.byte	0
 1828 013e 00       		.byte	0
 1829 013f 18       		.uleb128 0x18
 1830 0140 898201   		.uleb128 0x4109
 1831 0143 01       		.byte	0x1
 1832 0144 11       		.uleb128 0x11
 1833 0145 01       		.uleb128 0x1
 1834 0146 31       		.uleb128 0x31
 1835 0147 13       		.uleb128 0x13
 1836 0148 00       		.byte	0
 1837 0149 00       		.byte	0
 1838 014a 19       		.uleb128 0x19
 1839 014b 8A8201   		.uleb128 0x410a
 1840 014e 00       		.byte	0
 1841 014f 02       		.uleb128 0x2
 1842 0150 18       		.uleb128 0x18
 1843 0151 9142     		.uleb128 0x2111
 1844 0153 18       		.uleb128 0x18
 1845 0154 00       		.byte	0
 1846 0155 00       		.byte	0
 1847 0156 1A       		.uleb128 0x1a
 1848 0157 2E       		.uleb128 0x2e
 1849 0158 01       		.byte	0x1
 1850 0159 3F       		.uleb128 0x3f
 1851 015a 19       		.uleb128 0x19
 1852 015b 03       		.uleb128 0x3
 1853 015c 0E       		.uleb128 0xe
 1854 015d 3A       		.uleb128 0x3a
 1855 015e 0B       		.uleb128 0xb
 1856 015f 3B       		.uleb128 0x3b
 1857 0160 0B       		.uleb128 0xb
 1858 0161 27       		.uleb128 0x27
 1859 0162 19       		.uleb128 0x19
 1860 0163 49       		.uleb128 0x49
 1861 0164 13       		.uleb128 0x13
 1862 0165 11       		.uleb128 0x11
 1863 0166 01       		.uleb128 0x1
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 69


 1864 0167 12       		.uleb128 0x12
 1865 0168 06       		.uleb128 0x6
 1866 0169 40       		.uleb128 0x40
 1867 016a 18       		.uleb128 0x18
 1868 016b 9742     		.uleb128 0x2117
 1869 016d 19       		.uleb128 0x19
 1870 016e 01       		.uleb128 0x1
 1871 016f 13       		.uleb128 0x13
 1872 0170 00       		.byte	0
 1873 0171 00       		.byte	0
 1874 0172 1B       		.uleb128 0x1b
 1875 0173 0B       		.uleb128 0xb
 1876 0174 01       		.byte	0x1
 1877 0175 11       		.uleb128 0x11
 1878 0176 01       		.uleb128 0x1
 1879 0177 12       		.uleb128 0x12
 1880 0178 06       		.uleb128 0x6
 1881 0179 01       		.uleb128 0x1
 1882 017a 13       		.uleb128 0x13
 1883 017b 00       		.byte	0
 1884 017c 00       		.byte	0
 1885 017d 1C       		.uleb128 0x1c
 1886 017e 34       		.uleb128 0x34
 1887 017f 00       		.byte	0
 1888 0180 03       		.uleb128 0x3
 1889 0181 08       		.uleb128 0x8
 1890 0182 3A       		.uleb128 0x3a
 1891 0183 0B       		.uleb128 0xb
 1892 0184 3B       		.uleb128 0x3b
 1893 0185 0B       		.uleb128 0xb
 1894 0186 49       		.uleb128 0x49
 1895 0187 13       		.uleb128 0x13
 1896 0188 02       		.uleb128 0x2
 1897 0189 17       		.uleb128 0x17
 1898 018a 00       		.byte	0
 1899 018b 00       		.byte	0
 1900 018c 1D       		.uleb128 0x1d
 1901 018d 34       		.uleb128 0x34
 1902 018e 00       		.byte	0
 1903 018f 03       		.uleb128 0x3
 1904 0190 0E       		.uleb128 0xe
 1905 0191 3A       		.uleb128 0x3a
 1906 0192 0B       		.uleb128 0xb
 1907 0193 3B       		.uleb128 0x3b
 1908 0194 0B       		.uleb128 0xb
 1909 0195 49       		.uleb128 0x49
 1910 0196 13       		.uleb128 0x13
 1911 0197 02       		.uleb128 0x2
 1912 0198 17       		.uleb128 0x17
 1913 0199 00       		.byte	0
 1914 019a 00       		.byte	0
 1915 019b 1E       		.uleb128 0x1e
 1916 019c 898201   		.uleb128 0x4109
 1917 019f 00       		.byte	0
 1918 01a0 11       		.uleb128 0x11
 1919 01a1 01       		.uleb128 0x1
 1920 01a2 31       		.uleb128 0x31
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 70


 1921 01a3 13       		.uleb128 0x13
 1922 01a4 00       		.byte	0
 1923 01a5 00       		.byte	0
 1924 01a6 1F       		.uleb128 0x1f
 1925 01a7 2E       		.uleb128 0x2e
 1926 01a8 00       		.byte	0
 1927 01a9 3F       		.uleb128 0x3f
 1928 01aa 19       		.uleb128 0x19
 1929 01ab 03       		.uleb128 0x3
 1930 01ac 0E       		.uleb128 0xe
 1931 01ad 3A       		.uleb128 0x3a
 1932 01ae 0B       		.uleb128 0xb
 1933 01af 3B       		.uleb128 0x3b
 1934 01b0 0B       		.uleb128 0xb
 1935 01b1 27       		.uleb128 0x27
 1936 01b2 19       		.uleb128 0x19
 1937 01b3 49       		.uleb128 0x49
 1938 01b4 13       		.uleb128 0x13
 1939 01b5 11       		.uleb128 0x11
 1940 01b6 01       		.uleb128 0x1
 1941 01b7 12       		.uleb128 0x12
 1942 01b8 06       		.uleb128 0x6
 1943 01b9 40       		.uleb128 0x40
 1944 01ba 18       		.uleb128 0x18
 1945 01bb 9742     		.uleb128 0x2117
 1946 01bd 19       		.uleb128 0x19
 1947 01be 00       		.byte	0
 1948 01bf 00       		.byte	0
 1949 01c0 20       		.uleb128 0x20
 1950 01c1 05       		.uleb128 0x5
 1951 01c2 00       		.byte	0
 1952 01c3 03       		.uleb128 0x3
 1953 01c4 08       		.uleb128 0x8
 1954 01c5 3A       		.uleb128 0x3a
 1955 01c6 0B       		.uleb128 0xb
 1956 01c7 3B       		.uleb128 0x3b
 1957 01c8 0B       		.uleb128 0xb
 1958 01c9 49       		.uleb128 0x49
 1959 01ca 13       		.uleb128 0x13
 1960 01cb 02       		.uleb128 0x2
 1961 01cc 17       		.uleb128 0x17
 1962 01cd 00       		.byte	0
 1963 01ce 00       		.byte	0
 1964 01cf 21       		.uleb128 0x21
 1965 01d0 0F       		.uleb128 0xf
 1966 01d1 00       		.byte	0
 1967 01d2 0B       		.uleb128 0xb
 1968 01d3 0B       		.uleb128 0xb
 1969 01d4 49       		.uleb128 0x49
 1970 01d5 13       		.uleb128 0x13
 1971 01d6 00       		.byte	0
 1972 01d7 00       		.byte	0
 1973 01d8 22       		.uleb128 0x22
 1974 01d9 1D       		.uleb128 0x1d
 1975 01da 01       		.byte	0x1
 1976 01db 31       		.uleb128 0x31
 1977 01dc 13       		.uleb128 0x13
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 71


 1978 01dd 11       		.uleb128 0x11
 1979 01de 01       		.uleb128 0x1
 1980 01df 12       		.uleb128 0x12
 1981 01e0 06       		.uleb128 0x6
 1982 01e1 58       		.uleb128 0x58
 1983 01e2 0B       		.uleb128 0xb
 1984 01e3 59       		.uleb128 0x59
 1985 01e4 0B       		.uleb128 0xb
 1986 01e5 01       		.uleb128 0x1
 1987 01e6 13       		.uleb128 0x13
 1988 01e7 00       		.byte	0
 1989 01e8 00       		.byte	0
 1990 01e9 23       		.uleb128 0x23
 1991 01ea 05       		.uleb128 0x5
 1992 01eb 00       		.byte	0
 1993 01ec 31       		.uleb128 0x31
 1994 01ed 13       		.uleb128 0x13
 1995 01ee 02       		.uleb128 0x2
 1996 01ef 17       		.uleb128 0x17
 1997 01f0 00       		.byte	0
 1998 01f1 00       		.byte	0
 1999 01f2 24       		.uleb128 0x24
 2000 01f3 1D       		.uleb128 0x1d
 2001 01f4 01       		.byte	0x1
 2002 01f5 31       		.uleb128 0x31
 2003 01f6 13       		.uleb128 0x13
 2004 01f7 11       		.uleb128 0x11
 2005 01f8 01       		.uleb128 0x1
 2006 01f9 12       		.uleb128 0x12
 2007 01fa 06       		.uleb128 0x6
 2008 01fb 58       		.uleb128 0x58
 2009 01fc 0B       		.uleb128 0xb
 2010 01fd 59       		.uleb128 0x59
 2011 01fe 05       		.uleb128 0x5
 2012 01ff 00       		.byte	0
 2013 0200 00       		.byte	0
 2014 0201 25       		.uleb128 0x25
 2015 0202 898201   		.uleb128 0x4109
 2016 0205 01       		.byte	0x1
 2017 0206 11       		.uleb128 0x11
 2018 0207 01       		.uleb128 0x1
 2019 0208 31       		.uleb128 0x31
 2020 0209 13       		.uleb128 0x13
 2021 020a 01       		.uleb128 0x1
 2022 020b 13       		.uleb128 0x13
 2023 020c 00       		.byte	0
 2024 020d 00       		.byte	0
 2025 020e 26       		.uleb128 0x26
 2026 020f 34       		.uleb128 0x34
 2027 0210 00       		.byte	0
 2028 0211 03       		.uleb128 0x3
 2029 0212 0E       		.uleb128 0xe
 2030 0213 3A       		.uleb128 0x3a
 2031 0214 0B       		.uleb128 0xb
 2032 0215 3B       		.uleb128 0x3b
 2033 0216 05       		.uleb128 0x5
 2034 0217 49       		.uleb128 0x49
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 72


 2035 0218 13       		.uleb128 0x13
 2036 0219 3F       		.uleb128 0x3f
 2037 021a 19       		.uleb128 0x19
 2038 021b 3C       		.uleb128 0x3c
 2039 021c 19       		.uleb128 0x19
 2040 021d 00       		.byte	0
 2041 021e 00       		.byte	0
 2042 021f 27       		.uleb128 0x27
 2043 0220 34       		.uleb128 0x34
 2044 0221 00       		.byte	0
 2045 0222 03       		.uleb128 0x3
 2046 0223 0E       		.uleb128 0xe
 2047 0224 3A       		.uleb128 0x3a
 2048 0225 0B       		.uleb128 0xb
 2049 0226 3B       		.uleb128 0x3b
 2050 0227 0B       		.uleb128 0xb
 2051 0228 49       		.uleb128 0x49
 2052 0229 13       		.uleb128 0x13
 2053 022a 3F       		.uleb128 0x3f
 2054 022b 19       		.uleb128 0x19
 2055 022c 02       		.uleb128 0x2
 2056 022d 18       		.uleb128 0x18
 2057 022e 00       		.byte	0
 2058 022f 00       		.byte	0
 2059 0230 28       		.uleb128 0x28
 2060 0231 34       		.uleb128 0x34
 2061 0232 00       		.byte	0
 2062 0233 03       		.uleb128 0x3
 2063 0234 08       		.uleb128 0x8
 2064 0235 3A       		.uleb128 0x3a
 2065 0236 0B       		.uleb128 0xb
 2066 0237 3B       		.uleb128 0x3b
 2067 0238 0B       		.uleb128 0xb
 2068 0239 49       		.uleb128 0x49
 2069 023a 13       		.uleb128 0x13
 2070 023b 3F       		.uleb128 0x3f
 2071 023c 19       		.uleb128 0x19
 2072 023d 02       		.uleb128 0x2
 2073 023e 18       		.uleb128 0x18
 2074 023f 00       		.byte	0
 2075 0240 00       		.byte	0
 2076 0241 29       		.uleb128 0x29
 2077 0242 2E       		.uleb128 0x2e
 2078 0243 00       		.byte	0
 2079 0244 3F       		.uleb128 0x3f
 2080 0245 19       		.uleb128 0x19
 2081 0246 3C       		.uleb128 0x3c
 2082 0247 19       		.uleb128 0x19
 2083 0248 6E       		.uleb128 0x6e
 2084 0249 0E       		.uleb128 0xe
 2085 024a 03       		.uleb128 0x3
 2086 024b 0E       		.uleb128 0xe
 2087 024c 3A       		.uleb128 0x3a
 2088 024d 0B       		.uleb128 0xb
 2089 024e 3B       		.uleb128 0x3b
 2090 024f 05       		.uleb128 0x5
 2091 0250 00       		.byte	0
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 73


 2092 0251 00       		.byte	0
 2093 0252 2A       		.uleb128 0x2a
 2094 0253 2E       		.uleb128 0x2e
 2095 0254 00       		.byte	0
 2096 0255 3F       		.uleb128 0x3f
 2097 0256 19       		.uleb128 0x19
 2098 0257 3C       		.uleb128 0x3c
 2099 0258 19       		.uleb128 0x19
 2100 0259 6E       		.uleb128 0x6e
 2101 025a 0E       		.uleb128 0xe
 2102 025b 03       		.uleb128 0x3
 2103 025c 0E       		.uleb128 0xe
 2104 025d 3A       		.uleb128 0x3a
 2105 025e 0B       		.uleb128 0xb
 2106 025f 3B       		.uleb128 0x3b
 2107 0260 0B       		.uleb128 0xb
 2108 0261 00       		.byte	0
 2109 0262 00       		.byte	0
 2110 0263 00       		.byte	0
 2111              		.section	.debug_loc,"",%progbits
 2112              	.Ldebug_loc0:
 2113              	.LLST0:
 2114 0000 4A000000 		.4byte	.LVL4
 2115 0004 52000000 		.4byte	.LVL6
 2116 0008 0200     		.2byte	0x2
 2117 000a 30       		.byte	0x30
 2118 000b 9F       		.byte	0x9f
 2119 000c 52000000 		.4byte	.LVL6
 2120 0010 5A000000 		.4byte	.LVL8
 2121 0014 0100     		.2byte	0x1
 2122 0016 52       		.byte	0x52
 2123 0017 5C000000 		.4byte	.LVL9
 2124 001b 70000000 		.4byte	.LVL13
 2125 001f 0100     		.2byte	0x1
 2126 0021 52       		.byte	0x52
 2127 0022 00000000 		.4byte	0
 2128 0026 00000000 		.4byte	0
 2129              	.LLST1:
 2130 002a 4E000000 		.4byte	.LVL5
 2131 002e 64000000 		.4byte	.LVL10
 2132 0032 0100     		.2byte	0x1
 2133 0034 53       		.byte	0x53
 2134 0035 66000000 		.4byte	.LVL11
 2135 0039 70000000 		.4byte	.LVL13
 2136 003d 0100     		.2byte	0x1
 2137 003f 53       		.byte	0x53
 2138 0040 00000000 		.4byte	0
 2139 0044 00000000 		.4byte	0
 2140              	.LLST2:
 2141 0048 58000000 		.4byte	.LVL7
 2142 004c 68000000 		.4byte	.LVL12
 2143 0050 0100     		.2byte	0x1
 2144 0052 54       		.byte	0x54
 2145 0053 00000000 		.4byte	0
 2146 0057 00000000 		.4byte	0
 2147              	.LLST3:
 2148 005b 00000000 		.4byte	.LVL14
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 74


 2149 005f 0E000000 		.4byte	.LVL15
 2150 0063 0100     		.2byte	0x1
 2151 0065 50       		.byte	0x50
 2152 0066 0E000000 		.4byte	.LVL15
 2153 006a 24000000 		.4byte	.LFE68
 2154 006e 0400     		.2byte	0x4
 2155 0070 F3       		.byte	0xf3
 2156 0071 01       		.uleb128 0x1
 2157 0072 50       		.byte	0x50
 2158 0073 9F       		.byte	0x9f
 2159 0074 00000000 		.4byte	0
 2160 0078 00000000 		.4byte	0
 2161              	.LLST4:
 2162 007c 00000000 		.4byte	.LVL18
 2163 0080 0E000000 		.4byte	.LVL19
 2164 0084 0100     		.2byte	0x1
 2165 0086 50       		.byte	0x50
 2166 0087 0E000000 		.4byte	.LVL19
 2167 008b 1E000000 		.4byte	.LVL22
 2168 008f 0100     		.2byte	0x1
 2169 0091 54       		.byte	0x54
 2170 0092 1E000000 		.4byte	.LVL22
 2171 0096 24000000 		.4byte	.LFE69
 2172 009a 0400     		.2byte	0x4
 2173 009c F3       		.byte	0xf3
 2174 009d 01       		.uleb128 0x1
 2175 009e 50       		.byte	0x50
 2176 009f 9F       		.byte	0x9f
 2177 00a0 00000000 		.4byte	0
 2178 00a4 00000000 		.4byte	0
 2179              	.LLST5:
 2180 00a8 0E000000 		.4byte	.LVL24
 2181 00ac 26000000 		.4byte	.LVL27
 2182 00b0 0400     		.2byte	0x4
 2183 00b2 0A       		.byte	0xa
 2184 00b3 80BB     		.2byte	0xbb80
 2185 00b5 9F       		.byte	0x9f
 2186 00b6 00000000 		.4byte	0
 2187 00ba 00000000 		.4byte	0
 2188              	.LLST6:
 2189 00be 16000000 		.4byte	.LVL25
 2190 00c2 1E000000 		.4byte	.LVL26
 2191 00c6 0200     		.2byte	0x2
 2192 00c8 37       		.byte	0x37
 2193 00c9 9F       		.byte	0x9f
 2194 00ca 00000000 		.4byte	0
 2195 00ce 00000000 		.4byte	0
 2196              	.LLST7:
 2197 00d2 16000000 		.4byte	.LVL25
 2198 00d6 1E000000 		.4byte	.LVL26
 2199 00da 0300     		.2byte	0x3
 2200 00dc 09       		.byte	0x9
 2201 00dd FF       		.byte	0xff
 2202 00de 9F       		.byte	0x9f
 2203 00df 00000000 		.4byte	0
 2204 00e3 00000000 		.4byte	0
 2205              	.LLST8:
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 75


 2206 00e7 00000000 		.4byte	.LVL31
 2207 00eb 06000000 		.4byte	.LVL32
 2208 00ef 0100     		.2byte	0x1
 2209 00f1 50       		.byte	0x50
 2210 00f2 06000000 		.4byte	.LVL32
 2211 00f6 14000000 		.4byte	.LFE71
 2212 00fa 0100     		.2byte	0x1
 2213 00fc 54       		.byte	0x54
 2214 00fd 00000000 		.4byte	0
 2215 0101 00000000 		.4byte	0
 2216              		.section	.debug_aranges,"",%progbits
 2217 0000 64000000 		.4byte	0x64
 2218 0004 0200     		.2byte	0x2
 2219 0006 00000000 		.4byte	.Ldebug_info0
 2220 000a 04       		.byte	0x4
 2221 000b 00       		.byte	0
 2222 000c 0000     		.2byte	0
 2223 000e 0000     		.2byte	0
 2224 0010 00000000 		.4byte	.LFB64
 2225 0014 18000000 		.4byte	.LFE64-.LFB64
 2226 0018 00000000 		.4byte	.LFB65
 2227 001c 18000000 		.4byte	.LFE65-.LFB65
 2228 0020 00000000 		.4byte	.LFB66
 2229 0024 94000000 		.4byte	.LFE66-.LFB66
 2230 0028 00000000 		.4byte	.LFB67
 2231 002c 18000000 		.4byte	.LFE67-.LFB67
 2232 0030 00000000 		.4byte	.LFB68
 2233 0034 24000000 		.4byte	.LFE68-.LFB68
 2234 0038 00000000 		.4byte	.LFB69
 2235 003c 24000000 		.4byte	.LFE69-.LFB69
 2236 0040 00000000 		.4byte	.LFB70
 2237 0044 54000000 		.4byte	.LFE70-.LFB70
 2238 0048 00000000 		.4byte	.LFB71
 2239 004c 14000000 		.4byte	.LFE71-.LFB71
 2240 0050 00000000 		.4byte	.LFB72
 2241 0054 14000000 		.4byte	.LFE72-.LFB72
 2242 0058 00000000 		.4byte	.LFB73
 2243 005c 0C000000 		.4byte	.LFE73-.LFB73
 2244 0060 00000000 		.4byte	0
 2245 0064 00000000 		.4byte	0
 2246              		.section	.debug_ranges,"",%progbits
 2247              	.Ldebug_ranges0:
 2248 0000 00000000 		.4byte	.LFB64
 2249 0004 18000000 		.4byte	.LFE64
 2250 0008 00000000 		.4byte	.LFB65
 2251 000c 18000000 		.4byte	.LFE65
 2252 0010 00000000 		.4byte	.LFB66
 2253 0014 94000000 		.4byte	.LFE66
 2254 0018 00000000 		.4byte	.LFB67
 2255 001c 18000000 		.4byte	.LFE67
 2256 0020 00000000 		.4byte	.LFB68
 2257 0024 24000000 		.4byte	.LFE68
 2258 0028 00000000 		.4byte	.LFB69
 2259 002c 24000000 		.4byte	.LFE69
 2260 0030 00000000 		.4byte	.LFB70
 2261 0034 54000000 		.4byte	.LFE70
 2262 0038 00000000 		.4byte	.LFB71
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 76


 2263 003c 14000000 		.4byte	.LFE71
 2264 0040 00000000 		.4byte	.LFB72
 2265 0044 14000000 		.4byte	.LFE72
 2266 0048 00000000 		.4byte	.LFB73
 2267 004c 0C000000 		.4byte	.LFE73
 2268 0050 00000000 		.4byte	0
 2269 0054 00000000 		.4byte	0
 2270              		.section	.debug_line,"",%progbits
 2271              	.Ldebug_line0:
 2272 0000 9B020000 		.section	.debug_str,"MS",%progbits,1
 2272      0200A201 
 2272      00000201 
 2272      FB0E0D00 
 2272      01010101 
 2273              	.LASF103:
 2274 0000 433A5C44 		.ascii	"C:\\Dan\\Eng Projects\\BP308\\TLAUX\\ARM Code\\TLAU"
 2274      616E5C45 
 2274      6E672050 
 2274      726F6A65 
 2274      6374735C 
 2275 002d 585C544C 		.ascii	"X\\TLAUX_PSoC.cydsn\000"
 2275      4155585F 
 2275      50536F43 
 2275      2E637964 
 2275      736E00
 2276              	.LASF71:
 2277 0040 7469636B 		.ascii	"ticks\000"
 2277      7300
 2278              	.LASF91:
 2279 0046 55534255 		.ascii	"USBUART_CDCIsReady\000"
 2279      4152545F 
 2279      43444349 
 2279      73526561 
 2279      647900
 2280              	.LASF20:
 2281 0059 666C6F61 		.ascii	"float\000"
 2281      7400
 2282              	.LASF35:
 2283 005f 53797354 		.ascii	"SysTick_IRQn\000"
 2283      69636B5F 
 2283      4952516E 
 2283      00
 2284              	.LASF3:
 2285 006c 5F5F696E 		.ascii	"__int16_t\000"
 2285      7431365F 
 2285      7400
 2286              	.LASF81:
 2287 0076 55534255 		.ascii	"USBUART_configuration\000"
 2287      4152545F 
 2287      636F6E66 
 2287      69677572 
 2287      6174696F 
 2288              	.LASF96:
 2289 008c 55415254 		.ascii	"UART_ClearRxBuffer\000"
 2289      5F436C65 
 2289      61725278 
 2289      42756666 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 77


 2289      657200
 2290              	.LASF70:
 2291 009f 7072696F 		.ascii	"priority\000"
 2291      72697479 
 2291      00
 2292              	.LASF62:
 2293 00a8 49534152 		.ascii	"ISAR\000"
 2293      00
 2294              	.LASF4:
 2295 00ad 73686F72 		.ascii	"short int\000"
 2295      7420696E 
 2295      7400
 2296              	.LASF74:
 2297 00b7 496E6974 		.ascii	"Init_USB\000"
 2297      5F555342 
 2297      00
 2298              	.LASF26:
 2299 00c0 73697A65 		.ascii	"sizetype\000"
 2299      74797065 
 2299      00
 2300              	.LASF90:
 2301 00c9 55534255 		.ascii	"USBUART_GetAll\000"
 2301      4152545F 
 2301      47657441 
 2301      6C6C00
 2302              	.LASF98:
 2303 00d8 55415254 		.ascii	"UART_WriteTxData\000"
 2303      5F577269 
 2303      74655478 
 2303      44617461 
 2303      00
 2304              	.LASF22:
 2305 00e9 63686172 		.ascii	"char8\000"
 2305      3800
 2306              	.LASF28:
 2307 00ef 48617264 		.ascii	"HardFault_IRQn\000"
 2307      4661756C 
 2307      745F4952 
 2307      516E00
 2308              	.LASF25:
 2309 00fe 6C6F6E67 		.ascii	"long double\000"
 2309      20646F75 
 2309      626C6500 
 2310              	.LASF69:
 2311 010a 4952516E 		.ascii	"IRQn\000"
 2311      00
 2312              	.LASF38:
 2313 010f 52455345 		.ascii	"RESERVED0\000"
 2313      52564544 
 2313      3000
 2314              	.LASF86:
 2315 0119 7573625F 		.ascii	"usb_buff_cnt\000"
 2315      62756666 
 2315      5F636E74 
 2315      00
 2316              	.LASF106:
 2317 0126 53797354 		.ascii	"SysTick_ISR\000"
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 78


 2317      69636B5F 
 2317      49535200 
 2318              	.LASF45:
 2319 0132 49414252 		.ascii	"IABR\000"
 2319      00
 2320              	.LASF50:
 2321 0137 43505549 		.ascii	"CPUID\000"
 2321      4400
 2322              	.LASF100:
 2323 013d 43795764 		.ascii	"CyWdtStart\000"
 2323      74537461 
 2323      727400
 2324              	.LASF87:
 2325 0148 55534255 		.ascii	"USBUART_Start\000"
 2325      4152545F 
 2325      53746172 
 2325      7400
 2326              	.LASF93:
 2327 0156 55534255 		.ascii	"USBUART_PutString\000"
 2327      4152545F 
 2327      50757453 
 2327      7472696E 
 2327      6700
 2328              	.LASF44:
 2329 0168 52455345 		.ascii	"RESERVED3\000"
 2329      52564544 
 2329      3300
 2330              	.LASF13:
 2331 0172 75696E74 		.ascii	"uint8_t\000"
 2331      385F7400 
 2332              	.LASF47:
 2333 017a 52455345 		.ascii	"RESERVED5\000"
 2333      52564544 
 2333      3500
 2334              	.LASF19:
 2335 0184 696E7431 		.ascii	"int16\000"
 2335      3600
 2336              	.LASF76:
 2337 018a 5553425F 		.ascii	"USB_PutString\000"
 2337      50757453 
 2337      7472696E 
 2337      6700
 2338              	.LASF99:
 2339 0198 496E6974 		.ascii	"Init_TC_StateMachine\000"
 2339      5F54435F 
 2339      53746174 
 2339      654D6163 
 2339      68696E65 
 2340              	.LASF31:
 2341 01ad 55736167 		.ascii	"UsageFault_IRQn\000"
 2341      65466175 
 2341      6C745F49 
 2341      52516E00 
 2342              	.LASF32:
 2343 01bd 53564361 		.ascii	"SVCall_IRQn\000"
 2343      6C6C5F49 
 2343      52516E00 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 79


 2344              	.LASF75:
 2345 01c9 5553425F 		.ascii	"USB_PutChar\000"
 2345      50757443 
 2345      68617200 
 2346              	.LASF48:
 2347 01d5 53544952 		.ascii	"STIR\000"
 2347      00
 2348              	.LASF33:
 2349 01da 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2349      674D6F6E 
 2349      69746F72 
 2349      5F495251 
 2349      6E00
 2350              	.LASF105:
 2351 01ec 53797354 		.ascii	"SysTick_Config\000"
 2351      69636B5F 
 2351      436F6E66 
 2351      696700
 2352              	.LASF51:
 2353 01fb 49435352 		.ascii	"ICSR\000"
 2353      00
 2354              	.LASF40:
 2355 0200 52534552 		.ascii	"RSERVED1\000"
 2355      56454431 
 2355      00
 2356              	.LASF79:
 2357 0209 496E6974 		.ascii	"Init_TLAUX\000"
 2357      5F544C41 
 2357      555800
 2358              	.LASF10:
 2359 0214 6C6F6E67 		.ascii	"long long int\000"
 2359      206C6F6E 
 2359      6720696E 
 2359      7400
 2360              	.LASF97:
 2361 0222 55415254 		.ascii	"UART_ClearTxBuffer\000"
 2361      5F436C65 
 2361      61725478 
 2361      42756666 
 2361      657200
 2362              	.LASF67:
 2363 0235 43414C49 		.ascii	"CALIB\000"
 2363      4200
 2364              	.LASF52:
 2365 023b 56544F52 		.ascii	"VTOR\000"
 2365      00
 2366              	.LASF59:
 2367 0240 42464152 		.ascii	"BFAR\000"
 2367      00
 2368              	.LASF34:
 2369 0245 50656E64 		.ascii	"PendSV_IRQn\000"
 2369      53565F49 
 2369      52516E00 
 2370              	.LASF7:
 2371 0251 6C6F6E67 		.ascii	"long int\000"
 2371      20696E74 
 2371      00
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 80


 2372              	.LASF2:
 2373 025a 5F5F7569 		.ascii	"__uint8_t\000"
 2373      6E74385F 
 2373      7400
 2374              	.LASF55:
 2375 0264 43465352 		.ascii	"CFSR\000"
 2375      00
 2376              	.LASF94:
 2377 0269 4379496E 		.ascii	"CyIntSetSysVector\000"
 2377      74536574 
 2377      53797356 
 2377      6563746F 
 2377      7200
 2378              	.LASF1:
 2379 027b 756E7369 		.ascii	"unsigned char\000"
 2379      676E6564 
 2379      20636861 
 2379      7200
 2380              	.LASF53:
 2381 0289 41495243 		.ascii	"AIRCR\000"
 2381      5200
 2382              	.LASF64:
 2383 028f 5343425F 		.ascii	"SCB_Type\000"
 2383      54797065 
 2383      00
 2384              	.LASF36:
 2385 0298 4952516E 		.ascii	"IRQn_Type\000"
 2385      5F547970 
 2385      6500
 2386              	.LASF49:
 2387 02a2 4E564943 		.ascii	"NVIC_Type\000"
 2387      5F547970 
 2387      6500
 2388              	.LASF43:
 2389 02ac 49435052 		.ascii	"ICPR\000"
 2389      00
 2390              	.LASF0:
 2391 02b1 7369676E 		.ascii	"signed char\000"
 2391      65642063 
 2391      68617200 
 2392              	.LASF11:
 2393 02bd 6C6F6E67 		.ascii	"long long unsigned int\000"
 2393      206C6F6E 
 2393      6720756E 
 2393      7369676E 
 2393      65642069 
 2394              	.LASF16:
 2395 02d4 75696E74 		.ascii	"uint32_t\000"
 2395      33325F74 
 2395      00
 2396              	.LASF17:
 2397 02dd 75696E74 		.ascii	"uint8\000"
 2397      3800
 2398              	.LASF12:
 2399 02e3 756E7369 		.ascii	"unsigned int\000"
 2399      676E6564 
 2399      20696E74 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 81


 2399      00
 2400              	.LASF54:
 2401 02f0 53484353 		.ascii	"SHCSR\000"
 2401      5200
 2402              	.LASF30:
 2403 02f6 42757346 		.ascii	"BusFault_IRQn\000"
 2403      61756C74 
 2403      5F495251 
 2403      6E00
 2404              	.LASF58:
 2405 0304 4D4D4641 		.ascii	"MMFAR\000"
 2405      5200
 2406              	.LASF72:
 2407 030a 746D705F 		.ascii	"tmp_val\000"
 2407      76616C00 
 2408              	.LASF108:
 2409 0312 5553425F 		.ascii	"USB_Buff_GetChar\000"
 2409      42756666 
 2409      5F476574 
 2409      43686172 
 2409      00
 2410              	.LASF68:
 2411 0323 53797354 		.ascii	"SysTick_Type\000"
 2411      69636B5F 
 2411      54797065 
 2411      00
 2412              	.LASF107:
 2413 0330 43686563 		.ascii	"Check_USB\000"
 2413      6B5F5553 
 2413      4200
 2414              	.LASF23:
 2415 033a 63686172 		.ascii	"char\000"
 2415      00
 2416              	.LASF73:
 2417 033f 5F426F6F 		.ascii	"_Bool\000"
 2417      6C00
 2418              	.LASF104:
 2419 0345 4E564943 		.ascii	"NVIC_SetPriority\000"
 2419      5F536574 
 2419      5072696F 
 2419      72697479 
 2419      00
 2420              	.LASF95:
 2421 0356 55415254 		.ascii	"UART_Start\000"
 2421      5F537461 
 2421      727400
 2422              	.LASF15:
 2423 0361 696E7433 		.ascii	"int32_t\000"
 2423      325F7400 
 2424              	.LASF84:
 2425 0369 4D535F54 		.ascii	"MS_Time\000"
 2425      696D6500 
 2426              	.LASF41:
 2427 0371 49535052 		.ascii	"ISPR\000"
 2427      00
 2428              	.LASF5:
 2429 0376 73686F72 		.ascii	"short unsigned int\000"
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 82


 2429      7420756E 
 2429      7369676E 
 2429      65642069 
 2429      6E7400
 2430              	.LASF57:
 2431 0389 44465352 		.ascii	"DFSR\000"
 2431      00
 2432              	.LASF14:
 2433 038e 696E7431 		.ascii	"int16_t\000"
 2433      365F7400 
 2434              	.LASF92:
 2435 0396 55534255 		.ascii	"USBUART_PutChar\000"
 2435      4152545F 
 2435      50757443 
 2435      68617200 
 2436              	.LASF56:
 2437 03a6 48465352 		.ascii	"HFSR\000"
 2437      00
 2438              	.LASF39:
 2439 03ab 49434552 		.ascii	"ICER\000"
 2439      00
 2440              	.LASF61:
 2441 03b0 4D4D4652 		.ascii	"MMFR\000"
 2441      00
 2442              	.LASF37:
 2443 03b5 49534552 		.ascii	"ISER\000"
 2443      00
 2444              	.LASF42:
 2445 03ba 52455345 		.ascii	"RESERVED2\000"
 2445      52564544 
 2445      3200
 2446              	.LASF18:
 2447 03c4 75696E74 		.ascii	"uint32\000"
 2447      333200
 2448              	.LASF46:
 2449 03cb 52455345 		.ascii	"RESERVED4\000"
 2449      52564544 
 2449      3400
 2450              	.LASF24:
 2451 03d5 72656738 		.ascii	"reg8\000"
 2451      00
 2452              	.LASF9:
 2453 03da 6C6F6E67 		.ascii	"long unsigned int\000"
 2453      20756E73 
 2453      69676E65 
 2453      6420696E 
 2453      7400
 2454              	.LASF29:
 2455 03ec 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2455      72794D61 
 2455      6E616765 
 2455      6D656E74 
 2455      5F495251 
 2456              	.LASF82:
 2457 0402 55534255 		.ascii	"USBUART_configurationChanged\000"
 2457      4152545F 
 2457      636F6E66 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 83


 2457      69677572 
 2457      6174696F 
 2458              	.LASF8:
 2459 041f 5F5F7569 		.ascii	"__uint32_t\000"
 2459      6E743332 
 2459      5F7400
 2460              	.LASF27:
 2461 042a 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2461      61736B61 
 2461      626C6549 
 2461      6E745F49 
 2461      52516E00 
 2462              	.LASF80:
 2463 043e 496E6974 		.ascii	"Init_WatchDog\000"
 2463      5F576174 
 2463      6368446F 
 2463      6700
 2464              	.LASF77:
 2465 044c 496E6974 		.ascii	"Init_HW\000"
 2465      5F485700 
 2466              	.LASF6:
 2467 0454 5F5F696E 		.ascii	"__int32_t\000"
 2467      7433325F 
 2467      7400
 2468              	.LASF66:
 2469 045e 4C4F4144 		.ascii	"LOAD\000"
 2469      00
 2470              	.LASF102:
 2471 0463 555F4857 		.ascii	"U_HW.c\000"
 2471      2E6300
 2472              	.LASF78:
 2473 046a 55415254 		.ascii	"UART_PutStr\000"
 2473      5F507574 
 2473      53747200 
 2474              	.LASF65:
 2475 0476 4354524C 		.ascii	"CTRL\000"
 2475      00
 2476              	.LASF60:
 2477 047b 41465352 		.ascii	"AFSR\000"
 2477      00
 2478              	.LASF21:
 2479 0480 646F7562 		.ascii	"double\000"
 2479      6C6500
 2480              	.LASF88:
 2481 0487 55534255 		.ascii	"USBUART_CDC_Init\000"
 2481      4152545F 
 2481      4344435F 
 2481      496E6974 
 2481      00
 2482              	.LASF85:
 2483 0498 7573625F 		.ascii	"usb_buff\000"
 2483      62756666 
 2483      00
 2484              	.LASF83:
 2485 04a1 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2485      52784275 
 2485      66666572 
ARM GAS  C:\Users\Dan\AppData\Local\Temp\ccJrROwW.s 			page 84


 2485      00
 2486              	.LASF101:
 2487 04ae 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2487      43313120 
 2487      352E342E 
 2487      31203230 
 2487      31363036 
 2488 04e1 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 2488      20726576 
 2488      6973696F 
 2488      6E203233 
 2488      37373135 
 2489 0514 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 2489      66756E63 
 2489      74696F6E 
 2489      2D736563 
 2489      74696F6E 
 2490              	.LASF63:
 2491 053c 43504143 		.ascii	"CPACR\000"
 2491      5200
 2492              	.LASF89:
 2493 0542 55534255 		.ascii	"USBUART_DataIsReady\000"
 2493      4152545F 
 2493      44617461 
 2493      49735265 
 2493      61647900 
 2494              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
