{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 15:18:00 2015 " "Info: Processing started: Fri Mar 13 15:18:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[0\] car_out 15.271 ns Longest " "Info: Longest tpd from source pin \"a\[0\]\" to destination pin \"car_out\" is 15.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns a\[0\] 1 PIN PIN_F22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F22; Fanout = 3; PIN Node = 'a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.004 ns) + CELL(0.366 ns) 5.200 ns full_adder_4bit:adder1\|full_adder_1bit:adder2\|car_out~0 2 COMB LCCOMB_X17_Y23_N4 3 " "Info: 2: + IC(4.004 ns) + CELL(0.366 ns) = 5.200 ns; Loc. = LCCOMB_X17_Y23_N4; Fanout = 3; COMB Node = 'full_adder_4bit:adder1\|full_adder_1bit:adder2\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.370 ns" { a[0] full_adder_4bit:adder1|full_adder_1bit:adder2|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.346 ns) 5.796 ns full_adder_4bit:adder1\|full_adder_1bit:adder4\|car_out~0 3 COMB LCCOMB_X17_Y23_N8 3 " "Info: 3: + IC(0.250 ns) + CELL(0.346 ns) = 5.796 ns; Loc. = LCCOMB_X17_Y23_N8; Fanout = 3; COMB Node = 'full_adder_4bit:adder1\|full_adder_1bit:adder4\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { full_adder_4bit:adder1|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder1|full_adder_1bit:adder4|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.225 ns) 6.799 ns full_adder_4bit:adder2\|full_adder_1bit:adder2\|car_out~0 4 COMB LCCOMB_X14_Y26_N22 3 " "Info: 4: + IC(0.778 ns) + CELL(0.225 ns) = 6.799 ns; Loc. = LCCOMB_X14_Y26_N22; Fanout = 3; COMB Node = 'full_adder_4bit:adder2\|full_adder_1bit:adder2\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { full_adder_4bit:adder1|full_adder_1bit:adder4|car_out~0 full_adder_4bit:adder2|full_adder_1bit:adder2|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.346 ns) 7.401 ns full_adder_4bit:adder2\|full_adder_1bit:adder4\|car_out~0 5 COMB LCCOMB_X14_Y26_N8 3 " "Info: 5: + IC(0.256 ns) + CELL(0.346 ns) = 7.401 ns; Loc. = LCCOMB_X14_Y26_N8; Fanout = 3; COMB Node = 'full_adder_4bit:adder2\|full_adder_1bit:adder4\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { full_adder_4bit:adder2|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder2|full_adder_1bit:adder4|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.225 ns) 8.953 ns full_adder_4bit:adder3\|full_adder_1bit:adder2\|car_out~0 6 COMB LCCOMB_X33_Y26_N22 4 " "Info: 6: + IC(1.327 ns) + CELL(0.225 ns) = 8.953 ns; Loc. = LCCOMB_X33_Y26_N22; Fanout = 4; COMB Node = 'full_adder_4bit:adder3\|full_adder_1bit:adder2\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { full_adder_4bit:adder2|full_adder_1bit:adder4|car_out~0 full_adder_4bit:adder3|full_adder_1bit:adder2|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.346 ns) 9.564 ns full_adder_4bit:adder3\|full_adder_1bit:adder4\|car_out~0 7 COMB LCCOMB_X33_Y26_N2 3 " "Info: 7: + IC(0.265 ns) + CELL(0.346 ns) = 9.564 ns; Loc. = LCCOMB_X33_Y26_N2; Fanout = 3; COMB Node = 'full_adder_4bit:adder3\|full_adder_1bit:adder4\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { full_adder_4bit:adder3|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder3|full_adder_1bit:adder4|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.228 ns) 10.195 ns full_adder_4bit:adder4\|full_adder_1bit:adder2\|car_out~0 8 COMB LCCOMB_X33_Y26_N6 2 " "Info: 8: + IC(0.403 ns) + CELL(0.228 ns) = 10.195 ns; Loc. = LCCOMB_X33_Y26_N6; Fanout = 2; COMB Node = 'full_adder_4bit:adder4\|full_adder_1bit:adder2\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { full_adder_4bit:adder3|full_adder_1bit:adder4|car_out~0 full_adder_4bit:adder4|full_adder_1bit:adder2|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.366 ns) 10.822 ns full_adder_4bit:adder4\|full_adder_1bit:adder4\|car_out~0 9 COMB LCCOMB_X33_Y26_N30 1 " "Info: 9: + IC(0.261 ns) + CELL(0.366 ns) = 10.822 ns; Loc. = LCCOMB_X33_Y26_N30; Fanout = 1; COMB Node = 'full_adder_4bit:adder4\|full_adder_1bit:adder4\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { full_adder_4bit:adder4|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder4|full_adder_1bit:adder4|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(1.952 ns) 15.271 ns car_out 10 PIN PIN_V8 0 " "Info: 10: + IC(2.497 ns) + CELL(1.952 ns) = 15.271 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'car_out'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { full_adder_4bit:adder4|full_adder_1bit:adder4|car_out~0 car_out } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(dataflow level)/full_adder.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.230 ns ( 34.25 % ) " "Info: Total cell delay = 5.230 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.041 ns ( 65.75 % ) " "Info: Total interconnect delay = 10.041 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.271 ns" { a[0] full_adder_4bit:adder1|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder1|full_adder_1bit:adder4|car_out~0 full_adder_4bit:adder2|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder2|full_adder_1bit:adder4|car_out~0 full_adder_4bit:adder3|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder3|full_adder_1bit:adder4|car_out~0 full_adder_4bit:adder4|full_adder_1bit:adder2|car_out~0 full_adder_4bit:adder4|full_adder_1bit:adder4|car_out~0 car_out } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "15.271 ns" { a[0] {} a[0]~combout {} full_adder_4bit:adder1|full_adder_1bit:adder2|car_out~0 {} full_adder_4bit:adder1|full_adder_1bit:adder4|car_out~0 {} full_adder_4bit:adder2|full_adder_1bit:adder2|car_out~0 {} full_adder_4bit:adder2|full_adder_1bit:adder4|car_out~0 {} full_adder_4bit:adder3|full_adder_1bit:adder2|car_out~0 {} full_adder_4bit:adder3|full_adder_1bit:adder4|car_out~0 {} full_adder_4bit:adder4|full_adder_1bit:adder2|car_out~0 {} full_adder_4bit:adder4|full_adder_1bit:adder4|car_out~0 {} car_out {} } { 0.000ns 0.000ns 4.004ns 0.250ns 0.778ns 0.256ns 1.327ns 0.265ns 0.403ns 0.261ns 2.497ns } { 0.000ns 0.830ns 0.366ns 0.346ns 0.225ns 0.346ns 0.225ns 0.346ns 0.228ns 0.366ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 15:18:00 2015 " "Info: Processing ended: Fri Mar 13 15:18:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
