
test2_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014b4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001648  08001648  00011648  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001660  08001660  00011660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001668  08001668  00011668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800166c  0800166c  0001166c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001670  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000009c  2000000c  0800167c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000a8  0800167c  000200a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001292a  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002539  00000000  00000000  00032966  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005a08  00000000  00000000  00034e9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000878  00000000  00000000  0003a8a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000a48  00000000  00000000  0003b120  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004992  00000000  00000000  0003bb68  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000353e  00000000  00000000  000404fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00043a38  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001854  00000000  00000000  00043ab4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001630 	.word	0x08001630

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001630 	.word	0x08001630

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e8:	f000 b97a 	b.w	80004e0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	468c      	mov	ip, r1
 800020a:	460d      	mov	r5, r1
 800020c:	4604      	mov	r4, r0
 800020e:	9e08      	ldr	r6, [sp, #32]
 8000210:	2b00      	cmp	r3, #0
 8000212:	d151      	bne.n	80002b8 <__udivmoddi4+0xb4>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d96d      	bls.n	80002f6 <__udivmoddi4+0xf2>
 800021a:	fab2 fe82 	clz	lr, r2
 800021e:	f1be 0f00 	cmp.w	lr, #0
 8000222:	d00b      	beq.n	800023c <__udivmoddi4+0x38>
 8000224:	f1ce 0c20 	rsb	ip, lr, #32
 8000228:	fa01 f50e 	lsl.w	r5, r1, lr
 800022c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000230:	fa02 f70e 	lsl.w	r7, r2, lr
 8000234:	ea4c 0c05 	orr.w	ip, ip, r5
 8000238:	fa00 f40e 	lsl.w	r4, r0, lr
 800023c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000240:	0c25      	lsrs	r5, r4, #16
 8000242:	fbbc f8fa 	udiv	r8, ip, sl
 8000246:	fa1f f987 	uxth.w	r9, r7
 800024a:	fb0a cc18 	mls	ip, sl, r8, ip
 800024e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000252:	fb08 f309 	mul.w	r3, r8, r9
 8000256:	42ab      	cmp	r3, r5
 8000258:	d90a      	bls.n	8000270 <__udivmoddi4+0x6c>
 800025a:	19ed      	adds	r5, r5, r7
 800025c:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8000260:	f080 8123 	bcs.w	80004aa <__udivmoddi4+0x2a6>
 8000264:	42ab      	cmp	r3, r5
 8000266:	f240 8120 	bls.w	80004aa <__udivmoddi4+0x2a6>
 800026a:	f1a8 0802 	sub.w	r8, r8, #2
 800026e:	443d      	add	r5, r7
 8000270:	1aed      	subs	r5, r5, r3
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb5 f0fa 	udiv	r0, r5, sl
 8000278:	fb0a 5510 	mls	r5, sl, r0, r5
 800027c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000280:	fb00 f909 	mul.w	r9, r0, r9
 8000284:	45a1      	cmp	r9, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x98>
 8000288:	19e4      	adds	r4, r4, r7
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 810a 	bcs.w	80004a6 <__udivmoddi4+0x2a2>
 8000292:	45a1      	cmp	r9, r4
 8000294:	f240 8107 	bls.w	80004a6 <__udivmoddi4+0x2a2>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	eba4 0409 	sub.w	r4, r4, r9
 80002a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a4:	2100      	movs	r1, #0
 80002a6:	2e00      	cmp	r6, #0
 80002a8:	d061      	beq.n	800036e <__udivmoddi4+0x16a>
 80002aa:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ae:	2300      	movs	r3, #0
 80002b0:	6034      	str	r4, [r6, #0]
 80002b2:	6073      	str	r3, [r6, #4]
 80002b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d907      	bls.n	80002cc <__udivmoddi4+0xc8>
 80002bc:	2e00      	cmp	r6, #0
 80002be:	d054      	beq.n	800036a <__udivmoddi4+0x166>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	f040 808e 	bne.w	80003f2 <__udivmoddi4+0x1ee>
 80002d6:	42ab      	cmp	r3, r5
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xdc>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2d0>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb65 0503 	sbc.w	r5, r5, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	46ac      	mov	ip, r5
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d03f      	beq.n	800036e <__udivmoddi4+0x16a>
 80002ee:	e886 1010 	stmia.w	r6, {r4, ip}
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	b912      	cbnz	r2, 80002fe <__udivmoddi4+0xfa>
 80002f8:	2701      	movs	r7, #1
 80002fa:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fe:	fab7 fe87 	clz	lr, r7
 8000302:	f1be 0f00 	cmp.w	lr, #0
 8000306:	d134      	bne.n	8000372 <__udivmoddi4+0x16e>
 8000308:	1beb      	subs	r3, r5, r7
 800030a:	0c3a      	lsrs	r2, r7, #16
 800030c:	fa1f fc87 	uxth.w	ip, r7
 8000310:	2101      	movs	r1, #1
 8000312:	fbb3 f8f2 	udiv	r8, r3, r2
 8000316:	0c25      	lsrs	r5, r4, #16
 8000318:	fb02 3318 	mls	r3, r2, r8, r3
 800031c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000320:	fb0c f308 	mul.w	r3, ip, r8
 8000324:	42ab      	cmp	r3, r5
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x134>
 8000328:	19ed      	adds	r5, r5, r7
 800032a:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x132>
 8000330:	42ab      	cmp	r3, r5
 8000332:	f200 80d1 	bhi.w	80004d8 <__udivmoddi4+0x2d4>
 8000336:	4680      	mov	r8, r0
 8000338:	1aed      	subs	r5, r5, r3
 800033a:	b2a3      	uxth	r3, r4
 800033c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000340:	fb02 5510 	mls	r5, r2, r0, r5
 8000344:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000348:	fb0c fc00 	mul.w	ip, ip, r0
 800034c:	45a4      	cmp	ip, r4
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x15c>
 8000350:	19e4      	adds	r4, r4, r7
 8000352:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x15a>
 8000358:	45a4      	cmp	ip, r4
 800035a:	f200 80b8 	bhi.w	80004ce <__udivmoddi4+0x2ca>
 800035e:	4618      	mov	r0, r3
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000368:	e79d      	b.n	80002a6 <__udivmoddi4+0xa2>
 800036a:	4631      	mov	r1, r6
 800036c:	4630      	mov	r0, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	f1ce 0420 	rsb	r4, lr, #32
 8000376:	fa05 f30e 	lsl.w	r3, r5, lr
 800037a:	fa07 f70e 	lsl.w	r7, r7, lr
 800037e:	fa20 f804 	lsr.w	r8, r0, r4
 8000382:	0c3a      	lsrs	r2, r7, #16
 8000384:	fa25 f404 	lsr.w	r4, r5, r4
 8000388:	ea48 0803 	orr.w	r8, r8, r3
 800038c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000390:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000394:	fb02 4411 	mls	r4, r2, r1, r4
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003a0:	fb01 f30c 	mul.w	r3, r1, ip
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1bc>
 80003ac:	19ed      	adds	r5, r5, r7
 80003ae:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80003b2:	f080 808a 	bcs.w	80004ca <__udivmoddi4+0x2c6>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	f240 8087 	bls.w	80004ca <__udivmoddi4+0x2c6>
 80003bc:	3902      	subs	r1, #2
 80003be:	443d      	add	r5, r7
 80003c0:	1aeb      	subs	r3, r5, r3
 80003c2:	fa1f f588 	uxth.w	r5, r8
 80003c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003ca:	fb02 3310 	mls	r3, r2, r0, r3
 80003ce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003d2:	fb00 f30c 	mul.w	r3, r0, ip
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d907      	bls.n	80003ea <__udivmoddi4+0x1e6>
 80003da:	19ed      	adds	r5, r5, r7
 80003dc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80003e0:	d26f      	bcs.n	80004c2 <__udivmoddi4+0x2be>
 80003e2:	42ab      	cmp	r3, r5
 80003e4:	d96d      	bls.n	80004c2 <__udivmoddi4+0x2be>
 80003e6:	3802      	subs	r0, #2
 80003e8:	443d      	add	r5, r7
 80003ea:	1aeb      	subs	r3, r5, r3
 80003ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f0:	e78f      	b.n	8000312 <__udivmoddi4+0x10e>
 80003f2:	f1c1 0720 	rsb	r7, r1, #32
 80003f6:	fa22 f807 	lsr.w	r8, r2, r7
 80003fa:	408b      	lsls	r3, r1
 80003fc:	fa05 f401 	lsl.w	r4, r5, r1
 8000400:	ea48 0303 	orr.w	r3, r8, r3
 8000404:	fa20 fe07 	lsr.w	lr, r0, r7
 8000408:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800040c:	40fd      	lsrs	r5, r7
 800040e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000412:	fbb5 f9fc 	udiv	r9, r5, ip
 8000416:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800041a:	fb0c 5519 	mls	r5, ip, r9, r5
 800041e:	fa1f f883 	uxth.w	r8, r3
 8000422:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000426:	fb09 f408 	mul.w	r4, r9, r8
 800042a:	42ac      	cmp	r4, r5
 800042c:	fa02 f201 	lsl.w	r2, r2, r1
 8000430:	fa00 fa01 	lsl.w	sl, r0, r1
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x244>
 8000436:	18ed      	adds	r5, r5, r3
 8000438:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800043c:	d243      	bcs.n	80004c6 <__udivmoddi4+0x2c2>
 800043e:	42ac      	cmp	r4, r5
 8000440:	d941      	bls.n	80004c6 <__udivmoddi4+0x2c2>
 8000442:	f1a9 0902 	sub.w	r9, r9, #2
 8000446:	441d      	add	r5, r3
 8000448:	1b2d      	subs	r5, r5, r4
 800044a:	fa1f fe8e 	uxth.w	lr, lr
 800044e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000452:	fb0c 5510 	mls	r5, ip, r0, r5
 8000456:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800045a:	fb00 f808 	mul.w	r8, r0, r8
 800045e:	45a0      	cmp	r8, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x26e>
 8000462:	18e4      	adds	r4, r4, r3
 8000464:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000468:	d229      	bcs.n	80004be <__udivmoddi4+0x2ba>
 800046a:	45a0      	cmp	r8, r4
 800046c:	d927      	bls.n	80004be <__udivmoddi4+0x2ba>
 800046e:	3802      	subs	r0, #2
 8000470:	441c      	add	r4, r3
 8000472:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000476:	eba4 0408 	sub.w	r4, r4, r8
 800047a:	fba0 8902 	umull	r8, r9, r0, r2
 800047e:	454c      	cmp	r4, r9
 8000480:	46c6      	mov	lr, r8
 8000482:	464d      	mov	r5, r9
 8000484:	d315      	bcc.n	80004b2 <__udivmoddi4+0x2ae>
 8000486:	d012      	beq.n	80004ae <__udivmoddi4+0x2aa>
 8000488:	b156      	cbz	r6, 80004a0 <__udivmoddi4+0x29c>
 800048a:	ebba 030e 	subs.w	r3, sl, lr
 800048e:	eb64 0405 	sbc.w	r4, r4, r5
 8000492:	fa04 f707 	lsl.w	r7, r4, r7
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431f      	orrs	r7, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	6037      	str	r7, [r6, #0]
 800049e:	6074      	str	r4, [r6, #4]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a6:	4618      	mov	r0, r3
 80004a8:	e6f8      	b.n	800029c <__udivmoddi4+0x98>
 80004aa:	4690      	mov	r8, r2
 80004ac:	e6e0      	b.n	8000270 <__udivmoddi4+0x6c>
 80004ae:	45c2      	cmp	sl, r8
 80004b0:	d2ea      	bcs.n	8000488 <__udivmoddi4+0x284>
 80004b2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ba:	3801      	subs	r0, #1
 80004bc:	e7e4      	b.n	8000488 <__udivmoddi4+0x284>
 80004be:	4628      	mov	r0, r5
 80004c0:	e7d7      	b.n	8000472 <__udivmoddi4+0x26e>
 80004c2:	4640      	mov	r0, r8
 80004c4:	e791      	b.n	80003ea <__udivmoddi4+0x1e6>
 80004c6:	4681      	mov	r9, r0
 80004c8:	e7be      	b.n	8000448 <__udivmoddi4+0x244>
 80004ca:	4601      	mov	r1, r0
 80004cc:	e778      	b.n	80003c0 <__udivmoddi4+0x1bc>
 80004ce:	3802      	subs	r0, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	e745      	b.n	8000360 <__udivmoddi4+0x15c>
 80004d4:	4608      	mov	r0, r1
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xe6>
 80004d8:	f1a8 0802 	sub.w	r8, r8, #2
 80004dc:	443d      	add	r5, r7
 80004de:	e72b      	b.n	8000338 <__udivmoddi4+0x134>

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e6:	4a0e      	ldr	r2, [pc, #56]	; (8000520 <HAL_InitTick+0x3c>)
 80004e8:	4b0e      	ldr	r3, [pc, #56]	; (8000524 <HAL_InitTick+0x40>)
{
 80004ea:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004ec:	7818      	ldrb	r0, [r3, #0]
 80004ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80004f6:	6810      	ldr	r0, [r2, #0]
 80004f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80004fc:	f000 f89c 	bl	8000638 <HAL_SYSTICK_Config>
 8000500:	4604      	mov	r4, r0
 8000502:	b958      	cbnz	r0, 800051c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000504:	2d0f      	cmp	r5, #15
 8000506:	d809      	bhi.n	800051c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000508:	4602      	mov	r2, r0
 800050a:	4629      	mov	r1, r5
 800050c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000510:	f000 f85e 	bl	80005d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000514:	4b04      	ldr	r3, [pc, #16]	; (8000528 <HAL_InitTick+0x44>)
 8000516:	4620      	mov	r0, r4
 8000518:	601d      	str	r5, [r3, #0]
 800051a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800051c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800051e:	bd38      	pop	{r3, r4, r5, pc}
 8000520:	20000008 	.word	0x20000008
 8000524:	20000000 	.word	0x20000000
 8000528:	20000004 	.word	0x20000004

0800052c <HAL_Init>:
{
 800052c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <HAL_Init+0x30>)
 8000530:	681a      	ldr	r2, [r3, #0]
 8000532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000536:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000538:	681a      	ldr	r2, [r3, #0]
 800053a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800053e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000546:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000548:	2003      	movs	r0, #3
 800054a:	f000 f82f 	bl	80005ac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800054e:	2000      	movs	r0, #0
 8000550:	f7ff ffc8 	bl	80004e4 <HAL_InitTick>
  HAL_MspInit();
 8000554:	f000 ff12 	bl	800137c <HAL_MspInit>
}
 8000558:	2000      	movs	r0, #0
 800055a:	bd08      	pop	{r3, pc}
 800055c:	40023c00 	.word	0x40023c00

08000560 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000560:	4a03      	ldr	r2, [pc, #12]	; (8000570 <HAL_IncTick+0x10>)
 8000562:	4b04      	ldr	r3, [pc, #16]	; (8000574 <HAL_IncTick+0x14>)
 8000564:	6811      	ldr	r1, [r2, #0]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	440b      	add	r3, r1
 800056a:	6013      	str	r3, [r2, #0]
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop
 8000570:	20000028 	.word	0x20000028
 8000574:	20000000 	.word	0x20000000

08000578 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000578:	4b01      	ldr	r3, [pc, #4]	; (8000580 <HAL_GetTick+0x8>)
 800057a:	6818      	ldr	r0, [r3, #0]
}
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	20000028 	.word	0x20000028

08000584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000584:	b538      	push	{r3, r4, r5, lr}
 8000586:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000588:	f7ff fff6 	bl	8000578 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800058c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800058e:	bf1c      	itt	ne
 8000590:	4b05      	ldrne	r3, [pc, #20]	; (80005a8 <HAL_Delay+0x24>)
 8000592:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000594:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000596:	bf18      	it	ne
 8000598:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800059a:	f7ff ffed 	bl	8000578 <HAL_GetTick>
 800059e:	1b40      	subs	r0, r0, r5
 80005a0:	4284      	cmp	r4, r0
 80005a2:	d8fa      	bhi.n	800059a <HAL_Delay+0x16>
  {
  }
}
 80005a4:	bd38      	pop	{r3, r4, r5, pc}
 80005a6:	bf00      	nop
 80005a8:	20000000 	.word	0x20000000

080005ac <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ac:	4a07      	ldr	r2, [pc, #28]	; (80005cc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005ae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005b4:	041b      	lsls	r3, r3, #16
 80005b6:	0c1b      	lsrs	r3, r3, #16
 80005b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005bc:	0200      	lsls	r0, r0, #8
 80005be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005c6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005c8:	60d3      	str	r3, [r2, #12]
 80005ca:	4770      	bx	lr
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005d0:	4b17      	ldr	r3, [pc, #92]	; (8000630 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005d2:	b530      	push	{r4, r5, lr}
 80005d4:	68dc      	ldr	r4, [r3, #12]
 80005d6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005da:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005de:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005e0:	2b04      	cmp	r3, #4
 80005e2:	bf28      	it	cs
 80005e4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005e6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005e8:	f04f 0501 	mov.w	r5, #1
 80005ec:	fa05 f303 	lsl.w	r3, r5, r3
 80005f0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f4:	bf8c      	ite	hi
 80005f6:	3c03      	subhi	r4, #3
 80005f8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005fa:	4019      	ands	r1, r3
 80005fc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005fe:	fa05 f404 	lsl.w	r4, r5, r4
 8000602:	3c01      	subs	r4, #1
 8000604:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000606:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000608:	ea42 0201 	orr.w	r2, r2, r1
 800060c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000610:	bfaf      	iteee	ge
 8000612:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000616:	f000 000f 	andlt.w	r0, r0, #15
 800061a:	4b06      	ldrlt	r3, [pc, #24]	; (8000634 <HAL_NVIC_SetPriority+0x64>)
 800061c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061e:	bfa5      	ittet	ge
 8000620:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000624:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000626:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000628:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800062c:	bd30      	pop	{r4, r5, pc}
 800062e:	bf00      	nop
 8000630:	e000ed00 	.word	0xe000ed00
 8000634:	e000ed14 	.word	0xe000ed14

08000638 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000638:	3801      	subs	r0, #1
 800063a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800063e:	d20a      	bcs.n	8000656 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000642:	4a07      	ldr	r2, [pc, #28]	; (8000660 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000644:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000646:	21f0      	movs	r1, #240	; 0xf0
 8000648:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800064c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800064e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000650:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000656:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	e000e010 	.word	0xe000e010
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000668:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800066a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800066c:	f8df 819c 	ldr.w	r8, [pc, #412]	; 800080c <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000670:	4a64      	ldr	r2, [pc, #400]	; (8000804 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000672:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000674:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000678:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800067a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800067c:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000680:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8000684:	42b7      	cmp	r7, r6
 8000686:	f040 80ad 	bne.w	80007e4 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800068a:	684c      	ldr	r4, [r1, #4]
 800068c:	f024 0a10 	bic.w	sl, r4, #16
 8000690:	f1ba 0f02 	cmp.w	sl, #2
 8000694:	d116      	bne.n	80006c4 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 8000696:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 800069a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800069e:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006a2:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006a6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80006aa:	f04f 0e0f 	mov.w	lr, #15
 80006ae:	fa0e fe0b 	lsl.w	lr, lr, fp
 80006b2:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006b6:	690d      	ldr	r5, [r1, #16]
 80006b8:	fa05 f50b 	lsl.w	r5, r5, fp
 80006bc:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 80006c0:	f8cc 5020 	str.w	r5, [ip, #32]
 80006c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006c8:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80006ca:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006ce:	fa05 f50c 	lsl.w	r5, r5, ip
 80006d2:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006d4:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006d8:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006dc:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006e0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006e4:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006e8:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006ec:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 80006ee:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006f2:	d815      	bhi.n	8000720 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 80006f4:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80006f8:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80006fc:	68cd      	ldr	r5, [r1, #12]
 80006fe:	fa05 fa0c 	lsl.w	sl, r5, ip
 8000702:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 8000706:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 800070a:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800070e:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000712:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 8000716:	fa0e fe03 	lsl.w	lr, lr, r3
 800071a:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 800071e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000720:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000722:	9d00      	ldr	r5, [sp, #0]
 8000724:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000726:	688f      	ldr	r7, [r1, #8]
 8000728:	fa07 f70c 	lsl.w	r7, r7, ip
 800072c:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800072e:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000730:	00e5      	lsls	r5, r4, #3
 8000732:	d557      	bpl.n	80007e4 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000734:	f04f 0b00 	mov.w	fp, #0
 8000738:	f8cd b00c 	str.w	fp, [sp, #12]
 800073c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000740:	4d31      	ldr	r5, [pc, #196]	; (8000808 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000742:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000746:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800074a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800074e:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000752:	9703      	str	r7, [sp, #12]
 8000754:	9f03      	ldr	r7, [sp, #12]
 8000756:	f023 0703 	bic.w	r7, r3, #3
 800075a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800075e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000762:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000766:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800076a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800076e:	f04f 0e0f 	mov.w	lr, #15
 8000772:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000776:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000778:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800077c:	d039      	beq.n	80007f2 <HAL_GPIO_Init+0x18e>
 800077e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000782:	42a8      	cmp	r0, r5
 8000784:	d037      	beq.n	80007f6 <HAL_GPIO_Init+0x192>
 8000786:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800078a:	42a8      	cmp	r0, r5
 800078c:	d035      	beq.n	80007fa <HAL_GPIO_Init+0x196>
 800078e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000792:	42a8      	cmp	r0, r5
 8000794:	d033      	beq.n	80007fe <HAL_GPIO_Init+0x19a>
 8000796:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800079a:	42a8      	cmp	r0, r5
 800079c:	bf14      	ite	ne
 800079e:	2507      	movne	r5, #7
 80007a0:	2504      	moveq	r5, #4
 80007a2:	fa05 f50c 	lsl.w	r5, r5, ip
 80007a6:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007aa:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80007ac:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80007ae:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007b0:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80007b4:	bf0c      	ite	eq
 80007b6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007b8:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80007ba:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80007bc:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007be:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80007c2:	bf0c      	ite	eq
 80007c4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007c6:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80007c8:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007ca:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007cc:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80007d0:	bf0c      	ite	eq
 80007d2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007d4:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80007d6:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80007d8:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007da:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80007dc:	bf54      	ite	pl
 80007de:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80007e0:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80007e2:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007e4:	3301      	adds	r3, #1
 80007e6:	2b10      	cmp	r3, #16
 80007e8:	f47f af47 	bne.w	800067a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80007ec:	b005      	add	sp, #20
 80007ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007f2:	465d      	mov	r5, fp
 80007f4:	e7d5      	b.n	80007a2 <HAL_GPIO_Init+0x13e>
 80007f6:	2501      	movs	r5, #1
 80007f8:	e7d3      	b.n	80007a2 <HAL_GPIO_Init+0x13e>
 80007fa:	2502      	movs	r5, #2
 80007fc:	e7d1      	b.n	80007a2 <HAL_GPIO_Init+0x13e>
 80007fe:	2503      	movs	r5, #3
 8000800:	e7cf      	b.n	80007a2 <HAL_GPIO_Init+0x13e>
 8000802:	bf00      	nop
 8000804:	40013c00 	.word	0x40013c00
 8000808:	40020000 	.word	0x40020000
 800080c:	40023800 	.word	0x40023800

08000810 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000810:	b10a      	cbz	r2, 8000816 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000812:	6181      	str	r1, [r0, #24]
 8000814:	4770      	bx	lr
 8000816:	0409      	lsls	r1, r1, #16
 8000818:	e7fb      	b.n	8000812 <HAL_GPIO_WritePin+0x2>

0800081a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800081a:	6943      	ldr	r3, [r0, #20]
 800081c:	4059      	eors	r1, r3
 800081e:	6141      	str	r1, [r0, #20]
 8000820:	4770      	bx	lr
	...

08000824 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000824:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000828:	4604      	mov	r4, r0
 800082a:	b918      	cbnz	r0, 8000834 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800082c:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800082e:	b002      	add	sp, #8
 8000830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000834:	6803      	ldr	r3, [r0, #0]
 8000836:	07dd      	lsls	r5, r3, #31
 8000838:	d410      	bmi.n	800085c <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800083a:	6823      	ldr	r3, [r4, #0]
 800083c:	0798      	lsls	r0, r3, #30
 800083e:	d458      	bmi.n	80008f2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000840:	6823      	ldr	r3, [r4, #0]
 8000842:	071a      	lsls	r2, r3, #28
 8000844:	f100 809a 	bmi.w	800097c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000848:	6823      	ldr	r3, [r4, #0]
 800084a:	075b      	lsls	r3, r3, #29
 800084c:	f100 80b8 	bmi.w	80009c0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000850:	69a2      	ldr	r2, [r4, #24]
 8000852:	2a00      	cmp	r2, #0
 8000854:	f040 8119 	bne.w	8000a8a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000858:	2000      	movs	r0, #0
 800085a:	e7e8      	b.n	800082e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800085c:	4ba6      	ldr	r3, [pc, #664]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 800085e:	689a      	ldr	r2, [r3, #8]
 8000860:	f002 020c 	and.w	r2, r2, #12
 8000864:	2a04      	cmp	r2, #4
 8000866:	d007      	beq.n	8000878 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000868:	689a      	ldr	r2, [r3, #8]
 800086a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800086e:	2a08      	cmp	r2, #8
 8000870:	d10a      	bne.n	8000888 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	0259      	lsls	r1, r3, #9
 8000876:	d507      	bpl.n	8000888 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000878:	4b9f      	ldr	r3, [pc, #636]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	039a      	lsls	r2, r3, #14
 800087e:	d5dc      	bpl.n	800083a <HAL_RCC_OscConfig+0x16>
 8000880:	6863      	ldr	r3, [r4, #4]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d1d9      	bne.n	800083a <HAL_RCC_OscConfig+0x16>
 8000886:	e7d1      	b.n	800082c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000888:	6863      	ldr	r3, [r4, #4]
 800088a:	4d9b      	ldr	r5, [pc, #620]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 800088c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000890:	d111      	bne.n	80008b6 <HAL_RCC_OscConfig+0x92>
 8000892:	682b      	ldr	r3, [r5, #0]
 8000894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000898:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800089a:	f7ff fe6d 	bl	8000578 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800089e:	4d96      	ldr	r5, [pc, #600]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80008a0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008a2:	682b      	ldr	r3, [r5, #0]
 80008a4:	039b      	lsls	r3, r3, #14
 80008a6:	d4c8      	bmi.n	800083a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008a8:	f7ff fe66 	bl	8000578 <HAL_GetTick>
 80008ac:	1b80      	subs	r0, r0, r6
 80008ae:	2864      	cmp	r0, #100	; 0x64
 80008b0:	d9f7      	bls.n	80008a2 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 80008b2:	2003      	movs	r0, #3
 80008b4:	e7bb      	b.n	800082e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008ba:	d104      	bne.n	80008c6 <HAL_RCC_OscConfig+0xa2>
 80008bc:	682b      	ldr	r3, [r5, #0]
 80008be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008c2:	602b      	str	r3, [r5, #0]
 80008c4:	e7e5      	b.n	8000892 <HAL_RCC_OscConfig+0x6e>
 80008c6:	682a      	ldr	r2, [r5, #0]
 80008c8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80008cc:	602a      	str	r2, [r5, #0]
 80008ce:	682a      	ldr	r2, [r5, #0]
 80008d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80008d4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d1df      	bne.n	800089a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80008da:	f7ff fe4d 	bl	8000578 <HAL_GetTick>
 80008de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008e0:	682b      	ldr	r3, [r5, #0]
 80008e2:	039f      	lsls	r7, r3, #14
 80008e4:	d5a9      	bpl.n	800083a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008e6:	f7ff fe47 	bl	8000578 <HAL_GetTick>
 80008ea:	1b80      	subs	r0, r0, r6
 80008ec:	2864      	cmp	r0, #100	; 0x64
 80008ee:	d9f7      	bls.n	80008e0 <HAL_RCC_OscConfig+0xbc>
 80008f0:	e7df      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80008f2:	4b81      	ldr	r3, [pc, #516]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 80008f4:	689a      	ldr	r2, [r3, #8]
 80008f6:	f012 0f0c 	tst.w	r2, #12
 80008fa:	d007      	beq.n	800090c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80008fc:	689a      	ldr	r2, [r3, #8]
 80008fe:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000902:	2a08      	cmp	r2, #8
 8000904:	d111      	bne.n	800092a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	025e      	lsls	r6, r3, #9
 800090a:	d40e      	bmi.n	800092a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800090c:	4b7a      	ldr	r3, [pc, #488]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	0795      	lsls	r5, r2, #30
 8000912:	d502      	bpl.n	800091a <HAL_RCC_OscConfig+0xf6>
 8000914:	68e2      	ldr	r2, [r4, #12]
 8000916:	2a01      	cmp	r2, #1
 8000918:	d188      	bne.n	800082c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	6921      	ldr	r1, [r4, #16]
 800091e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000922:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000926:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000928:	e78a      	b.n	8000840 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800092a:	68e2      	ldr	r2, [r4, #12]
 800092c:	4b73      	ldr	r3, [pc, #460]	; (8000afc <HAL_RCC_OscConfig+0x2d8>)
 800092e:	b1b2      	cbz	r2, 800095e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000930:	2201      	movs	r2, #1
 8000932:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000934:	f7ff fe20 	bl	8000578 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000938:	4d6f      	ldr	r5, [pc, #444]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800093a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800093c:	682b      	ldr	r3, [r5, #0]
 800093e:	0798      	lsls	r0, r3, #30
 8000940:	d507      	bpl.n	8000952 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000942:	682b      	ldr	r3, [r5, #0]
 8000944:	6922      	ldr	r2, [r4, #16]
 8000946:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800094a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800094e:	602b      	str	r3, [r5, #0]
 8000950:	e776      	b.n	8000840 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000952:	f7ff fe11 	bl	8000578 <HAL_GetTick>
 8000956:	1b80      	subs	r0, r0, r6
 8000958:	2802      	cmp	r0, #2
 800095a:	d9ef      	bls.n	800093c <HAL_RCC_OscConfig+0x118>
 800095c:	e7a9      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 800095e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000960:	f7ff fe0a 	bl	8000578 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000964:	4d64      	ldr	r5, [pc, #400]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000966:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000968:	682b      	ldr	r3, [r5, #0]
 800096a:	0799      	lsls	r1, r3, #30
 800096c:	f57f af68 	bpl.w	8000840 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000970:	f7ff fe02 	bl	8000578 <HAL_GetTick>
 8000974:	1b80      	subs	r0, r0, r6
 8000976:	2802      	cmp	r0, #2
 8000978:	d9f6      	bls.n	8000968 <HAL_RCC_OscConfig+0x144>
 800097a:	e79a      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800097c:	6962      	ldr	r2, [r4, #20]
 800097e:	4b60      	ldr	r3, [pc, #384]	; (8000b00 <HAL_RCC_OscConfig+0x2dc>)
 8000980:	b17a      	cbz	r2, 80009a2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000982:	2201      	movs	r2, #1
 8000984:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000986:	f7ff fdf7 	bl	8000578 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800098a:	4d5b      	ldr	r5, [pc, #364]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800098c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800098e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000990:	079f      	lsls	r7, r3, #30
 8000992:	f53f af59 	bmi.w	8000848 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000996:	f7ff fdef 	bl	8000578 <HAL_GetTick>
 800099a:	1b80      	subs	r0, r0, r6
 800099c:	2802      	cmp	r0, #2
 800099e:	d9f6      	bls.n	800098e <HAL_RCC_OscConfig+0x16a>
 80009a0:	e787      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 80009a2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80009a4:	f7ff fde8 	bl	8000578 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009a8:	4d53      	ldr	r5, [pc, #332]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80009aa:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009ac:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80009ae:	0798      	lsls	r0, r3, #30
 80009b0:	f57f af4a 	bpl.w	8000848 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009b4:	f7ff fde0 	bl	8000578 <HAL_GetTick>
 80009b8:	1b80      	subs	r0, r0, r6
 80009ba:	2802      	cmp	r0, #2
 80009bc:	d9f6      	bls.n	80009ac <HAL_RCC_OscConfig+0x188>
 80009be:	e778      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009c0:	4b4d      	ldr	r3, [pc, #308]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 80009c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009c4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80009c8:	d128      	bne.n	8000a1c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80009ca:	9201      	str	r2, [sp, #4]
 80009cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80009d2:	641a      	str	r2, [r3, #64]	; 0x40
 80009d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009da:	9301      	str	r3, [sp, #4]
 80009dc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80009de:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009e0:	4d48      	ldr	r5, [pc, #288]	; (8000b04 <HAL_RCC_OscConfig+0x2e0>)
 80009e2:	682b      	ldr	r3, [r5, #0]
 80009e4:	05d9      	lsls	r1, r3, #23
 80009e6:	d51b      	bpl.n	8000a20 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009e8:	68a3      	ldr	r3, [r4, #8]
 80009ea:	4d43      	ldr	r5, [pc, #268]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d127      	bne.n	8000a40 <HAL_RCC_OscConfig+0x21c>
 80009f0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80009f8:	f7ff fdbe 	bl	8000578 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009fc:	4d3e      	ldr	r5, [pc, #248]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80009fe:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a00:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a04:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a06:	079b      	lsls	r3, r3, #30
 8000a08:	d539      	bpl.n	8000a7e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000a0a:	2e00      	cmp	r6, #0
 8000a0c:	f43f af20 	beq.w	8000850 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a10:	4a39      	ldr	r2, [pc, #228]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 8000a12:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000a18:	6413      	str	r3, [r2, #64]	; 0x40
 8000a1a:	e719      	b.n	8000850 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000a1c:	2600      	movs	r6, #0
 8000a1e:	e7df      	b.n	80009e0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a20:	682b      	ldr	r3, [r5, #0]
 8000a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a26:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000a28:	f7ff fda6 	bl	8000578 <HAL_GetTick>
 8000a2c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a2e:	682b      	ldr	r3, [r5, #0]
 8000a30:	05da      	lsls	r2, r3, #23
 8000a32:	d4d9      	bmi.n	80009e8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a34:	f7ff fda0 	bl	8000578 <HAL_GetTick>
 8000a38:	1bc0      	subs	r0, r0, r7
 8000a3a:	2802      	cmp	r0, #2
 8000a3c:	d9f7      	bls.n	8000a2e <HAL_RCC_OscConfig+0x20a>
 8000a3e:	e738      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a40:	2b05      	cmp	r3, #5
 8000a42:	d104      	bne.n	8000a4e <HAL_RCC_OscConfig+0x22a>
 8000a44:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a46:	f043 0304 	orr.w	r3, r3, #4
 8000a4a:	672b      	str	r3, [r5, #112]	; 0x70
 8000a4c:	e7d0      	b.n	80009f0 <HAL_RCC_OscConfig+0x1cc>
 8000a4e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a50:	f022 0201 	bic.w	r2, r2, #1
 8000a54:	672a      	str	r2, [r5, #112]	; 0x70
 8000a56:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000a58:	f022 0204 	bic.w	r2, r2, #4
 8000a5c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d1ca      	bne.n	80009f8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000a62:	f7ff fd89 	bl	8000578 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a66:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000a6a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a6c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a6e:	0798      	lsls	r0, r3, #30
 8000a70:	d5cb      	bpl.n	8000a0a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a72:	f7ff fd81 	bl	8000578 <HAL_GetTick>
 8000a76:	1bc0      	subs	r0, r0, r7
 8000a78:	4540      	cmp	r0, r8
 8000a7a:	d9f7      	bls.n	8000a6c <HAL_RCC_OscConfig+0x248>
 8000a7c:	e719      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a7e:	f7ff fd7b 	bl	8000578 <HAL_GetTick>
 8000a82:	1bc0      	subs	r0, r0, r7
 8000a84:	4540      	cmp	r0, r8
 8000a86:	d9bd      	bls.n	8000a04 <HAL_RCC_OscConfig+0x1e0>
 8000a88:	e713      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000a8a:	4d1b      	ldr	r5, [pc, #108]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
 8000a8c:	68ab      	ldr	r3, [r5, #8]
 8000a8e:	f003 030c 	and.w	r3, r3, #12
 8000a92:	2b08      	cmp	r3, #8
 8000a94:	f43f aeca 	beq.w	800082c <HAL_RCC_OscConfig+0x8>
 8000a98:	4e1b      	ldr	r6, [pc, #108]	; (8000b08 <HAL_RCC_OscConfig+0x2e4>)
 8000a9a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a9c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000a9e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000aa0:	d134      	bne.n	8000b0c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000aa2:	f7ff fd69 	bl	8000578 <HAL_GetTick>
 8000aa6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000aa8:	682b      	ldr	r3, [r5, #0]
 8000aaa:	0199      	lsls	r1, r3, #6
 8000aac:	d41e      	bmi.n	8000aec <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000aae:	6a22      	ldr	r2, [r4, #32]
 8000ab0:	69e3      	ldr	r3, [r4, #28]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000ab6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000aba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000abc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000ac0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ac2:	4c0d      	ldr	r4, [pc, #52]	; (8000af8 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000ac4:	0852      	lsrs	r2, r2, #1
 8000ac6:	3a01      	subs	r2, #1
 8000ac8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000acc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000ace:	2301      	movs	r3, #1
 8000ad0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ad2:	f7ff fd51 	bl	8000578 <HAL_GetTick>
 8000ad6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	019a      	lsls	r2, r3, #6
 8000adc:	f53f aebc 	bmi.w	8000858 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ae0:	f7ff fd4a 	bl	8000578 <HAL_GetTick>
 8000ae4:	1b40      	subs	r0, r0, r5
 8000ae6:	2802      	cmp	r0, #2
 8000ae8:	d9f6      	bls.n	8000ad8 <HAL_RCC_OscConfig+0x2b4>
 8000aea:	e6e2      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aec:	f7ff fd44 	bl	8000578 <HAL_GetTick>
 8000af0:	1bc0      	subs	r0, r0, r7
 8000af2:	2802      	cmp	r0, #2
 8000af4:	d9d8      	bls.n	8000aa8 <HAL_RCC_OscConfig+0x284>
 8000af6:	e6dc      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
 8000af8:	40023800 	.word	0x40023800
 8000afc:	42470000 	.word	0x42470000
 8000b00:	42470e80 	.word	0x42470e80
 8000b04:	40007000 	.word	0x40007000
 8000b08:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000b0c:	f7ff fd34 	bl	8000578 <HAL_GetTick>
 8000b10:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b12:	682b      	ldr	r3, [r5, #0]
 8000b14:	019b      	lsls	r3, r3, #6
 8000b16:	f57f ae9f 	bpl.w	8000858 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b1a:	f7ff fd2d 	bl	8000578 <HAL_GetTick>
 8000b1e:	1b00      	subs	r0, r0, r4
 8000b20:	2802      	cmp	r0, #2
 8000b22:	d9f6      	bls.n	8000b12 <HAL_RCC_OscConfig+0x2ee>
 8000b24:	e6c5      	b.n	80008b2 <HAL_RCC_OscConfig+0x8e>
 8000b26:	bf00      	nop

08000b28 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b28:	4913      	ldr	r1, [pc, #76]	; (8000b78 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000b2a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b2c:	688b      	ldr	r3, [r1, #8]
 8000b2e:	f003 030c 	and.w	r3, r3, #12
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	d003      	beq.n	8000b3e <HAL_RCC_GetSysClockFreq+0x16>
 8000b36:	2b08      	cmp	r3, #8
 8000b38:	d003      	beq.n	8000b42 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000b3a:	4810      	ldr	r0, [pc, #64]	; (8000b7c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b3c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000b3e:	4810      	ldr	r0, [pc, #64]	; (8000b80 <HAL_RCC_GetSysClockFreq+0x58>)
 8000b40:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b42:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b44:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b46:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b48:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b4c:	bf14      	ite	ne
 8000b4e:	480c      	ldrne	r0, [pc, #48]	; (8000b80 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b50:	480a      	ldreq	r0, [pc, #40]	; (8000b7c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b52:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000b56:	bf18      	it	ne
 8000b58:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b5a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b5e:	fba1 0100 	umull	r0, r1, r1, r0
 8000b62:	f7ff fb37 	bl	80001d4 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000b66:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <HAL_RCC_GetSysClockFreq+0x50>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000b6e:	3301      	adds	r3, #1
 8000b70:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000b72:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b76:	bd08      	pop	{r3, pc}
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	00f42400 	.word	0x00f42400
 8000b80:	007a1200 	.word	0x007a1200

08000b84 <HAL_RCC_ClockConfig>:
{
 8000b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b88:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000b8a:	4604      	mov	r4, r0
 8000b8c:	b910      	cbnz	r0, 8000b94 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000b8e:	2001      	movs	r0, #1
 8000b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b94:	4b44      	ldr	r3, [pc, #272]	; (8000ca8 <HAL_RCC_ClockConfig+0x124>)
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	f002 020f 	and.w	r2, r2, #15
 8000b9c:	428a      	cmp	r2, r1
 8000b9e:	d328      	bcc.n	8000bf2 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ba0:	6821      	ldr	r1, [r4, #0]
 8000ba2:	078f      	lsls	r7, r1, #30
 8000ba4:	d42d      	bmi.n	8000c02 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ba6:	07c8      	lsls	r0, r1, #31
 8000ba8:	d440      	bmi.n	8000c2c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000baa:	4b3f      	ldr	r3, [pc, #252]	; (8000ca8 <HAL_RCC_ClockConfig+0x124>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	f002 020f 	and.w	r2, r2, #15
 8000bb2:	4295      	cmp	r5, r2
 8000bb4:	d366      	bcc.n	8000c84 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bb6:	6822      	ldr	r2, [r4, #0]
 8000bb8:	0751      	lsls	r1, r2, #29
 8000bba:	d46c      	bmi.n	8000c96 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bbc:	0713      	lsls	r3, r2, #28
 8000bbe:	d507      	bpl.n	8000bd0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000bc0:	4a3a      	ldr	r2, [pc, #232]	; (8000cac <HAL_RCC_ClockConfig+0x128>)
 8000bc2:	6921      	ldr	r1, [r4, #16]
 8000bc4:	6893      	ldr	r3, [r2, #8]
 8000bc6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000bca:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000bce:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000bd0:	f7ff ffaa 	bl	8000b28 <HAL_RCC_GetSysClockFreq>
 8000bd4:	4b35      	ldr	r3, [pc, #212]	; (8000cac <HAL_RCC_ClockConfig+0x128>)
 8000bd6:	4a36      	ldr	r2, [pc, #216]	; (8000cb0 <HAL_RCC_ClockConfig+0x12c>)
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000bde:	5cd3      	ldrb	r3, [r2, r3]
 8000be0:	40d8      	lsrs	r0, r3
 8000be2:	4b34      	ldr	r3, [pc, #208]	; (8000cb4 <HAL_RCC_ClockConfig+0x130>)
 8000be4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000be6:	2000      	movs	r0, #0
 8000be8:	f7ff fc7c 	bl	80004e4 <HAL_InitTick>
  return HAL_OK;
 8000bec:	2000      	movs	r0, #0
 8000bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bf2:	b2ca      	uxtb	r2, r1
 8000bf4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f003 030f 	and.w	r3, r3, #15
 8000bfc:	4299      	cmp	r1, r3
 8000bfe:	d1c6      	bne.n	8000b8e <HAL_RCC_ClockConfig+0xa>
 8000c00:	e7ce      	b.n	8000ba0 <HAL_RCC_ClockConfig+0x1c>
 8000c02:	4b2a      	ldr	r3, [pc, #168]	; (8000cac <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c04:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c08:	bf1e      	ittt	ne
 8000c0a:	689a      	ldrne	r2, [r3, #8]
 8000c0c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000c10:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c12:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c14:	bf42      	ittt	mi
 8000c16:	689a      	ldrmi	r2, [r3, #8]
 8000c18:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000c1c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c1e:	689a      	ldr	r2, [r3, #8]
 8000c20:	68a0      	ldr	r0, [r4, #8]
 8000c22:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000c26:	4302      	orrs	r2, r0
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	e7bc      	b.n	8000ba6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c2c:	6862      	ldr	r2, [r4, #4]
 8000c2e:	4b1f      	ldr	r3, [pc, #124]	; (8000cac <HAL_RCC_ClockConfig+0x128>)
 8000c30:	2a01      	cmp	r2, #1
 8000c32:	d11d      	bne.n	8000c70 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c3a:	d0a8      	beq.n	8000b8e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c3c:	4e1b      	ldr	r6, [pc, #108]	; (8000cac <HAL_RCC_ClockConfig+0x128>)
 8000c3e:	68b3      	ldr	r3, [r6, #8]
 8000c40:	f023 0303 	bic.w	r3, r3, #3
 8000c44:	4313      	orrs	r3, r2
 8000c46:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000c48:	f7ff fc96 	bl	8000578 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c4c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000c50:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000c52:	68b3      	ldr	r3, [r6, #8]
 8000c54:	6862      	ldr	r2, [r4, #4]
 8000c56:	f003 030c 	and.w	r3, r3, #12
 8000c5a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000c5e:	d0a4      	beq.n	8000baa <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c60:	f7ff fc8a 	bl	8000578 <HAL_GetTick>
 8000c64:	1bc0      	subs	r0, r0, r7
 8000c66:	4540      	cmp	r0, r8
 8000c68:	d9f3      	bls.n	8000c52 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000c6a:	2003      	movs	r0, #3
}
 8000c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c70:	1e91      	subs	r1, r2, #2
 8000c72:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c74:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000c76:	d802      	bhi.n	8000c7e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c78:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000c7c:	e7dd      	b.n	8000c3a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c7e:	f013 0f02 	tst.w	r3, #2
 8000c82:	e7da      	b.n	8000c3a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c84:	b2ea      	uxtb	r2, r5
 8000c86:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 030f 	and.w	r3, r3, #15
 8000c8e:	429d      	cmp	r5, r3
 8000c90:	f47f af7d 	bne.w	8000b8e <HAL_RCC_ClockConfig+0xa>
 8000c94:	e78f      	b.n	8000bb6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c96:	4905      	ldr	r1, [pc, #20]	; (8000cac <HAL_RCC_ClockConfig+0x128>)
 8000c98:	68e0      	ldr	r0, [r4, #12]
 8000c9a:	688b      	ldr	r3, [r1, #8]
 8000c9c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000ca0:	4303      	orrs	r3, r0
 8000ca2:	608b      	str	r3, [r1, #8]
 8000ca4:	e78a      	b.n	8000bbc <HAL_RCC_ClockConfig+0x38>
 8000ca6:	bf00      	nop
 8000ca8:	40023c00 	.word	0x40023c00
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	08001648 	.word	0x08001648
 8000cb4:	20000008 	.word	0x20000008

08000cb8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000cb8:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <HAL_RCC_GetPCLK1Freq+0x14>)
 8000cba:	4a05      	ldr	r2, [pc, #20]	; (8000cd0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000cc2:	5cd3      	ldrb	r3, [r2, r3]
 8000cc4:	4a03      	ldr	r2, [pc, #12]	; (8000cd4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000cc6:	6810      	ldr	r0, [r2, #0]
}
 8000cc8:	40d8      	lsrs	r0, r3
 8000cca:	4770      	bx	lr
 8000ccc:	40023800 	.word	0x40023800
 8000cd0:	08001658 	.word	0x08001658
 8000cd4:	20000008 	.word	0x20000008

08000cd8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000cd8:	4b04      	ldr	r3, [pc, #16]	; (8000cec <HAL_RCC_GetPCLK2Freq+0x14>)
 8000cda:	4a05      	ldr	r2, [pc, #20]	; (8000cf0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000ce2:	5cd3      	ldrb	r3, [r2, r3]
 8000ce4:	4a03      	ldr	r2, [pc, #12]	; (8000cf4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000ce6:	6810      	ldr	r0, [r2, #0]
}
 8000ce8:	40d8      	lsrs	r0, r3
 8000cea:	4770      	bx	lr
 8000cec:	40023800 	.word	0x40023800
 8000cf0:	08001658 	.word	0x08001658
 8000cf4:	20000008 	.word	0x20000008

08000cf8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000cf8:	4a22      	ldr	r2, [pc, #136]	; (8000d84 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8000cfa:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000cfc:	4290      	cmp	r0, r2
 8000cfe:	d00e      	beq.n	8000d1e <TIM_Base_SetConfig+0x26>
 8000d00:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d04:	d00b      	beq.n	8000d1e <TIM_Base_SetConfig+0x26>
 8000d06:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000d0a:	4290      	cmp	r0, r2
 8000d0c:	d007      	beq.n	8000d1e <TIM_Base_SetConfig+0x26>
 8000d0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d12:	4290      	cmp	r0, r2
 8000d14:	d003      	beq.n	8000d1e <TIM_Base_SetConfig+0x26>
 8000d16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d1a:	4290      	cmp	r0, r2
 8000d1c:	d119      	bne.n	8000d52 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000d1e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000d20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000d24:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000d26:	4a17      	ldr	r2, [pc, #92]	; (8000d84 <TIM_Base_SetConfig+0x8c>)
 8000d28:	4290      	cmp	r0, r2
 8000d2a:	d104      	bne.n	8000d36 <TIM_Base_SetConfig+0x3e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d2c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d32:	4313      	orrs	r3, r2
 8000d34:	e018      	b.n	8000d68 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000d36:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d3a:	d0f7      	beq.n	8000d2c <TIM_Base_SetConfig+0x34>
 8000d3c:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <TIM_Base_SetConfig+0x90>)
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	d0f4      	beq.n	8000d2c <TIM_Base_SetConfig+0x34>
 8000d42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d46:	4290      	cmp	r0, r2
 8000d48:	d0f0      	beq.n	8000d2c <TIM_Base_SetConfig+0x34>
 8000d4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	d0ec      	beq.n	8000d2c <TIM_Base_SetConfig+0x34>
 8000d52:	4a0e      	ldr	r2, [pc, #56]	; (8000d8c <TIM_Base_SetConfig+0x94>)
 8000d54:	4290      	cmp	r0, r2
 8000d56:	d0e9      	beq.n	8000d2c <TIM_Base_SetConfig+0x34>
 8000d58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d5c:	4290      	cmp	r0, r2
 8000d5e:	d0e5      	beq.n	8000d2c <TIM_Base_SetConfig+0x34>
 8000d60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d64:	4290      	cmp	r0, r2
 8000d66:	d0e1      	beq.n	8000d2c <TIM_Base_SetConfig+0x34>
  }

  TIMx->CR1 = tmpcr1;
 8000d68:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d6a:	688b      	ldr	r3, [r1, #8]
 8000d6c:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d6e:	680b      	ldr	r3, [r1, #0]
 8000d70:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000d72:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <TIM_Base_SetConfig+0x8c>)
 8000d74:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000d76:	bf04      	itt	eq
 8000d78:	690b      	ldreq	r3, [r1, #16]
 8000d7a:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	6143      	str	r3, [r0, #20]
}
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	40010000 	.word	0x40010000
 8000d88:	40000400 	.word	0x40000400
 8000d8c:	40014000 	.word	0x40014000

08000d90 <HAL_TIM_IC_Init>:
{
 8000d90:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000d92:	4604      	mov	r4, r0
 8000d94:	b1a0      	cbz	r0, 8000dc0 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d96:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000d9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d9e:	b91b      	cbnz	r3, 8000da8 <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000da0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_IC_MspInit(htim);
 8000da4:	f000 fb6c 	bl	8001480 <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;   
 8000da8:	2302      	movs	r3, #2
 8000daa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000dae:	6820      	ldr	r0, [r4, #0]
 8000db0:	1d21      	adds	r1, r4, #4
 8000db2:	f7ff ffa1 	bl	8000cf8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000db6:	2301      	movs	r3, #1
 8000db8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000dc0:	2001      	movs	r0, #1
}
 8000dc2:	bd10      	pop	{r4, pc}

08000dc4 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8000dc4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000dc6:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8000dc8:	4e16      	ldr	r6, [pc, #88]	; (8000e24 <TIM_TI1_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000dca:	f024 0401 	bic.w	r4, r4, #1
 8000dce:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000dd0:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8000dd2:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8000dd4:	42b0      	cmp	r0, r6
 8000dd6:	f024 0403 	bic.w	r4, r4, #3
 8000dda:	d012      	beq.n	8000e02 <TIM_TI1_SetConfig+0x3e>
 8000ddc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000de0:	d00f      	beq.n	8000e02 <TIM_TI1_SetConfig+0x3e>
 8000de2:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8000de6:	42b0      	cmp	r0, r6
 8000de8:	d00b      	beq.n	8000e02 <TIM_TI1_SetConfig+0x3e>
 8000dea:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000dee:	42b0      	cmp	r0, r6
 8000df0:	d007      	beq.n	8000e02 <TIM_TI1_SetConfig+0x3e>
 8000df2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000df6:	42b0      	cmp	r0, r6
 8000df8:	d003      	beq.n	8000e02 <TIM_TI1_SetConfig+0x3e>
 8000dfa:	f506 369a 	add.w	r6, r6, #78848	; 0x13400
 8000dfe:	42b0      	cmp	r0, r6
 8000e00:	d10d      	bne.n	8000e1e <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
 8000e02:	4322      	orrs	r2, r4
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8000e04:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000e06:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8000e0a:	b2db      	uxtb	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000e0c:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8000e10:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8000e14:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8000e16:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000e18:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8000e1a:	6201      	str	r1, [r0, #32]
}
 8000e1c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8000e1e:	f044 0201 	orr.w	r2, r4, #1
 8000e22:	e7ef      	b.n	8000e04 <TIM_TI1_SetConfig+0x40>
 8000e24:	40010000 	.word	0x40010000

08000e28 <HAL_TIM_IC_ConfigChannel>:
{
 8000e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000e2a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000e2e:	2b01      	cmp	r3, #1
{
 8000e30:	4604      	mov	r4, r0
 8000e32:	460d      	mov	r5, r1
 8000e34:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8000e38:	d019      	beq.n	8000e6e <HAL_TIM_IC_ConfigChannel+0x46>
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8000e40:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  if (Channel == TIM_CHANNEL_1)
 8000e44:	b9a2      	cbnz	r2, 8000e70 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 8000e46:	68cb      	ldr	r3, [r1, #12]
 8000e48:	6820      	ldr	r0, [r4, #0]
 8000e4a:	c906      	ldmia	r1, {r1, r2}
 8000e4c:	f7ff ffba 	bl	8000dc4 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8000e50:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8000e52:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8000e54:	699a      	ldr	r2, [r3, #24]
 8000e56:	f022 020c 	bic.w	r2, r2, #12
 8000e5a:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8000e5c:	699a      	ldr	r2, [r3, #24]
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000e62:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000e64:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000e66:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8000e6a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8000e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8000e70:	2a04      	cmp	r2, #4
 8000e72:	688e      	ldr	r6, [r1, #8]
 8000e74:	6823      	ldr	r3, [r4, #0]
 8000e76:	68e8      	ldr	r0, [r5, #12]
 8000e78:	c982      	ldmia	r1, {r1, r7}
 8000e7a:	d11f      	bne.n	8000ebc <HAL_TIM_IC_ConfigChannel+0x94>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000e7c:	6a1a      	ldr	r2, [r3, #32]
 8000e7e:	f022 0210 	bic.w	r2, r2, #16
 8000e82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000e84:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 8000e86:	6a1d      	ldr	r5, [r3, #32]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8000e88:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8000e8c:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8000e90:	0300      	lsls	r0, r0, #12
 8000e92:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000e94:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8000e98:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8000e9a:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8000e9c:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000ea0:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8000ea4:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8000ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000ea8:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8000eaa:	699a      	ldr	r2, [r3, #24]
 8000eac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000eb0:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8000eb2:	699a      	ldr	r2, [r3, #24]
 8000eb4:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8000eb8:	619e      	str	r6, [r3, #24]
 8000eba:	e7d2      	b.n	8000e62 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8000ebc:	2a08      	cmp	r2, #8
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000ebe:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8000ec0:	d11c      	bne.n	8000efc <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000ec2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ec6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8000ec8:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8000eca:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8000ecc:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr2 |= TIM_ICSelection;
 8000ed0:	433a      	orrs	r2, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8000ed2:	0100      	lsls	r0, r0, #4
 8000ed4:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8000ed6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8000eda:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8000edc:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8000ede:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8000ee2:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8000ee6:	4301      	orrs	r1, r0

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8000ee8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8000eea:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8000eec:	69da      	ldr	r2, [r3, #28]
 8000eee:	f022 020c 	bic.w	r2, r2, #12
 8000ef2:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8000ef4:	69da      	ldr	r2, [r3, #28]
 8000ef6:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8000ef8:	61de      	str	r6, [r3, #28]
 8000efa:	e7b2      	b.n	8000e62 <HAL_TIM_IC_ConfigChannel+0x3a>
{
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000efc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000f00:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8000f02:	69da      	ldr	r2, [r3, #28]
  tmpccer = TIMx->CCER;
 8000f04:	6a1d      	ldr	r5, [r3, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8000f06:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8000f0a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8000f0e:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8000f10:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8000f14:	b280      	uxth	r0, r0

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8000f16:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8000f18:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8000f1a:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8000f1e:	f425 4220 	bic.w	r2, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8000f22:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8000f24:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 8000f26:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8000f28:	69da      	ldr	r2, [r3, #28]
 8000f2a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000f2e:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8000f30:	69da      	ldr	r2, [r3, #28]
 8000f32:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 8000f36:	e7df      	b.n	8000ef8 <HAL_TIM_IC_ConfigChannel+0xd0>

08000f38 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8000f38:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000f3c:	2b01      	cmp	r3, #1
{
 8000f3e:	b510      	push	{r4, lr}
 8000f40:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8000f44:	d018      	beq.n	8000f78 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8000f46:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000f4a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000f4c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000f4e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000f50:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000f52:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000f56:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	4322      	orrs	r2, r4
 8000f5c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000f5e:	689a      	ldr	r2, [r3, #8]
 8000f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f64:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000f66:	689a      	ldr	r2, [r3, #8]
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8000f72:	2300      	movs	r3, #0
 8000f74:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8000f78:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8000f7a:	bd10      	pop	{r4, pc}

08000f7c <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8000f80:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000f82:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8000f84:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f86:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000f88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000f8c:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8000f8e:	6133      	str	r3, [r6, #16]
{
 8000f90:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f92:	6883      	ldr	r3, [r0, #8]
 8000f94:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8000f96:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f98:	4303      	orrs	r3, r0
 8000f9a:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000f9c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000fa0:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000fa2:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000fa6:	430b      	orrs	r3, r1
 8000fa8:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8000faa:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8000fac:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8000fae:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8000fb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8000fb4:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000fb6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8000fba:	6173      	str	r3, [r6, #20]
 8000fbc:	4b7a      	ldr	r3, [pc, #488]	; (80011a8 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000fbe:	d17c      	bne.n	80010ba <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000fc0:	429e      	cmp	r6, r3
 8000fc2:	d003      	beq.n	8000fcc <UART_SetConfig+0x50>
 8000fc4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fc8:	429e      	cmp	r6, r3
 8000fca:	d144      	bne.n	8001056 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000fcc:	f7ff fe84 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 8000fd0:	2519      	movs	r5, #25
 8000fd2:	fb05 f300 	mul.w	r3, r5, r0
 8000fd6:	6860      	ldr	r0, [r4, #4]
 8000fd8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000fdc:	0040      	lsls	r0, r0, #1
 8000fde:	fbb3 f3f0 	udiv	r3, r3, r0
 8000fe2:	fbb3 f3f9 	udiv	r3, r3, r9
 8000fe6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000fea:	f7ff fe75 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 8000fee:	6863      	ldr	r3, [r4, #4]
 8000ff0:	4368      	muls	r0, r5
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	fbb0 f7f3 	udiv	r7, r0, r3
 8000ff8:	f7ff fe6e 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 8000ffc:	6863      	ldr	r3, [r4, #4]
 8000ffe:	4368      	muls	r0, r5
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	fbb0 f3f3 	udiv	r3, r0, r3
 8001006:	fbb3 f3f9 	udiv	r3, r3, r9
 800100a:	fb09 7313 	mls	r3, r9, r3, r7
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	3332      	adds	r3, #50	; 0x32
 8001012:	fbb3 f3f9 	udiv	r3, r3, r9
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800101c:	f7ff fe5c 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 8001020:	6862      	ldr	r2, [r4, #4]
 8001022:	4368      	muls	r0, r5
 8001024:	0052      	lsls	r2, r2, #1
 8001026:	fbb0 faf2 	udiv	sl, r0, r2
 800102a:	f7ff fe55 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800102e:	6863      	ldr	r3, [r4, #4]
 8001030:	4368      	muls	r0, r5
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	fbb0 f3f3 	udiv	r3, r0, r3
 8001038:	fbb3 f3f9 	udiv	r3, r3, r9
 800103c:	fb09 a313 	mls	r3, r9, r3, sl
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	3332      	adds	r3, #50	; 0x32
 8001044:	fbb3 f3f9 	udiv	r3, r3, r9
 8001048:	f003 0307 	and.w	r3, r3, #7
 800104c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800104e:	443b      	add	r3, r7
 8001050:	60b3      	str	r3, [r6, #8]
 8001052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001056:	f7ff fe2f 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 800105a:	2519      	movs	r5, #25
 800105c:	fb05 f300 	mul.w	r3, r5, r0
 8001060:	6860      	ldr	r0, [r4, #4]
 8001062:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001066:	0040      	lsls	r0, r0, #1
 8001068:	fbb3 f3f0 	udiv	r3, r3, r0
 800106c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001070:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001074:	f7ff fe20 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 8001078:	6863      	ldr	r3, [r4, #4]
 800107a:	4368      	muls	r0, r5
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	fbb0 f7f3 	udiv	r7, r0, r3
 8001082:	f7ff fe19 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 8001086:	6863      	ldr	r3, [r4, #4]
 8001088:	4368      	muls	r0, r5
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001090:	fbb3 f3f9 	udiv	r3, r3, r9
 8001094:	fb09 7313 	mls	r3, r9, r3, r7
 8001098:	00db      	lsls	r3, r3, #3
 800109a:	3332      	adds	r3, #50	; 0x32
 800109c:	fbb3 f3f9 	udiv	r3, r3, r9
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80010a6:	f7ff fe07 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 80010aa:	6862      	ldr	r2, [r4, #4]
 80010ac:	4368      	muls	r0, r5
 80010ae:	0052      	lsls	r2, r2, #1
 80010b0:	fbb0 faf2 	udiv	sl, r0, r2
 80010b4:	f7ff fe00 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 80010b8:	e7b9      	b.n	800102e <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80010ba:	429e      	cmp	r6, r3
 80010bc:	d002      	beq.n	80010c4 <UART_SetConfig+0x148>
 80010be:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <UART_SetConfig+0x230>)
 80010c0:	429e      	cmp	r6, r3
 80010c2:	d140      	bne.n	8001146 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80010c4:	f7ff fe08 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 80010c8:	6867      	ldr	r7, [r4, #4]
 80010ca:	2519      	movs	r5, #25
 80010cc:	f04f 0964 	mov.w	r9, #100	; 0x64
 80010d0:	fb05 f300 	mul.w	r3, r5, r0
 80010d4:	00bf      	lsls	r7, r7, #2
 80010d6:	fbb3 f3f7 	udiv	r3, r3, r7
 80010da:	fbb3 f3f9 	udiv	r3, r3, r9
 80010de:	011f      	lsls	r7, r3, #4
 80010e0:	f7ff fdfa 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 80010e4:	6863      	ldr	r3, [r4, #4]
 80010e6:	4368      	muls	r0, r5
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	fbb0 f8f3 	udiv	r8, r0, r3
 80010ee:	f7ff fdf3 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 80010f2:	6863      	ldr	r3, [r4, #4]
 80010f4:	4368      	muls	r0, r5
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80010fc:	fbb3 f3f9 	udiv	r3, r3, r9
 8001100:	fb09 8313 	mls	r3, r9, r3, r8
 8001104:	011b      	lsls	r3, r3, #4
 8001106:	3332      	adds	r3, #50	; 0x32
 8001108:	fbb3 f3f9 	udiv	r3, r3, r9
 800110c:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001110:	f7ff fde2 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
 8001114:	6862      	ldr	r2, [r4, #4]
 8001116:	4368      	muls	r0, r5
 8001118:	0092      	lsls	r2, r2, #2
 800111a:	fbb0 faf2 	udiv	sl, r0, r2
 800111e:	f7ff fddb 	bl	8000cd8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001122:	6863      	ldr	r3, [r4, #4]
 8001124:	4368      	muls	r0, r5
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	fbb0 f3f3 	udiv	r3, r0, r3
 800112c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001130:	fb09 a313 	mls	r3, r9, r3, sl
 8001134:	011b      	lsls	r3, r3, #4
 8001136:	3332      	adds	r3, #50	; 0x32
 8001138:	fbb3 f3f9 	udiv	r3, r3, r9
 800113c:	f003 030f 	and.w	r3, r3, #15
 8001140:	ea43 0308 	orr.w	r3, r3, r8
 8001144:	e783      	b.n	800104e <UART_SetConfig+0xd2>
 8001146:	f7ff fdb7 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 800114a:	6867      	ldr	r7, [r4, #4]
 800114c:	2519      	movs	r5, #25
 800114e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001152:	fb05 f300 	mul.w	r3, r5, r0
 8001156:	00bf      	lsls	r7, r7, #2
 8001158:	fbb3 f3f7 	udiv	r3, r3, r7
 800115c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001160:	011f      	lsls	r7, r3, #4
 8001162:	f7ff fda9 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 8001166:	6863      	ldr	r3, [r4, #4]
 8001168:	4368      	muls	r0, r5
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	fbb0 f8f3 	udiv	r8, r0, r3
 8001170:	f7ff fda2 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 8001174:	6863      	ldr	r3, [r4, #4]
 8001176:	4368      	muls	r0, r5
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	fbb0 f3f3 	udiv	r3, r0, r3
 800117e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001182:	fb09 8313 	mls	r3, r9, r3, r8
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	3332      	adds	r3, #50	; 0x32
 800118a:	fbb3 f3f9 	udiv	r3, r3, r9
 800118e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001192:	f7ff fd91 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 8001196:	6862      	ldr	r2, [r4, #4]
 8001198:	4368      	muls	r0, r5
 800119a:	0092      	lsls	r2, r2, #2
 800119c:	fbb0 faf2 	udiv	sl, r0, r2
 80011a0:	f7ff fd8a 	bl	8000cb8 <HAL_RCC_GetPCLK1Freq>
 80011a4:	e7bd      	b.n	8001122 <UART_SetConfig+0x1a6>
 80011a6:	bf00      	nop
 80011a8:	40011000 	.word	0x40011000
 80011ac:	40011400 	.word	0x40011400

080011b0 <HAL_UART_Init>:
{
 80011b0:	b510      	push	{r4, lr}
  if(huart == NULL)
 80011b2:	4604      	mov	r4, r0
 80011b4:	b340      	cbz	r0, 8001208 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80011b6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80011ba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011be:	b91b      	cbnz	r3, 80011c8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80011c0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80011c4:	f000 f9aa 	bl	800151c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80011c8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80011ca:	2324      	movs	r3, #36	; 0x24
 80011cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80011d0:	68d3      	ldr	r3, [r2, #12]
 80011d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80011d6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80011d8:	4620      	mov	r0, r4
 80011da:	f7ff fecf 	bl	8000f7c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80011de:	6823      	ldr	r3, [r4, #0]
 80011e0:	691a      	ldr	r2, [r3, #16]
 80011e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80011e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80011e8:	695a      	ldr	r2, [r3, #20]
 80011ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80011ee:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80011f6:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011f8:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80011fa:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011fc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80011fe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001202:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001206:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001208:	2001      	movs	r0, #1
}
 800120a:	bd10      	pop	{r4, pc}

0800120c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800120c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120e:	2214      	movs	r2, #20
{
 8001210:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001212:	eb0d 0002 	add.w	r0, sp, r2
 8001216:	2100      	movs	r1, #0
 8001218:	f000 fa02 	bl	8001620 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800121c:	2400      	movs	r4, #0
 800121e:	4b22      	ldr	r3, [pc, #136]	; (80012a8 <MX_GPIO_Init+0x9c>)
 8001220:	9401      	str	r4, [sp, #4]
 8001222:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001224:	4d21      	ldr	r5, [pc, #132]	; (80012ac <MX_GPIO_Init+0xa0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001226:	f042 0204 	orr.w	r2, r2, #4
 800122a:	631a      	str	r2, [r3, #48]	; 0x30
 800122c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800122e:	f002 0204 	and.w	r2, r2, #4
 8001232:	9201      	str	r2, [sp, #4]
 8001234:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001236:	9402      	str	r4, [sp, #8]
 8001238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800123a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800123e:	631a      	str	r2, [r3, #48]	; 0x30
 8001240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001242:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001246:	9202      	str	r2, [sp, #8]
 8001248:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800124a:	9403      	str	r4, [sp, #12]
 800124c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800124e:	f042 0201 	orr.w	r2, r2, #1
 8001252:	631a      	str	r2, [r3, #48]	; 0x30
 8001254:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001256:	f002 0201 	and.w	r2, r2, #1
 800125a:	9203      	str	r2, [sp, #12]
 800125c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	9404      	str	r4, [sp, #16]
 8001260:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001262:	f042 0202 	orr.w	r2, r2, #2
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800126e:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001270:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001272:	4628      	mov	r0, r5
 8001274:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001276:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001278:	f7ff faca 	bl	8000810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800127c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001280:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001282:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001284:	4b0a      	ldr	r3, [pc, #40]	; (80012b0 <MX_GPIO_Init+0xa4>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001286:	480b      	ldr	r0, [pc, #44]	; (80012b4 <MX_GPIO_Init+0xa8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001288:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800128c:	f7ff f9ea 	bl	8000664 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001290:	2320      	movs	r3, #32
 8001292:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001294:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001296:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001298:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012a0:	f7ff f9e0 	bl	8000664 <HAL_GPIO_Init>

}
 80012a4:	b00b      	add	sp, #44	; 0x2c
 80012a6:	bd30      	pop	{r4, r5, pc}
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40020000 	.word	0x40020000
 80012b0:	10210000 	.word	0x10210000
 80012b4:	40020800 	.word	0x40020800

080012b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b8:	b530      	push	{r4, r5, lr}
 80012ba:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012bc:	2230      	movs	r2, #48	; 0x30
 80012be:	2100      	movs	r1, #0
 80012c0:	a808      	add	r0, sp, #32
 80012c2:	f000 f9ad 	bl	8001620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c6:	2100      	movs	r1, #0
 80012c8:	2214      	movs	r2, #20
 80012ca:	a803      	add	r0, sp, #12
 80012cc:	f000 f9a8 	bl	8001620 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d0:	2400      	movs	r4, #0
 80012d2:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <SystemClock_Config+0x8c>)
 80012d4:	9401      	str	r4, [sp, #4]
 80012d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012dc:	641a      	str	r2, [r3, #64]	; 0x40
 80012de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012e0:	4a19      	ldr	r2, [pc, #100]	; (8001348 <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012ea:	9402      	str	r4, [sp, #8]
 80012ec:	6813      	ldr	r3, [r2, #0]
 80012ee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	6813      	ldr	r3, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012fa:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001300:	9302      	str	r3, [sp, #8]
 8001302:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001304:	2301      	movs	r3, #1
 8001306:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001308:	2310      	movs	r3, #16
 800130a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 800130c:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800130e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001312:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001314:	2304      	movs	r3, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001316:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001318:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800131c:	2307      	movs	r3, #7
 800131e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001320:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001322:	950e      	str	r5, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001324:	f7ff fa7e 	bl	8000824 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001328:	230f      	movs	r3, #15
 800132a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800132c:	4629      	mov	r1, r5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800132e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001332:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001334:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001336:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001338:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800133a:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800133c:	f7ff fc22 	bl	8000b84 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001340:	b015      	add	sp, #84	; 0x54
 8001342:	bd30      	pop	{r4, r5, pc}
 8001344:	40023800 	.word	0x40023800
 8001348:	40007000 	.word	0x40007000

0800134c <main>:
{
 800134c:	b508      	push	{r3, lr}
  HAL_Init();
 800134e:	f7ff f8ed 	bl	800052c <HAL_Init>
  SystemClock_Config();
 8001352:	f7ff ffb1 	bl	80012b8 <SystemClock_Config>
  MX_GPIO_Init();
 8001356:	f7ff ff59 	bl	800120c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800135a:	f000 f8c3 	bl	80014e4 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800135e:	f000 f85d 	bl	800141c <MX_TIM3_Init>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001362:	4c04      	ldr	r4, [pc, #16]	; (8001374 <main+0x28>)
 8001364:	4620      	mov	r0, r4
 8001366:	2120      	movs	r1, #32
 8001368:	f7ff fa57 	bl	800081a <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 800136c:	20c8      	movs	r0, #200	; 0xc8
 800136e:	f7ff f909 	bl	8000584 <HAL_Delay>
 8001372:	e7f7      	b.n	8001364 <main+0x18>
 8001374:	40020000 	.word	0x40020000

08001378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001378:	4770      	bx	lr
	...

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <HAL_MspInit+0x3c>)
 8001380:	2100      	movs	r1, #0
 8001382:	9100      	str	r1, [sp, #0]
 8001384:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001386:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800138a:	645a      	str	r2, [r3, #68]	; 0x44
 800138c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800138e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001392:	9200      	str	r2, [sp, #0]
 8001394:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001396:	9101      	str	r1, [sp, #4]
 8001398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800139a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800139e:	641a      	str	r2, [r3, #64]	; 0x40
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a6:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013a8:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80013aa:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ac:	f7ff f8fe 	bl	80005ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b0:	b003      	add	sp, #12
 80013b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80013b6:	bf00      	nop
 80013b8:	40023800 	.word	0x40023800

080013bc <NMI_Handler>:
 80013bc:	4770      	bx	lr

080013be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013be:	e7fe      	b.n	80013be <HardFault_Handler>

080013c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c0:	e7fe      	b.n	80013c0 <MemManage_Handler>

080013c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c2:	e7fe      	b.n	80013c2 <BusFault_Handler>

080013c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c4:	e7fe      	b.n	80013c4 <UsageFault_Handler>

080013c6 <SVC_Handler>:
 80013c6:	4770      	bx	lr

080013c8 <DebugMon_Handler>:
 80013c8:	4770      	bx	lr

080013ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ca:	4770      	bx	lr

080013cc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013cc:	f7ff b8c8 	b.w	8000560 <HAL_IncTick>

080013d0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d0:	490f      	ldr	r1, [pc, #60]	; (8001410 <SystemInit+0x40>)
 80013d2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80013d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80013de:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <SystemInit+0x44>)
 80013e0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80013e2:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80013e4:	f042 0201 	orr.w	r2, r2, #1
 80013e8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80013ea:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80013f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80013f6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80013f8:	4a07      	ldr	r2, [pc, #28]	; (8001418 <SystemInit+0x48>)
 80013fa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001402:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001404:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001406:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800140a:	608b      	str	r3, [r1, #8]
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00
 8001414:	40023800 	.word	0x40023800
 8001418:	24003010 	.word	0x24003010

0800141c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800141c:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141e:	2400      	movs	r4, #0
{
 8001420:	b086      	sub	sp, #24
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001422:	2210      	movs	r2, #16
 8001424:	4621      	mov	r1, r4
 8001426:	a802      	add	r0, sp, #8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001428:	9400      	str	r4, [sp, #0]
 800142a:	9401      	str	r4, [sp, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800142c:	f000 f8f8 	bl	8001620 <memset>

  htim3.Instance = TIM3;
 8001430:	4811      	ldr	r0, [pc, #68]	; (8001478 <MX_TIM3_Init+0x5c>)
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <MX_TIM3_Init+0x60>)
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001434:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 8001436:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 0;
 800143a:	60c4      	str	r4, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800143e:	f7ff fca7 	bl	8000d90 <HAL_TIM_IC_Init>
 8001442:	b108      	cbz	r0, 8001448 <MX_TIM3_Init+0x2c>
  {
    Error_Handler();
 8001444:	f7ff ff98 	bl	8001378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001448:	4669      	mov	r1, sp
 800144a:	480b      	ldr	r0, [pc, #44]	; (8001478 <MX_TIM3_Init+0x5c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144c:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800144e:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001450:	f7ff fd72 	bl	8000f38 <HAL_TIMEx_MasterConfigSynchronization>
 8001454:	b108      	cbz	r0, 800145a <MX_TIM3_Init+0x3e>
  {
    Error_Handler();
 8001456:	f7ff ff8f 	bl	8001378 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800145a:	2200      	movs	r2, #0
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800145c:	2301      	movs	r3, #1
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800145e:	a902      	add	r1, sp, #8
 8001460:	4805      	ldr	r0, [pc, #20]	; (8001478 <MX_TIM3_Init+0x5c>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001462:	9202      	str	r2, [sp, #8]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001464:	9303      	str	r3, [sp, #12]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001466:	9204      	str	r2, [sp, #16]
  sConfigIC.ICFilter = 0;
 8001468:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800146a:	f7ff fcdd 	bl	8000e28 <HAL_TIM_IC_ConfigChannel>
 800146e:	b108      	cbz	r0, 8001474 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001470:	f7ff ff82 	bl	8001378 <Error_Handler>
  }

}
 8001474:	b006      	add	sp, #24
 8001476:	bd10      	pop	{r4, pc}
 8001478:	2000002c 	.word	0x2000002c
 800147c:	40000400 	.word	0x40000400

08001480 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001480:	b510      	push	{r4, lr}
 8001482:	4604      	mov	r4, r0
 8001484:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	2214      	movs	r2, #20
 8001488:	2100      	movs	r1, #0
 800148a:	a803      	add	r0, sp, #12
 800148c:	f000 f8c8 	bl	8001620 <memset>
  if(tim_icHandle->Instance==TIM3)
 8001490:	6822      	ldr	r2, [r4, #0]
 8001492:	4b12      	ldr	r3, [pc, #72]	; (80014dc <HAL_TIM_IC_MspInit+0x5c>)
 8001494:	429a      	cmp	r2, r3
 8001496:	d11f      	bne.n	80014d8 <HAL_TIM_IC_MspInit+0x58>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001498:	f503 330d 	add.w	r3, r3, #144384	; 0x23400
 800149c:	2100      	movs	r1, #0
 800149e:	9101      	str	r1, [sp, #4]
 80014a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a2:	480f      	ldr	r0, [pc, #60]	; (80014e0 <HAL_TIM_IC_MspInit+0x60>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014a4:	f042 0202 	orr.w	r2, r2, #2
 80014a8:	641a      	str	r2, [r3, #64]	; 0x40
 80014aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014ac:	f002 0202 	and.w	r2, r2, #2
 80014b0:	9201      	str	r2, [sp, #4]
 80014b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b4:	9102      	str	r1, [sp, #8]
 80014b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014b8:	f042 0201 	orr.w	r2, r2, #1
 80014bc:	631a      	str	r2, [r3, #48]	; 0x30
 80014be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	9302      	str	r3, [sp, #8]
 80014c6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80014c8:	2340      	movs	r3, #64	; 0x40
 80014ca:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014cc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ce:	2302      	movs	r3, #2
 80014d0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014d2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d4:	f7ff f8c6 	bl	8000664 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80014d8:	b008      	add	sp, #32
 80014da:	bd10      	pop	{r4, pc}
 80014dc:	40000400 	.word	0x40000400
 80014e0:	40020000 	.word	0x40020000

080014e4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80014e4:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 80014e6:	480b      	ldr	r0, [pc, #44]	; (8001514 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 80014e8:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <MX_USART2_UART_Init+0x34>)
 80014ea:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80014ee:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f2:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014f4:	2300      	movs	r3, #0
 80014f6:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f8:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fa:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014fc:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fe:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001500:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001502:	f7ff fe55 	bl	80011b0 <HAL_UART_Init>
 8001506:	b118      	cbz	r0, 8001510 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001508:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800150c:	f7ff bf34 	b.w	8001378 <Error_Handler>
 8001510:	bd08      	pop	{r3, pc}
 8001512:	bf00      	nop
 8001514:	20000068 	.word	0x20000068
 8001518:	40004400 	.word	0x40004400

0800151c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800151c:	b510      	push	{r4, lr}
 800151e:	4604      	mov	r4, r0
 8001520:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001522:	2214      	movs	r2, #20
 8001524:	2100      	movs	r1, #0
 8001526:	a803      	add	r0, sp, #12
 8001528:	f000 f87a 	bl	8001620 <memset>
  if(uartHandle->Instance==USART2)
 800152c:	6822      	ldr	r2, [r4, #0]
 800152e:	4b13      	ldr	r3, [pc, #76]	; (800157c <HAL_UART_MspInit+0x60>)
 8001530:	429a      	cmp	r2, r3
 8001532:	d120      	bne.n	8001576 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001534:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001538:	2100      	movs	r1, #0
 800153a:	9101      	str	r1, [sp, #4]
 800153c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153e:	4810      	ldr	r0, [pc, #64]	; (8001580 <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001540:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001544:	641a      	str	r2, [r3, #64]	; 0x40
 8001546:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001548:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800154c:	9201      	str	r2, [sp, #4]
 800154e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001550:	9102      	str	r1, [sp, #8]
 8001552:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001554:	f042 0201 	orr.w	r2, r2, #1
 8001558:	631a      	str	r2, [r3, #48]	; 0x30
 800155a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	9302      	str	r3, [sp, #8]
 8001562:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001564:	230c      	movs	r3, #12
 8001566:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001568:	2302      	movs	r3, #2
 800156a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800156e:	2307      	movs	r3, #7
 8001570:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001572:	f7ff f877 	bl	8000664 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001576:	b008      	add	sp, #32
 8001578:	bd10      	pop	{r4, pc}
 800157a:	bf00      	nop
 800157c:	40004400 	.word	0x40004400
 8001580:	40020000 	.word	0x40020000

08001584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001584:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001588:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800158a:	e003      	b.n	8001594 <LoopCopyDataInit>

0800158c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800158c:	4b0c      	ldr	r3, [pc, #48]	; (80015c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800158e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001590:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001592:	3104      	adds	r1, #4

08001594 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001594:	480b      	ldr	r0, [pc, #44]	; (80015c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001596:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001598:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800159a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800159c:	d3f6      	bcc.n	800158c <CopyDataInit>
  ldr  r2, =_sbss
 800159e:	4a0b      	ldr	r2, [pc, #44]	; (80015cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80015a0:	e002      	b.n	80015a8 <LoopFillZerobss>

080015a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80015a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80015a4:	f842 3b04 	str.w	r3, [r2], #4

080015a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80015aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80015ac:	d3f9      	bcc.n	80015a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80015ae:	f7ff ff0f 	bl	80013d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015b2:	f000 f811 	bl	80015d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015b6:	f7ff fec9 	bl	800134c <main>
  bx  lr    
 80015ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80015bc:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80015c0:	08001670 	.word	0x08001670
  ldr  r0, =_sdata
 80015c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80015c8:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80015cc:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80015d0:	200000a8 	.word	0x200000a8

080015d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015d4:	e7fe      	b.n	80015d4 <ADC_IRQHandler>
	...

080015d8 <__libc_init_array>:
 80015d8:	b570      	push	{r4, r5, r6, lr}
 80015da:	4e0d      	ldr	r6, [pc, #52]	; (8001610 <__libc_init_array+0x38>)
 80015dc:	4c0d      	ldr	r4, [pc, #52]	; (8001614 <__libc_init_array+0x3c>)
 80015de:	1ba4      	subs	r4, r4, r6
 80015e0:	10a4      	asrs	r4, r4, #2
 80015e2:	2500      	movs	r5, #0
 80015e4:	42a5      	cmp	r5, r4
 80015e6:	d109      	bne.n	80015fc <__libc_init_array+0x24>
 80015e8:	4e0b      	ldr	r6, [pc, #44]	; (8001618 <__libc_init_array+0x40>)
 80015ea:	4c0c      	ldr	r4, [pc, #48]	; (800161c <__libc_init_array+0x44>)
 80015ec:	f000 f820 	bl	8001630 <_init>
 80015f0:	1ba4      	subs	r4, r4, r6
 80015f2:	10a4      	asrs	r4, r4, #2
 80015f4:	2500      	movs	r5, #0
 80015f6:	42a5      	cmp	r5, r4
 80015f8:	d105      	bne.n	8001606 <__libc_init_array+0x2e>
 80015fa:	bd70      	pop	{r4, r5, r6, pc}
 80015fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001600:	4798      	blx	r3
 8001602:	3501      	adds	r5, #1
 8001604:	e7ee      	b.n	80015e4 <__libc_init_array+0xc>
 8001606:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800160a:	4798      	blx	r3
 800160c:	3501      	adds	r5, #1
 800160e:	e7f2      	b.n	80015f6 <__libc_init_array+0x1e>
 8001610:	08001668 	.word	0x08001668
 8001614:	08001668 	.word	0x08001668
 8001618:	08001668 	.word	0x08001668
 800161c:	0800166c 	.word	0x0800166c

08001620 <memset>:
 8001620:	4402      	add	r2, r0
 8001622:	4603      	mov	r3, r0
 8001624:	4293      	cmp	r3, r2
 8001626:	d100      	bne.n	800162a <memset+0xa>
 8001628:	4770      	bx	lr
 800162a:	f803 1b01 	strb.w	r1, [r3], #1
 800162e:	e7f9      	b.n	8001624 <memset+0x4>

08001630 <_init>:
 8001630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001632:	bf00      	nop
 8001634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001636:	bc08      	pop	{r3}
 8001638:	469e      	mov	lr, r3
 800163a:	4770      	bx	lr

0800163c <_fini>:
 800163c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800163e:	bf00      	nop
 8001640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001642:	bc08      	pop	{r3}
 8001644:	469e      	mov	lr, r3
 8001646:	4770      	bx	lr
