v 3
file . "pong.vhdl" "20191123215134.000" "20191123145135.706":
  entity pong at 8( 98) + 0 on 27;
  architecture rtl of pong at 41( 719) + 0 on 28;
