Warning (10268): Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments File: /home/paok/Documents/Verilog_Labs/UpDown_Counter/clk_divider.v Line: 10
