[11/08 04:06:59      0s] 
[11/08 04:06:59      0s] Cadence Innovus(TM) Implementation System.
[11/08 04:06:59      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/08 04:06:59      0s] 
[11/08 04:06:59      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[11/08 04:06:59      0s] Options:	-log risc_v_Pad_Frame_log.log 
[11/08 04:06:59      0s] Date:		Wed Nov  8 04:06:59 2023
[11/08 04:06:59      0s] Host:		ip-172-31-46-123.us-east-2.compute.internal (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
[11/08 04:06:59      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/08 04:06:59      0s] 
[11/08 04:06:59      0s] License:
[11/08 04:06:59      0s] 		[04:06:59.302529] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[11/08 04:06:59      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/08 04:06:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/08 04:07:16     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[11/08 04:07:19     19s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[11/08 04:07:19     19s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[11/08 04:07:19     19s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[11/08 04:07:19     19s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[11/08 04:07:19     19s] @(#)CDS: CPE v21.12-s094
[11/08 04:07:19     19s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/08 04:07:19     19s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[11/08 04:07:19     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/08 04:07:19     19s] @(#)CDS: RCDB 11.15.0
[11/08 04:07:19     19s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[11/08 04:07:19     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb.

[11/08 04:07:19     19s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/08 04:07:22     22s] 
[11/08 04:07:22     22s] **INFO:  MMMC transition support version v31-84 
[11/08 04:07:22     22s] 
[11/08 04:07:22     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/08 04:07:22     22s] <CMD> suppressMessage ENCEXT-2799
[11/08 04:07:22     22s] <CMD> win
[11/08 04:07:54     26s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/08 04:07:54     26s] <CMD> set conf_qxconf_file NULL
[11/08 04:07:54     26s] <CMD> set conf_qxlib_file NULL
[11/08 04:07:54     26s] <CMD> set dbgDualViewAwareXTree 1
[11/08 04:07:54     26s] <CMD> set defHierChar /
[11/08 04:07:54     26s] <CMD> set distributed_client_message_echo 1
[11/08 04:07:54     26s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[11/08 04:07:54     26s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[11/08 04:07:54     26s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[11/08 04:07:54     26s] <CMD> set enc_enable_print_mode_command_reset_options 1
[11/08 04:07:54     26s] <CMD> set init_gnd_net VSS
[11/08 04:07:54     26s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef}
[11/08 04:07:54     26s] <CMD> set init_mmmc_file ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/08 04:07:54     26s] <CMD> set init_pwr_net VDD
[11/08 04:07:54     26s] <CMD> set init_verilog ../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v
[11/08 04:07:54     26s] <CMD> get_message -id GLOBAL-100 -suppress
[11/08 04:07:54     26s] <CMD> get_message -id GLOBAL-100 -suppress
[11/08 04:07:54     26s] <CMD> set latch_time_borrow_mode max_borrow
[11/08 04:07:54     26s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/08 04:07:54     26s] <CMD> set pegDefaultResScaleFactor 1
[11/08 04:07:54     26s] <CMD> set pegDetailResScaleFactor 1
[11/08 04:07:54     26s] <CMD> set pegEnableDualViewForTQuantus 1
[11/08 04:07:54     26s] <CMD> get_message -id GLOBAL-100 -suppress
[11/08 04:07:54     26s] <CMD> get_message -id GLOBAL-100 -suppress
[11/08 04:07:54     26s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[11/08 04:07:54     26s] <CMD> set spgUnflattenIlmInCheckPlace 2
[11/08 04:07:54     26s] <CMD> get_message -id GLOBAL-100 -suppress
[11/08 04:07:54     26s] <CMD> get_message -id GLOBAL-100 -suppress
[11/08 04:07:54     26s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/08 04:07:54     26s] <CMD> set defStreamOutCheckUncolored false
[11/08 04:07:54     26s] <CMD> set init_io_file ../Innovus_inputs/bwco_frame_GPDK045.ioc
[11/08 04:07:54     26s] <CMD> set init_verilog_tolerate_port_mismatch 0
[11/08 04:07:54     26s] <CMD> set load_netlist_ignore_undefined_cell 1
[11/08 04:07:55     27s] <CMD> init_design
[11/08 04:07:56     27s] #% Begin Load MMMC data ... (date=11/08 04:07:56, mem=652.2M)
[11/08 04:07:56     27s] #% End Load MMMC data ... (date=11/08 04:07:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=652.7M, current mem=652.7M)
[11/08 04:07:56     27s] 
[11/08 04:07:56     27s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[11/08 04:07:56     27s] 
[11/08 04:07:56     27s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[11/08 04:07:56     27s] Set DBUPerIGU to M2 pitch 400.
[11/08 04:07:56     27s] 
[11/08 04:07:56     27s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-58' for more detail.
[11/08 04:07:56     27s] 
[11/08 04:07:56     27s] Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045.lef ...
[11/08 04:07:56     27s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/08 04:07:56     27s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 04:07:56     27s] Type 'man IMPLF-61' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-201' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-201' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-201' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-201' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-201' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-201' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 04:07:56     27s] Type 'man IMPLF-200' for more detail.
[11/08 04:07:56     27s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/08 04:07:56     27s] To increase the message display limit, refer to the product command reference manual.
[11/08 04:07:56     27s] 
[11/08 04:07:56     27s] viaInitial starts at Wed Nov  8 04:07:56 2023
viaInitial ends at Wed Nov  8 04:07:56 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/08 04:07:56     27s] Loading view definition file from ../Innovus_inputs/WC_BC_GPDK045_bwco_Analysis.view
[11/08 04:07:56     27s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/08 04:07:57     28s] Read 489 cells in library 'slow_vdd1v0' 
[11/08 04:07:57     28s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[11/08 04:07:57     28s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/08 04:07:57     28s] Read 16 cells in library 'slow_vdd1v0' 
[11/08 04:07:57     28s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=713.6M, current mem=670.1M)
[11/08 04:07:57     28s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.5M, fe_cpu=0.47min, fe_real=0.97min, fe_mem=890.9M) ***
[11/08 04:07:57     28s] #% Begin Load netlist data ... (date=11/08 04:07:57, mem=669.1M)
[11/08 04:07:57     28s] *** Begin netlist parsing (mem=890.9M) ***
[11/08 04:07:57     28s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/08 04:07:57     28s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/08 04:07:57     28s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/08 04:07:57     28s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[11/08 04:07:57     28s] Created 505 new cells from 1 timing libraries.
[11/08 04:07:57     28s] Reading netlist ...
[11/08 04:07:57     28s] Backslashed names will retain backslash and a trailing blank character.
[11/08 04:07:57     28s] Reading verilog netlist '../Logic_synthesis/Netlist/risc_v_Pad_Frame_opt.v'
[11/08 04:07:57     28s] 
[11/08 04:07:57     28s] *** Memory Usage v#1 (Current mem = 890.910M, initial mem = 311.355M) ***
[11/08 04:07:57     28s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=890.9M) ***
[11/08 04:07:57     28s] #% End Load netlist data ... (date=11/08 04:07:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=676.8M, current mem=676.8M)
[11/08 04:07:57     28s] Top level cell is risc_v_Pad_Frame.
[11/08 04:07:57     28s] Hooked 505 DB cells to tlib cells.
[11/08 04:07:57     28s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=685.1M, current mem=685.1M)
[11/08 04:07:57     28s] Starting recursive module instantiation check.
[11/08 04:07:57     28s] No recursion found.
[11/08 04:07:57     28s] Building hierarchical netlist for Cell risc_v_Pad_Frame ...
[11/08 04:07:57     28s] *** Netlist is unique.
[11/08 04:07:57     28s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/08 04:07:57     28s] ** info: there are 601 modules.
[11/08 04:07:57     28s] ** info: there are 3868 stdCell insts.
[11/08 04:07:57     28s] ** info: there are 8 Pad insts.
[11/08 04:07:57     28s] 
[11/08 04:07:57     28s] *** Memory Usage v#1 (Current mem = 945.336M, initial mem = 311.355M) ***
[11/08 04:07:57     28s] Reading IO assignment file "../Innovus_inputs/bwco_frame_GPDK045.ioc" ...
[11/08 04:07:57     28s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[11/08 04:07:57     28s] Type 'man IMPFP-4008' for more detail.
[11/08 04:07:57     28s] **WARN: (IMPFP-53):	Failed to find instance 'NW_padIORINGCORNER'.
[11/08 04:07:57     28s] **WARN: (IMPFP-53):	Failed to find instance 'SW_padIORINGCORNER'.
[11/08 04:07:57     28s] **ERROR: (IMPFP-3114):	In iopad section, bottomright is unknown. It should be one of keepclear, locals, endspace, or inst.
**ERROR: (IMPFP-3114):	In iopad section, right is unknown. It should be one of keepclear, locals, endspace, or inst.
**ERROR: (IMPFP-3114):	In iopad section, topright is unknown. It should be one of keepclear, locals, endspace, or inst.
**ERROR: (IMPFP-3114):	In iopad section, top is unknown. It should be one of keepclear, locals, endspace, or inst.
Adjusting Core to Bottom to: 0.1600.
[11/08 04:07:57     28s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 04:07:57     28s] Type 'man IMPFP-3961' for more detail.
[11/08 04:07:57     28s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 04:07:57     28s] Type 'man IMPFP-3961' for more detail.
[11/08 04:07:57     28s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 04:07:57     28s] Type 'man IMPFP-3961' for more detail.
[11/08 04:07:57     28s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 04:07:57     28s] Type 'man IMPFP-3961' for more detail.
[11/08 04:07:57     28s] Start create_tracks
[11/08 04:07:57     28s] Set Default Net Delay as 1000 ps.
[11/08 04:07:57     28s] Set Default Net Load as 0.5 pF. 
[11/08 04:07:57     28s] Set Default Input Pin Transition as 0.1 ps.
[11/08 04:07:57     28s] Pre-connect netlist-defined P/G connections...
[11/08 04:07:57     28s]   Updated 4 instances.
[11/08 04:07:57     29s] Extraction setup Started 
[11/08 04:07:57     29s] 
[11/08 04:07:57     29s] Trim Metal Layers:
[11/08 04:07:57     29s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/08 04:07:57     29s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/08 04:07:57     29s] __QRC_SADV_USE_LE__ is set 0
[11/08 04:07:58     29s] Metal Layer Id 1 is Metal1 
[11/08 04:07:58     29s] Metal Layer Id 2 is Metal2 
[11/08 04:07:58     29s] Metal Layer Id 3 is Metal3 
[11/08 04:07:58     29s] Metal Layer Id 4 is Metal4 
[11/08 04:07:58     29s] Metal Layer Id 5 is Metal5 
[11/08 04:07:58     29s] Metal Layer Id 6 is Metal6 
[11/08 04:07:58     29s] Metal Layer Id 7 is Metal7 
[11/08 04:07:58     29s] Metal Layer Id 8 is Metal8 
[11/08 04:07:58     29s] Metal Layer Id 9 is Metal9 
[11/08 04:07:58     29s] Metal Layer Id 10 is Metal10 
[11/08 04:07:58     29s] Metal Layer Id 11 is Metal11 
[11/08 04:07:58     29s] Via Layer Id 33 is Cont 
[11/08 04:07:58     29s] Via Layer Id 34 is Via1 
[11/08 04:07:58     29s] Via Layer Id 35 is Via2 
[11/08 04:07:58     29s] Via Layer Id 36 is Via3 
[11/08 04:07:58     29s] Via Layer Id 37 is Via4 
[11/08 04:07:58     29s] Via Layer Id 38 is Via5 
[11/08 04:07:58     29s] Via Layer Id 39 is Via6 
[11/08 04:07:58     29s] Via Layer Id 40 is Via7 
[11/08 04:07:58     29s] Via Layer Id 41 is Via8 
[11/08 04:07:58     29s] Via Layer Id 42 is Via9 
[11/08 04:07:58     29s] Via Layer Id 43 is Via10 
[11/08 04:07:58     29s] Via Layer Id 44 is Bondpad 
[11/08 04:07:58     29s] 
[11/08 04:07:58     29s] Trim Metal Layers:
[11/08 04:07:58     29s] Generating auto layer map file.
[11/08 04:07:58     29s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/08 04:07:58     29s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/08 04:07:58     29s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/08 04:07:58     29s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/08 04:07:58     29s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/08 04:07:58     29s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/08 04:07:58     29s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/08 04:07:58     29s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/08 04:07:58     29s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/08 04:07:58     29s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/08 04:07:58     29s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/08 04:07:58     29s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/08 04:07:58     29s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/08 04:07:58     29s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/08 04:07:58     29s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/08 04:07:58     29s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/08 04:07:58     29s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/08 04:07:58     29s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/08 04:07:58     29s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/08 04:07:58     29s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/08 04:07:58     29s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/08 04:07:58     29s] Metal Layer Id 1 mapped to 5 
[11/08 04:07:58     29s] Via Layer Id 1 mapped to 6 
[11/08 04:07:58     29s] Metal Layer Id 2 mapped to 7 
[11/08 04:07:58     29s] Via Layer Id 2 mapped to 8 
[11/08 04:07:58     29s] Metal Layer Id 3 mapped to 9 
[11/08 04:07:58     29s] Via Layer Id 3 mapped to 10 
[11/08 04:07:58     29s] Metal Layer Id 4 mapped to 11 
[11/08 04:07:58     29s] Via Layer Id 4 mapped to 12 
[11/08 04:07:58     29s] Metal Layer Id 5 mapped to 13 
[11/08 04:07:58     29s] Via Layer Id 5 mapped to 14 
[11/08 04:07:58     29s] Metal Layer Id 6 mapped to 15 
[11/08 04:07:58     29s] Via Layer Id 6 mapped to 16 
[11/08 04:07:58     29s] Metal Layer Id 7 mapped to 17 
[11/08 04:07:58     29s] Via Layer Id 7 mapped to 18 
[11/08 04:07:58     29s] Metal Layer Id 8 mapped to 19 
[11/08 04:07:58     29s] Via Layer Id 8 mapped to 20 
[11/08 04:07:58     29s] Metal Layer Id 9 mapped to 21 
[11/08 04:07:58     29s] Via Layer Id 9 mapped to 22 
[11/08 04:07:58     29s] Metal Layer Id 10 mapped to 23 
[11/08 04:07:58     29s] Via Layer Id 10 mapped to 24 
[11/08 04:07:58     29s] Metal Layer Id 11 mapped to 25 
[11/08 04:07:59     30s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/08 04:07:59     30s] eee: Reading patterns meta data.
[11/08 04:07:59     30s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[11/08 04:07:59     30s] Restore PreRoute Pattern Extraction data failed.
[11/08 04:07:59     30s] Importing multi-corner technology file(s) for preRoute extraction...
[11/08 04:07:59     30s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/08 04:08:00     30s] Metal Layer Id 1 is Metal1 
[11/08 04:08:00     30s] Metal Layer Id 2 is Metal2 
[11/08 04:08:00     30s] Metal Layer Id 3 is Metal3 
[11/08 04:08:00     30s] Metal Layer Id 4 is Metal4 
[11/08 04:08:00     30s] Metal Layer Id 5 is Metal5 
[11/08 04:08:00     30s] Metal Layer Id 6 is Metal6 
[11/08 04:08:00     30s] Metal Layer Id 7 is Metal7 
[11/08 04:08:00     30s] Metal Layer Id 8 is Metal8 
[11/08 04:08:00     30s] Metal Layer Id 9 is Metal9 
[11/08 04:08:00     30s] Metal Layer Id 10 is Metal10 
[11/08 04:08:00     30s] Metal Layer Id 11 is Metal11 
[11/08 04:08:00     30s] Via Layer Id 33 is Cont 
[11/08 04:08:00     30s] Via Layer Id 34 is Via1 
[11/08 04:08:00     30s] Via Layer Id 35 is Via2 
[11/08 04:08:00     30s] Via Layer Id 36 is Via3 
[11/08 04:08:00     30s] Via Layer Id 37 is Via4 
[11/08 04:08:00     30s] Via Layer Id 38 is Via5 
[11/08 04:08:00     30s] Via Layer Id 39 is Via6 
[11/08 04:08:00     30s] Via Layer Id 40 is Via7 
[11/08 04:08:00     30s] Via Layer Id 41 is Via8 
[11/08 04:08:00     30s] Via Layer Id 42 is Via9 
[11/08 04:08:00     30s] Via Layer Id 43 is Via10 
[11/08 04:08:00     30s] Via Layer Id 44 is Bondpad 
[11/08 04:08:00     31s] 
[11/08 04:08:00     31s] Trim Metal Layers:
[11/08 04:08:00     31s] Generating auto layer map file.
[11/08 04:08:00     31s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/08 04:08:00     31s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/08 04:08:00     31s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/08 04:08:00     31s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/08 04:08:00     31s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/08 04:08:00     31s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/08 04:08:00     31s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/08 04:08:00     31s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/08 04:08:00     31s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/08 04:08:00     31s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/08 04:08:00     31s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/08 04:08:00     31s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/08 04:08:00     31s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/08 04:08:00     31s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/08 04:08:00     31s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/08 04:08:00     31s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/08 04:08:00     31s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/08 04:08:00     31s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/08 04:08:00     31s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/08 04:08:00     31s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/08 04:08:00     31s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/08 04:08:00     31s] Metal Layer Id 1 mapped to 5 
[11/08 04:08:00     31s] Via Layer Id 1 mapped to 6 
[11/08 04:08:00     31s] Metal Layer Id 2 mapped to 7 
[11/08 04:08:00     31s] Via Layer Id 2 mapped to 8 
[11/08 04:08:00     31s] Metal Layer Id 3 mapped to 9 
[11/08 04:08:00     31s] Via Layer Id 3 mapped to 10 
[11/08 04:08:00     31s] Metal Layer Id 4 mapped to 11 
[11/08 04:08:00     31s] Via Layer Id 4 mapped to 12 
[11/08 04:08:00     31s] Metal Layer Id 5 mapped to 13 
[11/08 04:08:00     31s] Via Layer Id 5 mapped to 14 
[11/08 04:08:00     31s] Metal Layer Id 6 mapped to 15 
[11/08 04:08:00     31s] Via Layer Id 6 mapped to 16 
[11/08 04:08:00     31s] Metal Layer Id 7 mapped to 17 
[11/08 04:08:00     31s] Via Layer Id 7 mapped to 18 
[11/08 04:08:00     31s] Metal Layer Id 8 mapped to 19 
[11/08 04:08:00     31s] Via Layer Id 8 mapped to 20 
[11/08 04:08:00     31s] Metal Layer Id 9 mapped to 21 
[11/08 04:08:00     31s] Via Layer Id 9 mapped to 22 
[11/08 04:08:00     31s] Metal Layer Id 10 mapped to 23 
[11/08 04:08:00     31s] Via Layer Id 10 mapped to 24 
[11/08 04:08:00     31s] Metal Layer Id 11 mapped to 25 
[11/08 04:08:03     34s] Completed (cpu: 0:00:05.6 real: 0:00:05.0)
[11/08 04:08:03     34s] Set Shrink Factor to 1.00000
[11/08 04:08:03     34s] Summary of Active RC-Corners : 
[11/08 04:08:03     34s]  
[11/08 04:08:03     34s]  Analysis View: AnalysisView_WC
[11/08 04:08:03     34s]     RC-Corner Name        : RC_Extraction_WC
[11/08 04:08:03     34s]     RC-Corner Index       : 0
[11/08 04:08:03     34s]     RC-Corner Temperature : 25 Celsius
[11/08 04:08:03     34s]     RC-Corner Cap Table   : ''
[11/08 04:08:03     34s]     RC-Corner PreRoute Res Factor         : 1
[11/08 04:08:03     34s]     RC-Corner PreRoute Cap Factor         : 1
[11/08 04:08:03     34s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/08 04:08:03     34s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/08 04:08:03     34s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/08 04:08:03     34s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/08 04:08:03     34s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/08 04:08:03     34s]  
[11/08 04:08:03     34s]  Analysis View: AnalysisView_BC
[11/08 04:08:03     34s]     RC-Corner Name        : RC_Extraction_BC
[11/08 04:08:03     34s]     RC-Corner Index       : 1
[11/08 04:08:03     34s]     RC-Corner Temperature : 25 Celsius
[11/08 04:08:03     34s]     RC-Corner Cap Table   : ''
[11/08 04:08:03     34s]     RC-Corner PreRoute Res Factor         : 1
[11/08 04:08:03     34s]     RC-Corner PreRoute Cap Factor         : 1
[11/08 04:08:03     34s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/08 04:08:03     34s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/08 04:08:03     34s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/08 04:08:03     34s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/08 04:08:03     34s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/08 04:08:03     34s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[11/08 04:08:03     34s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[11/08 04:08:03     34s] 
[11/08 04:08:03     34s] Trim Metal Layers:
[11/08 04:08:03     34s] LayerId::1 widthSet size::1
[11/08 04:08:03     34s] LayerId::2 widthSet size::1
[11/08 04:08:03     34s] LayerId::3 widthSet size::1
[11/08 04:08:03     34s] LayerId::4 widthSet size::1
[11/08 04:08:03     34s] LayerId::5 widthSet size::1
[11/08 04:08:03     34s] LayerId::6 widthSet size::1
[11/08 04:08:03     34s] LayerId::7 widthSet size::1
[11/08 04:08:03     34s] LayerId::8 widthSet size::1
[11/08 04:08:03     34s] LayerId::9 widthSet size::1
[11/08 04:08:03     34s] LayerId::10 widthSet size::1
[11/08 04:08:03     34s] LayerId::11 widthSet size::1
[11/08 04:08:03     34s] Updating RC grid for preRoute extraction ...
[11/08 04:08:03     34s] eee: pegSigSF::1.070000
[11/08 04:08:03     34s] Initializing multi-corner resistance tables ...
[11/08 04:08:03     34s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 04:08:03     34s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/08 04:08:03     34s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[11/08 04:08:03     34s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/08 04:08:03     34s] *Info: initialize multi-corner CTS.
[11/08 04:08:03     34s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/08 04:08:04     35s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/08 04:08:04     35s] Read 489 cells in library 'fast_vdd1v2' 
[11/08 04:08:04     35s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[11/08 04:08:04     35s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[11/08 04:08:04     35s] Read 16 cells in library 'fast_vdd1v2' 
[11/08 04:08:04     35s] Ending "SetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=945.9M, current mem=769.5M)
[11/08 04:08:04     35s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc' ...
[11/08 04:08:04     35s] Current (total cpu=0:00:35.8, real=0:01:05, peak res=1030.8M, current mem=1030.8M)
[11/08 04:08:04     35s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 9).
[11/08 04:08:04     35s] 
[11/08 04:08:04     35s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc, Line 10).
[11/08 04:08:04     35s] 
[11/08 04:08:04     35s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_slow.sdc completed, with 2 WARNING
[11/08 04:08:05     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1041.9M, current mem=1041.9M)
[11/08 04:08:05     35s] Current (total cpu=0:00:35.9, real=0:01:06, peak res=1041.9M, current mem=1041.9M)
[11/08 04:08:05     35s] Reading timing constraints file '../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc' ...
[11/08 04:08:05     35s] Current (total cpu=0:00:35.9, real=0:01:06, peak res=1041.9M, current mem=1041.9M)
[11/08 04:08:05     35s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 9).
[11/08 04:08:05     35s] 
[11/08 04:08:05     35s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc, Line 10).
[11/08 04:08:05     35s] 
[11/08 04:08:05     35s] INFO (CTE): Reading of timing constraints file ../Innovus_inputs/risc_v_Pad_Frame_opt.CM_risc_v_fast.sdc completed, with 2 WARNING
[11/08 04:08:05     35s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.2M, current mem=1042.2M)
[11/08 04:08:05     36s] Current (total cpu=0:00:36.0, real=0:01:06, peak res=1042.2M, current mem=1042.2M)
[11/08 04:08:05     36s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/08 04:08:05     36s] 
[11/08 04:08:05     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/08 04:08:05     36s] Summary for sequential cells identification: 
[11/08 04:08:05     36s]   Identified SBFF number: 104
[11/08 04:08:05     36s]   Identified MBFF number: 16
[11/08 04:08:05     36s]   Identified SB Latch number: 0
[11/08 04:08:05     36s]   Identified MB Latch number: 0
[11/08 04:08:05     36s]   Not identified SBFF number: 16
[11/08 04:08:05     36s]   Not identified MBFF number: 0
[11/08 04:08:05     36s]   Not identified SB Latch number: 0
[11/08 04:08:05     36s]   Not identified MB Latch number: 0
[11/08 04:08:05     36s]   Number of sequential cells which are not FFs: 32
[11/08 04:08:05     36s] Total number of combinational cells: 327
[11/08 04:08:05     36s] Total number of sequential cells: 168
[11/08 04:08:05     36s] Total number of tristate cells: 10
[11/08 04:08:05     36s] Total number of level shifter cells: 0
[11/08 04:08:05     36s] Total number of power gating cells: 0
[11/08 04:08:05     36s] Total number of isolation cells: 0
[11/08 04:08:05     36s] Total number of power switch cells: 0
[11/08 04:08:05     36s] Total number of pulse generator cells: 0
[11/08 04:08:05     36s] Total number of always on buffers: 0
[11/08 04:08:05     36s] Total number of retention cells: 0
[11/08 04:08:05     36s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/08 04:08:05     36s] Total number of usable buffers: 16
[11/08 04:08:05     36s] List of unusable buffers:
[11/08 04:08:05     36s] Total number of unusable buffers: 0
[11/08 04:08:05     36s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/08 04:08:05     36s] Total number of usable inverters: 19
[11/08 04:08:05     36s] List of unusable inverters:
[11/08 04:08:05     36s] Total number of unusable inverters: 0
[11/08 04:08:05     36s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/08 04:08:05     36s] Total number of identified usable delay cells: 8
[11/08 04:08:05     36s] List of identified unusable delay cells:
[11/08 04:08:05     36s] Total number of identified unusable delay cells: 0
[11/08 04:08:05     36s] 
[11/08 04:08:05     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/08 04:08:05     36s] 
[11/08 04:08:05     36s] TimeStamp Deleting Cell Server Begin ...
[11/08 04:08:05     36s] 
[11/08 04:08:05     36s] TimeStamp Deleting Cell Server End ...
[11/08 04:08:05     36s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.0M, current mem=1062.9M)
[11/08 04:08:05     36s] 
[11/08 04:08:05     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 04:08:05     36s] Summary for sequential cells identification: 
[11/08 04:08:05     36s]   Identified SBFF number: 104
[11/08 04:08:05     36s]   Identified MBFF number: 16
[11/08 04:08:05     36s]   Identified SB Latch number: 0
[11/08 04:08:05     36s]   Identified MB Latch number: 0
[11/08 04:08:05     36s]   Not identified SBFF number: 16
[11/08 04:08:05     36s]   Not identified MBFF number: 0
[11/08 04:08:05     36s]   Not identified SB Latch number: 0
[11/08 04:08:05     36s]   Not identified MB Latch number: 0
[11/08 04:08:05     36s]   Number of sequential cells which are not FFs: 32
[11/08 04:08:05     36s]  Visiting view : AnalysisView_WC
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/08 04:08:05     36s]  Visiting view : AnalysisView_BC
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/08 04:08:05     36s]  Visiting view : AnalysisView_WC
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/08 04:08:05     36s]  Visiting view : AnalysisView_BC
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/08 04:08:05     36s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/08 04:08:05     36s] TLC MultiMap info (StdDelay):
[11/08 04:08:05     36s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/08 04:08:05     36s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/08 04:08:05     36s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/08 04:08:05     36s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/08 04:08:05     36s]  Setting StdDelay to: 38ps
[11/08 04:08:05     36s] 
[11/08 04:08:05     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 04:08:05     36s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/08 04:08:05     36s] Type 'man IMPSYC-2' for more detail.
[11/08 04:08:05     36s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/08 04:08:05     36s] Type 'man IMPSYC-2' for more detail.
[11/08 04:08:05     36s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/08 04:08:05     36s] Type 'man IMPSYC-2' for more detail.
[11/08 04:08:05     36s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/08 04:08:05     36s] Type 'man IMPSYC-2' for more detail.
[11/08 04:08:05     36s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/08 04:08:05     36s] Type 'man IMPSYC-2' for more detail.
[11/08 04:08:05     36s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDI; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/08 04:08:05     36s] Type 'man IMPSYC-2' for more detail.
[11/08 04:08:05     36s] 
[11/08 04:08:05     36s] *** Summary of all messages that are not suppressed in this session:
[11/08 04:08:05     36s] Severity  ID               Count  Summary                                  
[11/08 04:08:05     36s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/08 04:08:05     36s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/08 04:08:05     36s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/08 04:08:05     36s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/08 04:08:05     36s] ERROR     IMPFP-3114           4  In iopad section, %s is unknown. It shou...
[11/08 04:08:05     36s] WARNING   IMPFP-53             2  Failed to find instance '%s'.            
[11/08 04:08:05     36s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/08 04:08:05     36s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/08 04:08:05     36s] WARNING   IMPSYC-2             6  Timing information is not defined for ce...
[11/08 04:08:05     36s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/08 04:08:05     36s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/08 04:08:05     36s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/08 04:08:05     36s] *** Message Summary: 107 warning(s), 4 error(s)
[11/08 04:08:05     36s] 
[11/08 04:10:14     53s] <CMD> clearGlobalNets
[11/08 04:10:14     53s] Pre-connect netlist-defined P/G connections...
[11/08 04:10:14     53s]   Updated 4 instances.
[11/08 04:10:14     53s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/08 04:10:14     53s] 3875 new pwr-pin connections were made to global net 'VDD'.
[11/08 04:10:14     53s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[11/08 04:10:14     53s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/08 04:10:14     53s] 3875 new gnd-pin connections were made to global net 'VSS'.
[11/08 04:10:14     53s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingLayers {}
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingLayers {}
[11/08 04:10:57     59s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeRingLayers {}
[11/08 04:10:57     59s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 04:10:57     59s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 04:11:28     63s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/08 04:11:28     63s] The ring targets are set to core/block ring wires.
[11/08 04:11:28     63s] addRing command will consider rows while creating rings.
[11/08 04:11:28     63s] addRing command will disallow rings to go over rows.
[11/08 04:11:28     63s] addRing command will ignore shorts while creating rings.
[11/08 04:11:28     63s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.5 bottom 0.5 left 0.5 right 0.5} -spacing {top 0.25 bottom 0.25 left 0.25 right 0.25} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/08 04:11:28     63s] 
[11/08 04:11:28     63s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1422.1M)
[11/08 04:11:28     63s] Ring generation is complete.
[11/08 04:11:28     63s] vias are now being generated.
[11/08 04:11:29     63s] addRing created 20 wires.
[11/08 04:11:29     63s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/08 04:11:29     63s] +--------+----------------+----------------+
[11/08 04:11:29     63s] |  Layer |     Created    |     Deleted    |
[11/08 04:11:29     63s] +--------+----------------+----------------+
[11/08 04:11:29     63s] | Metal1 |       10       |       NA       |
[11/08 04:11:29     63s] |  Via1  |        8       |        0       |
[11/08 04:11:29     63s] | Metal2 |       10       |       NA       |
[11/08 04:11:29     63s] +--------+----------------+----------------+
[11/08 04:11:40     65s] <CMD> zoomBox -41.81300 57.38300 2551.97800 1011.92300
[11/08 04:11:40     65s] <CMD> zoomBox -41.81300 248.29100 2551.97800 1202.83100
[11/08 04:11:41     65s] <CMD> zoomBox -41.81300 343.74500 2551.97800 1298.28500
[11/08 04:11:41     65s] <CMD> zoomBox 17.61150 410.18850 2222.33400 1221.54750
[11/08 04:11:41     65s] <CMD> zoomBox -290.73750 65.42050 3932.81900 1619.73000
[11/08 04:11:43     65s] <CMD> fit
[11/08 04:11:45     66s] <CMD> zoomBox -587.57100 13.25000 1346.96550 725.17800
[11/08 04:11:46     66s] <CMD> zoomBox -218.59250 125.47000 969.45650 562.68350
[11/08 04:11:48     66s] <CMD> zoomBox -140.79450 163.83350 869.04750 535.46500
[11/08 04:11:49     67s] <CMD> zoomBox -74.66600 196.44200 783.70000 512.32900
[11/08 04:12:06     69s] <CMD> zoomBox -158.52500 109.61000 1029.52550 546.82400
[11/08 04:12:09     69s] <CMD> fit
[11/08 04:12:47     75s] <CMD> saveDesign risc_v_Pad_Frame_power_ring.tcl
[11/08 04:12:47     75s] #% Begin save design ... (date=11/08 04:12:47, mem=1134.7M)
[11/08 04:12:47     75s] % Begin Save ccopt configuration ... (date=11/08 04:12:47, mem=1134.7M)
[11/08 04:12:47     75s] % End Save ccopt configuration ... (date=11/08 04:12:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.7M, current mem=1135.7M)
[11/08 04:12:47     75s] % Begin Save netlist data ... (date=11/08 04:12:47, mem=1135.7M)
[11/08 04:12:47     75s] Writing Binary DB to risc_v_Pad_Frame_power_ring.tcl.dat.tmp/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/08 04:12:47     75s] % End Save netlist data ... (date=11/08 04:12:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.8M, current mem=1135.8M)
[11/08 04:12:47     75s] Saving symbol-table file ...
[11/08 04:12:47     75s] Saving congestion map file risc_v_Pad_Frame_power_ring.tcl.dat.tmp/risc_v_Pad_Frame.route.congmap.gz ...
[11/08 04:12:48     75s] % Begin Save AAE data ... (date=11/08 04:12:47, mem=1136.6M)
[11/08 04:12:48     75s] Saving AAE Data ...
[11/08 04:12:48     75s] % End Save AAE data ... (date=11/08 04:12:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1136.6M, current mem=1136.6M)
[11/08 04:12:48     75s] Saving preference file risc_v_Pad_Frame_power_ring.tcl.dat.tmp/gui.pref.tcl ...
[11/08 04:12:48     75s] Saving mode setting ...
[11/08 04:12:48     75s] Saving global file ...
[11/08 04:12:48     75s] % Begin Save floorplan data ... (date=11/08 04:12:48, mem=1140.0M)
[11/08 04:12:48     75s] Saving floorplan file ...
[11/08 04:12:48     75s] % End Save floorplan data ... (date=11/08 04:12:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1140.7M, current mem=1140.7M)
[11/08 04:12:48     75s] Saving PG file risc_v_Pad_Frame_power_ring.tcl.dat.tmp/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Wed Nov  8 04:12:48 2023)
[11/08 04:12:48     75s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1407.6M) ***
[11/08 04:12:48     75s] Saving Drc markers ...
[11/08 04:12:48     75s] ... No Drc file written since there is no markers found.
[11/08 04:12:48     75s] % Begin Save placement data ... (date=11/08 04:12:48, mem=1140.8M)
[11/08 04:12:48     75s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 04:12:48     75s] Save Adaptive View Pruning View Names to Binary file
[11/08 04:12:48     75s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1410.6M) ***
[11/08 04:12:48     76s] % End Save placement data ... (date=11/08 04:12:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1140.8M, current mem=1140.8M)
[11/08 04:12:48     76s] % Begin Save routing data ... (date=11/08 04:12:48, mem=1140.8M)
[11/08 04:12:48     76s] Saving route file ...
[11/08 04:12:49     76s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1407.6M) ***
[11/08 04:12:49     76s] % End Save routing data ... (date=11/08 04:12:49, total cpu=0:00:00.0, real=0:00:01.0, peak res=1141.0M, current mem=1141.0M)
[11/08 04:12:49     76s] Saving property file risc_v_Pad_Frame_power_ring.tcl.dat.tmp/risc_v_Pad_Frame.prop
[11/08 04:12:49     76s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1410.6M) ***
[11/08 04:12:49     76s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_power_ring.tcl.dat.tmp/risc_v_Pad_Frame.techData.gz' ...
[11/08 04:12:49     76s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_power_ring.tcl.dat.tmp/extraction/' ...
[11/08 04:12:49     76s] Checksum of RCGrid density data::132
[11/08 04:12:49     76s] % Begin Save power constraints data ... (date=11/08 04:12:49, mem=1143.7M)
[11/08 04:12:49     76s] % End Save power constraints data ... (date=11/08 04:12:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1143.8M, current mem=1143.8M)
[11/08 04:12:49     76s] Generated self-contained design risc_v_Pad_Frame_power_ring.tcl.dat.tmp
[11/08 04:12:49     76s] #% End save design ... (date=11/08 04:12:49, total cpu=0:00:00.8, real=0:00:02.0, peak res=1170.8M, current mem=1146.8M)
[11/08 04:12:49     76s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 04:12:49     76s] 
[11/08 04:13:34     80s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/08 04:13:34     80s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[11/08 04:13:34     80s] *** Begin SPECIAL ROUTE on Wed Nov  8 04:13:34 2023 ***
[11/08 04:13:34     80s] SPECIAL ROUTE ran on directory: /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis
[11/08 04:13:34     80s] SPECIAL ROUTE ran on machine: ip-172-31-46-123.us-east-2.compute.internal (Linux 3.10.0-1160.95.1.el7.x86_64 Xeon 2.30Ghz)
[11/08 04:13:34     80s] 
[11/08 04:13:34     80s] Begin option processing ...
[11/08 04:13:34     80s] srouteConnectPowerBump set to false
[11/08 04:13:34     80s] routeSelectNet set to "VDD VSS"
[11/08 04:13:34     80s] routeSpecial set to true
[11/08 04:13:34     80s] srouteBlockPin set to "useLef"
[11/08 04:13:34     80s] srouteBottomLayerLimit set to 1
[11/08 04:13:34     80s] srouteBottomTargetLayerLimit set to 1
[11/08 04:13:34     80s] srouteConnectConverterPin set to false
[11/08 04:13:34     80s] srouteCrossoverViaBottomLayer set to 1
[11/08 04:13:34     80s] srouteCrossoverViaTopLayer set to 11
[11/08 04:13:34     80s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/08 04:13:34     80s] srouteFollowCorePinEnd set to 3
[11/08 04:13:34     80s] srouteJogControl set to "preferWithChanges differentLayer"
[11/08 04:13:34     80s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/08 04:13:34     80s] sroutePadPinAllPorts set to true
[11/08 04:13:34     80s] sroutePreserveExistingRoutes set to true
[11/08 04:13:34     80s] srouteRoutePowerBarPortOnBothDir set to true
[11/08 04:13:34     80s] srouteStopBlockPin set to "nearestTarget"
[11/08 04:13:34     80s] srouteTopLayerLimit set to 11
[11/08 04:13:34     80s] srouteTopTargetLayerLimit set to 11
[11/08 04:13:34     80s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2835.00 megs.
[11/08 04:13:34     80s] 
[11/08 04:13:34     80s] Reading DB technology information...
[11/08 04:13:35     80s] Finished reading DB technology information.
[11/08 04:13:35     80s] Reading floorplan and netlist information...
[11/08 04:13:35     80s] Finished reading floorplan and netlist information.
[11/08 04:13:35     80s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/08 04:13:35     81s] Read in 24 layers, 11 routing layers, 1 overlap layer
[11/08 04:13:35     81s] Read in 2 nondefault rules, 0 used
[11/08 04:13:35     81s] Read in 590 macros, 46 used
[11/08 04:13:35     81s] Read in 47 components
[11/08 04:13:35     81s]   39 core components: 39 unplaced, 0 placed, 0 fixed
[11/08 04:13:35     81s]   8 pad components: 0 unplaced, 7 placed, 1 fixed
[11/08 04:13:35     81s] Read in 8 logical pins
[11/08 04:13:35     81s] Read in 8 nets
[11/08 04:13:35     81s] Read in 6 special nets, 2 routed
[11/08 04:13:35     81s] Read in 96 terminals
[11/08 04:13:35     81s] 2 nets selected.
[11/08 04:13:35     81s] 
[11/08 04:13:35     81s] Begin power routing ...
[11/08 04:13:35     81s] #create default rule from bind_ndr_rule rule=0x7f4cf990ab60 0x7f4cd6cbc568
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/08 04:13:35     81s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 04:13:35     81s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 04:13:35     81s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 04:13:35     81s] Type 'man IMPSR-1256' for more detail.
[11/08 04:13:35     81s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 04:13:35     81s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 04:13:35     81s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 04:13:35     81s] Type 'man IMPSR-1256' for more detail.
[11/08 04:13:35     81s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 04:13:35     81s] CPU time for VDD FollowPin 0 seconds
[11/08 04:13:35     81s] CPU time for VSS FollowPin 0 seconds
[11/08 04:13:35     81s]   Number of IO ports routed: 0
[11/08 04:13:35     81s]   Number of Block ports routed: 0
[11/08 04:13:35     81s]   Number of Stripe ports routed: 0
[11/08 04:13:35     81s]   Number of Core ports routed: 71  open: 143
[11/08 04:13:35     81s]   Number of Pad ports routed: 0
[11/08 04:13:35     81s]   Number of Power Bump ports routed: 0
[11/08 04:13:35     81s]   Number of Pad Ring connections: 27
[11/08 04:13:35     81s]   Number of Followpin connections: 107
[11/08 04:13:35     81s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2856.00 megs.
[11/08 04:13:35     81s] 
[11/08 04:13:35     81s] 
[11/08 04:13:35     81s] 
[11/08 04:13:35     81s]  Begin updating DB with routing results ...
[11/08 04:13:35     81s]  Updating DB with 3 via definition ...Extracting standard cell pins and blockage ...... 
[11/08 04:13:35     81s] Pin and blockage extraction finished
[11/08 04:13:35     81s] 
[11/08 04:13:35     81s] 
sroute post-processing starts at Wed Nov  8 04:13:35 2023
The viaGen is rebuilding shadow vias for net VDD.
[11/08 04:13:35     81s] sroute post-processing ends at Wed Nov  8 04:13:35 2023
sroute created 208 wires.
[11/08 04:13:35     81s] ViaGen created 73 vias, deleted 0 via to avoid violation.
[11/08 04:13:35     81s] +--------+----------------+----------------+
[11/08 04:13:35     81s] |  Layer |     Created    |     Deleted    |
[11/08 04:13:35     81s] +--------+----------------+----------------+
[11/08 04:13:35     81s] | Metal1 |       179      |       NA       |
[11/08 04:13:35     81s] |  Via1  |       71       |        0       |
[11/08 04:13:35     81s] | Metal2 |        2       |       NA       |
[11/08 04:13:35     81s] |  Via2  |        2       |        0       |
[11/08 04:13:35     81s] | Metal3 |        1       |       NA       |
[11/08 04:13:35     81s] | Metal4 |       26       |       NA       |
[11/08 04:13:35     81s] +--------+----------------+----------------+
[11/08 04:13:37     81s] <CMD> zoomBox -586.54450 19.61400 1347.99200 731.54200
[11/08 04:13:37     81s] <CMD> zoomBox -442.23950 68.64600 1202.11650 673.78500
[11/08 04:13:39     81s] <CMD> zoomBox -53.44250 188.07050 956.39950 559.70200
[11/08 04:13:39     81s] <CMD> zoomBox 185.32800 261.41250 805.49800 489.64100
[11/08 04:13:40     81s] <CMD> zoomBox 331.96250 306.45300 712.82600 446.61450
[11/08 04:13:44     82s] <CMD> zoomBox 366.69200 334.90900 600.59100 420.98600
[11/08 04:13:45     82s] <CMD> zoomBox 388.02050 352.38450 531.66500 405.24700
[11/08 04:13:45     82s] <CMD> zoomBox 393.11250 356.55650 515.21000 401.48950
[11/08 04:13:45     82s] <CMD> zoomBox 397.44050 360.10250 501.22350 398.29550
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingLayers {}
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingLayers {}
[11/08 04:14:05     85s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeRingLayers {}
[11/08 04:14:05     85s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 04:14:05     85s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 04:15:28     95s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 04:15:28     95s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 04:15:28     95s] 
[11/08 04:15:28     95s] Stripes will stop at the boundary of the specified area.
[11/08 04:15:28     95s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 04:15:28     95s] Stripes will not extend to closest target.
[11/08 04:15:28     95s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 04:15:28     95s] Stripes will not be created over regions without power planning wires.
[11/08 04:15:28     95s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 04:15:28     95s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 04:15:28     95s] Offset for stripe breaking is set to 0.
[11/08 04:15:28     95s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 0.24 -spacing 0.16 -number_of_sets 3 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 04:15:28     95s] 
[11/08 04:15:28     95s] Initialize fgc environment(mem: 1489.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:15:28     95s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:15:28     95s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:15:28     95s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:15:28     95s] **WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
[11/08 04:15:28     95s] Starting stripe generation ...
[11/08 04:15:28     95s] Non-Default Mode Option Settings :
[11/08 04:15:28     95s]   NONE
[11/08 04:15:28     95s] Stripe generation is complete.
[11/08 04:15:28     95s] vias are now being generated.
[11/08 04:15:28     95s] addStripe created 6 wires.
[11/08 04:15:28     95s] ViaGen created 320 vias, deleted 0 via to avoid violation.
[11/08 04:15:28     95s] +--------+----------------+----------------+
[11/08 04:15:28     95s] |  Layer |     Created    |     Deleted    |
[11/08 04:15:28     95s] +--------+----------------+----------------+
[11/08 04:15:28     95s] |  Via1  |       319      |        0       |
[11/08 04:15:28     95s] | Metal2 |        6       |       NA       |
[11/08 04:15:28     95s] |  Via2  |        1       |        0       |
[11/08 04:15:28     95s] +--------+----------------+----------------+
[11/08 04:15:32     96s] <CMD> fit
[11/08 04:15:34     96s] <CMD> zoomBox -327.50200 138.84050 1070.20050 653.20850
[11/08 04:15:35     96s] <CMD> zoomBox -64.15700 247.48600 794.20750 563.37250
[11/08 04:15:36     96s] <CMD> zoomBox 97.56900 314.20800 624.71350 508.20200
[11/08 04:15:36     97s] <CMD> zoomBox 220.59950 364.96550 495.77300 466.23200
[11/08 04:15:37     97s] <CMD> zoomBox 240.75350 373.28050 474.65100 459.35700
[11/08 04:15:37     97s] <CMD> zoomBox 257.88450 380.34800 456.69750 453.51300
[11/08 04:15:38     97s] <CMD> zoomBox 240.75350 373.28050 474.65100 459.35700
[11/08 04:15:39     97s] <CMD> zoomBox 220.59950 364.96550 495.77300 466.23200
[11/08 04:15:44     98s] <CMD> zoomSelected
[11/08 04:15:49     99s] <CMD> undo
[11/08 04:16:15    102s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 04:16:15    102s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 04:16:15    102s] 
[11/08 04:16:15    102s] Stripes will stop at the boundary of the specified area.
[11/08 04:16:15    102s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 04:16:15    102s] Stripes will not extend to closest target.
[11/08 04:16:15    102s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 04:16:15    102s] Stripes will not be created over regions without power planning wires.
[11/08 04:16:15    102s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 04:16:15    102s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 04:16:15    102s] Offset for stripe breaking is set to 0.
[11/08 04:16:15    102s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 0.24 -spacing 0.16 -number_of_sets 3 -start_from left -start_offset 20 -stop_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 04:16:15    102s] 
[11/08 04:16:15    102s] Initialize fgc environment(mem: 1489.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:15    102s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:15    102s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:15    102s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:15    102s] **WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
[11/08 04:16:15    102s] Starting stripe generation ...
[11/08 04:16:15    102s] Non-Default Mode Option Settings :
[11/08 04:16:15    102s]   NONE
[11/08 04:16:15    102s] Stripe generation is complete.
[11/08 04:16:15    102s] vias are now being generated.
[11/08 04:16:15    102s] addStripe created 6 wires.
[11/08 04:16:15    102s] ViaGen created 320 vias, deleted 0 via to avoid violation.
[11/08 04:16:15    102s] +--------+----------------+----------------+
[11/08 04:16:15    102s] |  Layer |     Created    |     Deleted    |
[11/08 04:16:15    102s] +--------+----------------+----------------+
[11/08 04:16:15    102s] |  Via1  |       319      |        0       |
[11/08 04:16:15    102s] | Metal2 |        6       |       NA       |
[11/08 04:16:15    102s] |  Via2  |        1       |        0       |
[11/08 04:16:15    102s] +--------+----------------+----------------+
[11/08 04:16:22    103s] <CMD> undo
[11/08 04:16:32    105s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 04:16:32    105s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 04:16:32    105s] 
[11/08 04:16:32    105s] Stripes will stop at the boundary of the specified area.
[11/08 04:16:32    105s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 04:16:32    105s] Stripes will not extend to closest target.
[11/08 04:16:32    105s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 04:16:32    105s] Stripes will not be created over regions without power planning wires.
[11/08 04:16:32    105s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 04:16:32    105s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 04:16:32    105s] Offset for stripe breaking is set to 0.
[11/08 04:16:32    105s] <CMD> addStripe -nets {VDD VSS} -layer Metal2 -direction vertical -width 0.24 -spacing 0.16 -number_of_sets 3 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 04:16:32    105s] 
[11/08 04:16:32    105s] Initialize fgc environment(mem: 1489.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:32    105s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:32    105s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:32    105s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1489.2M)
[11/08 04:16:32    105s] **WARN: (IMPPP-193):	The currently specified  spacing 0.160000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal2 is 0.055000. If violation happens, increase the spacing to around 0.284521. The recommended spacing is the square root of min enclosure area.
[11/08 04:16:32    105s] Starting stripe generation ...
[11/08 04:16:32    105s] Non-Default Mode Option Settings :
[11/08 04:16:32    105s]   NONE
[11/08 04:16:32    105s] Stripe generation is complete.
[11/08 04:16:32    105s] vias are now being generated.
[11/08 04:16:32    105s] addStripe created 6 wires.
[11/08 04:16:32    105s] ViaGen created 320 vias, deleted 0 via to avoid violation.
[11/08 04:16:32    105s] +--------+----------------+----------------+
[11/08 04:16:32    105s] |  Layer |     Created    |     Deleted    |
[11/08 04:16:32    105s] +--------+----------------+----------------+
[11/08 04:16:32    105s] |  Via1  |       319      |        0       |
[11/08 04:16:32    105s] | Metal2 |        6       |       NA       |
[11/08 04:16:32    105s] |  Via2  |        1       |        0       |
[11/08 04:16:32    105s] +--------+----------------+----------------+
[11/08 04:16:35    105s] <CMD> zoomBox 157.93550 349.45850 538.79850 489.61950
[11/08 04:16:35    105s] <CMD> zoomBox 118.08550 339.59700 566.16000 504.49250
[11/08 04:16:36    105s] <CMD> zoomBox 71.20350 327.99500 598.35000 521.99000
[11/08 04:16:38    106s] <CMD> fit
[11/08 04:17:14    110s] <CMD> saveDesign risc_v_Pad_Frame_h_v_stripes.tcl
[11/08 04:17:14    110s] #% Begin save design ... (date=11/08 04:17:14, mem=1126.6M)
[11/08 04:17:14    110s] % Begin Save ccopt configuration ... (date=11/08 04:17:14, mem=1126.6M)
[11/08 04:17:14    110s] % End Save ccopt configuration ... (date=11/08 04:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.8M, current mem=1126.8M)
[11/08 04:17:14    111s] % Begin Save netlist data ... (date=11/08 04:17:14, mem=1126.8M)
[11/08 04:17:14    111s] Writing Binary DB to risc_v_Pad_Frame_h_v_stripes.tcl.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/08 04:17:14    111s] % End Save netlist data ... (date=11/08 04:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.8M, current mem=1126.8M)
[11/08 04:17:14    111s] Saving symbol-table file ...
[11/08 04:17:15    111s] Saving congestion map file risc_v_Pad_Frame_h_v_stripes.tcl.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/08 04:17:15    111s] % Begin Save AAE data ... (date=11/08 04:17:15, mem=1126.8M)
[11/08 04:17:15    111s] Saving AAE Data ...
[11/08 04:17:15    111s] % End Save AAE data ... (date=11/08 04:17:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.8M, current mem=1126.8M)
[11/08 04:17:15    111s] Saving preference file risc_v_Pad_Frame_h_v_stripes.tcl.dat/gui.pref.tcl ...
[11/08 04:17:15    111s] Saving mode setting ...
[11/08 04:17:15    111s] Saving global file ...
[11/08 04:17:15    111s] % Begin Save floorplan data ... (date=11/08 04:17:15, mem=1130.1M)
[11/08 04:17:15    111s] Saving floorplan file ...
[11/08 04:17:15    111s] % End Save floorplan data ... (date=11/08 04:17:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.1M, current mem=1130.1M)
[11/08 04:17:15    111s] Saving PG file risc_v_Pad_Frame_h_v_stripes.tcl.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Wed Nov  8 04:17:15 2023)
[11/08 04:17:16    111s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1480.8M) ***
[11/08 04:17:16    111s] Saving Drc markers ...
[11/08 04:17:16    111s] ... 143 markers are saved ...
[11/08 04:17:16    111s] ... 0 geometry drc markers are saved ...
[11/08 04:17:16    111s] ... 0 antenna drc markers are saved ...
[11/08 04:17:16    111s] % Begin Save placement data ... (date=11/08 04:17:16, mem=1130.1M)
[11/08 04:17:16    111s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 04:17:16    111s] Save Adaptive View Pruning View Names to Binary file
[11/08 04:17:16    111s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1483.8M) ***
[11/08 04:17:16    111s] % End Save placement data ... (date=11/08 04:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.1M, current mem=1130.1M)
[11/08 04:17:16    111s] % Begin Save routing data ... (date=11/08 04:17:16, mem=1130.1M)
[11/08 04:17:16    111s] Saving route file ...
[11/08 04:17:16    111s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1480.8M) ***
[11/08 04:17:16    111s] % End Save routing data ... (date=11/08 04:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1130.1M, current mem=1130.1M)
[11/08 04:17:16    111s] Saving property file risc_v_Pad_Frame_h_v_stripes.tcl.dat/risc_v_Pad_Frame.prop
[11/08 04:17:16    111s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1483.8M) ***
[11/08 04:17:16    111s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_h_v_stripes.tcl.dat/risc_v_Pad_Frame.techData.gz' ...
[11/08 04:17:16    111s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_h_v_stripes.tcl.dat/extraction/' ...
[11/08 04:17:16    111s] Checksum of RCGrid density data::132
[11/08 04:17:16    111s] % Begin Save power constraints data ... (date=11/08 04:17:16, mem=1131.4M)
[11/08 04:17:16    111s] % End Save power constraints data ... (date=11/08 04:17:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1131.4M, current mem=1131.4M)
[11/08 04:17:17    111s] Generated self-contained design risc_v_Pad_Frame_h_v_stripes.tcl.dat
[11/08 04:17:17    111s] #% End save design ... (date=11/08 04:17:17, total cpu=0:00:00.7, real=0:00:03.0, peak res=1132.3M, current mem=1132.3M)
[11/08 04:17:17    111s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 04:17:17    111s] 
[11/08 04:18:30    121s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/08 04:18:30    121s] <CMD> setEndCapMode -reset
[11/08 04:18:30    121s] <CMD> setEndCapMode -boundary_tap false
[11/08 04:18:30    121s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/08 04:18:30    121s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/08 04:18:30    121s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/08 04:18:30    121s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/08 04:18:36    122s] <CMD> setPlaceMode -fp false
[11/08 04:18:36    122s] <CMD> place_design
[11/08 04:18:36    122s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 18, number of sequential = 3519, percentage of missing scan cell = 0.00% (0 / 3519)
[11/08 04:18:36    122s] #Start colorize_geometry on Wed Nov  8 04:18:36 2023
[11/08 04:18:36    122s] #
[11/08 04:18:36    122s] ### Time Record (colorize_geometry) is installed.
[11/08 04:18:36    122s] ### Time Record (Pre Callback) is installed.
[11/08 04:18:36    122s] ### Time Record (Pre Callback) is uninstalled.
[11/08 04:18:36    122s] ### Time Record (DB Import) is installed.
[11/08 04:18:36    122s] ### info: trigger incremental cell import ( 600 new cells ).
[11/08 04:18:36    122s] ### info: trigger incremental reloading library data ( #cell = 600 ).
[11/08 04:18:36    122s] #WARNING (NRDB-166) Boundary for CELL_VIEW risc_v_Pad_Frame,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[11/08 04:18:36    122s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=833147186 pin_access=1 inst_pattern=1
[11/08 04:18:36    122s] ### Time Record (DB Import) is uninstalled.
[11/08 04:18:36    122s] ### Time Record (DB Export) is installed.
[11/08 04:18:36    122s] Extracting standard cell pins and blockage ...... 
[11/08 04:18:36    122s] Pin and blockage extraction finished
[11/08 04:18:36    122s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=833147186 pin_access=1 inst_pattern=1
[11/08 04:18:36    122s] ### Time Record (DB Export) is uninstalled.
[11/08 04:18:36    122s] ### Time Record (Post Callback) is installed.
[11/08 04:18:36    122s] ### Time Record (Post Callback) is uninstalled.
[11/08 04:18:36    122s] #
[11/08 04:18:36    122s] #colorize_geometry statistics:
[11/08 04:18:36    122s] #Cpu time = 00:00:00
[11/08 04:18:36    122s] #Elapsed time = 00:00:00
[11/08 04:18:36    122s] #Increased memory = -2.88 (MB)
[11/08 04:18:36    122s] #Total memory = 1126.07 (MB)
[11/08 04:18:36    122s] #Peak memory = 1170.77 (MB)
[11/08 04:18:36    122s] #Number of warnings = 1
[11/08 04:18:36    122s] #Total number of warnings = 17
[11/08 04:18:36    122s] #Number of fails = 0
[11/08 04:18:36    122s] #Total number of fails = 0
[11/08 04:18:36    122s] #Complete colorize_geometry on Wed Nov  8 04:18:36 2023
[11/08 04:18:36    122s] #
[11/08 04:18:36    122s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 04:18:36    122s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 04:18:36    122s] ### 
[11/08 04:18:36    122s] ###   Scalability Statistics
[11/08 04:18:36    122s] ### 
[11/08 04:18:36    122s] ### ------------------------+----------------+----------------+----------------+
[11/08 04:18:36    122s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 04:18:36    122s] ### ------------------------+----------------+----------------+----------------+
[11/08 04:18:36    122s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 04:18:36    122s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 04:18:36    122s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 04:18:36    122s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 04:18:36    122s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 04:18:36    122s] ### ------------------------+----------------+----------------+----------------+
[11/08 04:18:36    122s] ### 
[11/08 04:18:36    122s] *** Starting placeDesign default flow ***
[11/08 04:18:36    122s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1538.7M
[11/08 04:18:36    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1538.7M
[11/08 04:18:36    122s] *** Start deleteBufferTree ***
[11/08 04:18:36    122s] Info: Detect buffers to remove automatically.
[11/08 04:18:36    122s] Analyzing netlist ...
[11/08 04:18:36    122s] Updating netlist
[11/08 04:18:37    122s] 
[11/08 04:18:37    122s] *summary: 118 instances (buffers/inverters) removed
[11/08 04:18:37    122s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/08 04:18:37    122s] 
[11/08 04:18:37    122s] TimeStamp Deleting Cell Server Begin ...
[11/08 04:18:37    122s] 
[11/08 04:18:37    122s] TimeStamp Deleting Cell Server End ...
[11/08 04:18:37    122s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 04:18:37    122s] Set Using Default Delay Limit as 101.
[11/08 04:18:37    122s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 04:18:37    122s] Set Default Net Delay as 0 ps.
[11/08 04:18:37    122s] Set Default Net Load as 0 pF. 
[11/08 04:18:37    122s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 04:18:37    123s] Effort level <high> specified for reg2reg_tmp.11311 path_group
[11/08 04:18:37    123s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 04:18:37    123s] AAE DB initialization (MEM=1571.82 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/08 04:18:37    123s] #################################################################################
[11/08 04:18:37    123s] # Design Stage: PreRoute
[11/08 04:18:37    123s] # Design Name: risc_v_Pad_Frame
[11/08 04:18:37    123s] # Design Mode: 90nm
[11/08 04:18:37    123s] # Analysis Mode: MMMC Non-OCV 
[11/08 04:18:37    123s] # Parasitics Mode: No SPEF/RCDB 
[11/08 04:18:37    123s] # Signoff Settings: SI Off 
[11/08 04:18:37    123s] #################################################################################
[11/08 04:18:38    123s] Calculate delays in Single mode...
[11/08 04:18:38    123s] Calculate delays in Single mode...
[11/08 04:18:38    123s] Topological Sorting (REAL = 0:00:00.0, MEM = 1571.8M, InitMEM = 1571.8M)
[11/08 04:18:38    123s] Start delay calculation (fullDC) (1 T). (MEM=1571.82)
[11/08 04:18:38    123s] siFlow : Timing analysis mode is single, using late cdB files
[11/08 04:18:38    123s] Start AAE Lib Loading. (MEM=1583.43)
[11/08 04:18:38    123s] End AAE Lib Loading. (MEM=1602.51 CPU=0:00:00.0 Real=0:00:00.0)
[11/08 04:18:38    123s] End AAE Lib Interpolated Model. (MEM=1602.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 04:18:38    124s] Total number of fetched objects 4032
[11/08 04:18:39    124s] Total number of fetched objects 4032
[11/08 04:18:39    124s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/08 04:18:39    125s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/08 04:18:39    125s] End delay calculation. (MEM=1685.42 CPU=0:00:01.0 REAL=0:00:01.0)
[11/08 04:18:39    125s] End delay calculation (fullDC). (MEM=1648.8 CPU=0:00:01.3 REAL=0:00:01.0)
[11/08 04:18:39    125s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1648.8M) ***
[11/08 04:18:39    125s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 04:18:39    125s] Set Using Default Delay Limit as 1000.
[11/08 04:18:39    125s] Set Default Net Delay as 1000 ps.
[11/08 04:18:39    125s] Set Default Net Load as 0.5 pF. 
[11/08 04:18:39    125s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 04:18:39    125s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1639.2M, EPOCH TIME: 1699417119.608463
[11/08 04:18:39    125s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 04:18:39    125s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1639.2M, EPOCH TIME: 1699417119.608932
[11/08 04:18:39    125s] INFO: #ExclusiveGroups=0
[11/08 04:18:39    125s] INFO: There are no Exclusive Groups.
[11/08 04:18:39    125s] *** Starting "NanoPlace(TM) placement v#8 (mem=1639.2M)" ...
[11/08 04:18:39    125s] Wait...
[11/08 04:18:41    126s] *** Build Buffered Sizing Timing Model
[11/08 04:18:41    126s] (cpu=0:00:01.4 mem=1647.2M) ***
[11/08 04:18:41    126s] *** Build Virtual Sizing Timing Model
[11/08 04:18:41    126s] (cpu=0:00:01.6 mem=1647.2M) ***
[11/08 04:18:41    126s] No user-set net weight.
[11/08 04:18:41    126s] Net fanout histogram:
[11/08 04:18:41    126s] 2		: 344 (64.5%) nets
[11/08 04:18:41    126s] 3		: 86 (16.1%) nets
[11/08 04:18:41    126s] 4     -	14	: 100 (18.8%) nets
[11/08 04:18:41    126s] 15    -	39	: 1 (0.2%) nets
[11/08 04:18:41    126s] 40    -	79	: 0 (0.0%) nets
[11/08 04:18:41    126s] 80    -	159	: 0 (0.0%) nets
[11/08 04:18:41    126s] 160   -	319	: 1 (0.2%) nets
[11/08 04:18:41    126s] 320   -	639	: 0 (0.0%) nets
[11/08 04:18:41    126s] 640   -	1279	: 0 (0.0%) nets
[11/08 04:18:41    126s] 1280  -	2559	: 0 (0.0%) nets
[11/08 04:18:41    126s] 2560  -	5119	: 1 (0.2%) nets
[11/08 04:18:41    126s] 5120+		: 0 (0.0%) nets
[11/08 04:18:41    126s] no activity file in design. spp won't run.
[11/08 04:18:41    126s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 04:18:41    126s] Scan chains were not defined.
[11/08 04:18:41    126s] z: 2, totalTracks: 1
[11/08 04:18:41    126s] z: 4, totalTracks: 1
[11/08 04:18:41    126s] z: 6, totalTracks: 1
[11/08 04:18:41    126s] z: 8, totalTracks: 1
[11/08 04:18:41    127s] #spOpts: hrOri=1 hrSnap=1 
[11/08 04:18:41    127s] All LLGs are deleted
[11/08 04:18:41    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1647.2M, EPOCH TIME: 1699417121.355845
[11/08 04:18:41    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1647.2M, EPOCH TIME: 1699417121.356472
[11/08 04:18:41    127s] # Building risc_v_Pad_Frame llgBox search-tree.
[11/08 04:18:41    127s] #std cell=3751 (0 fixed + 3751 movable) #buf cell=0 #inv cell=16 #block=0 (0 floating + 0 preplaced)
[11/08 04:18:41    127s] #ioInst=8 #net=533 #term=5229 #term/net=9.81, #fixedIo=8, #floatIo=0, #fixedPin=4, #floatPin=0
[11/08 04:18:41    127s] stdCell: 3751 single + 0 double + 0 multi
[11/08 04:18:41    127s] Total standard cell length = 13.1042 (mm), area = 0.0224 (mm^2)
[11/08 04:18:41    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1647.2M, EPOCH TIME: 1699417121.358449
[11/08 04:18:41    127s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1647.2M, EPOCH TIME: 1699417121.360011
[11/08 04:18:41    127s] Core basic site is CoreSite
[11/08 04:18:41    127s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1647.2M, EPOCH TIME: 1699417121.389009
[11/08 04:18:41    127s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1647.2M, EPOCH TIME: 1699417121.389462
[11/08 04:18:41    127s] Use non-trimmed site array because memory saving is not enough.
[11/08 04:18:41    127s] SiteArray: non-trimmed site array dimensions = 106 x 916
[11/08 04:18:41    127s] SiteArray: use 434,176 bytes
[11/08 04:18:41    127s] SiteArray: current memory after site array memory allocation 1647.6M
[11/08 04:18:41    127s] SiteArray: FP blocked sites are writable
[11/08 04:18:41    127s] Estimated cell power/ground rail width = 0.160 um
[11/08 04:18:41    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 04:18:41    127s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1647.6M, EPOCH TIME: 1699417121.392478
[11/08 04:18:41    127s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1647.6M, EPOCH TIME: 1699417121.393230
[11/08 04:18:41    127s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1647.6M, EPOCH TIME: 1699417121.394948
[11/08 04:18:41    127s] 
[11/08 04:18:41    127s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/08 04:18:41    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1647.6M, EPOCH TIME: 1699417121.397967
[11/08 04:18:41    127s] 
[11/08 04:18:41    127s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/08 04:18:41    127s] Average module density = 0.675.
[11/08 04:18:41    127s] Density for the design = 0.675.
[11/08 04:18:41    127s]        = stdcell_area 65521 sites (22408 um^2) / alloc_area 97096 sites (33207 um^2).
[11/08 04:18:41    127s] Pin Density = 0.05385.
[11/08 04:18:41    127s]             = total # of pins 5229 / total area 97096.
[11/08 04:18:41    127s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1647.6M, EPOCH TIME: 1699417121.401344
[11/08 04:18:41    127s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.001, MEM:1647.6M, EPOCH TIME: 1699417121.402409
[11/08 04:18:41    127s] OPERPROF: Starting pre-place ADS at level 1, MEM:1647.6M, EPOCH TIME: 1699417121.402906
[11/08 04:18:41    127s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1647.6M, EPOCH TIME: 1699417121.405517
[11/08 04:18:41    127s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1647.6M, EPOCH TIME: 1699417121.405636
[11/08 04:18:41    127s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1647.6M, EPOCH TIME: 1699417121.405759
[11/08 04:18:41    127s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1647.6M, EPOCH TIME: 1699417121.405885
[11/08 04:18:41    127s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1647.6M, EPOCH TIME: 1699417121.405978
[11/08 04:18:41    127s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1647.6M, EPOCH TIME: 1699417121.406315
[11/08 04:18:41    127s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1647.6M, EPOCH TIME: 1699417121.406418
[11/08 04:18:41    127s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1647.6M, EPOCH TIME: 1699417121.406548
[11/08 04:18:41    127s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1647.6M, EPOCH TIME: 1699417121.406642
[11/08 04:18:41    127s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1647.6M, EPOCH TIME: 1699417121.406816
[11/08 04:18:41    127s] ADSU 0.675 -> 0.746. site 97096.000 -> 87840.000. GS 13.680
[11/08 04:18:41    127s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.007, MEM:1647.6M, EPOCH TIME: 1699417121.410103
[11/08 04:18:41    127s] OPERPROF: Starting spMPad at level 1, MEM:1618.6M, EPOCH TIME: 1699417121.411600
[11/08 04:18:41    127s] OPERPROF:   Starting spContextMPad at level 2, MEM:1618.6M, EPOCH TIME: 1699417121.411967
[11/08 04:18:41    127s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1618.6M, EPOCH TIME: 1699417121.412076
[11/08 04:18:41    127s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.001, MEM:1618.6M, EPOCH TIME: 1699417121.412176
[11/08 04:18:41    127s] Initial padding reaches pin density 0.167 for top
[11/08 04:18:41    127s] InitPadU 0.746 -> 0.848 for top
[11/08 04:18:41    127s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1618.6M, EPOCH TIME: 1699417121.421978
[11/08 04:18:41    127s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1618.6M, EPOCH TIME: 1699417121.423173
[11/08 04:18:41    127s] === lastAutoLevel = 8 
[11/08 04:18:41    127s] OPERPROF: Starting spInitNetWt at level 1, MEM:1618.6M, EPOCH TIME: 1699417121.424862
[11/08 04:18:41    127s] no activity file in design. spp won't run.
[11/08 04:18:41    127s] [spp] 0
[11/08 04:18:41    127s] [adp] 0:1:1:3
[11/08 04:18:41    127s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.530, REAL:0.537, MEM:1654.6M, EPOCH TIME: 1699417121.962218
[11/08 04:18:41    127s] Clock gating cells determined by native netlist tracing.
[11/08 04:18:41    127s] no activity file in design. spp won't run.
[11/08 04:18:41    127s] no activity file in design. spp won't run.
[11/08 04:18:42    127s] Effort level <high> specified for reg2reg path_group
[11/08 04:18:42    127s] OPERPROF: Starting npMain at level 1, MEM:1657.6M, EPOCH TIME: 1699417122.264085
[11/08 04:18:43    127s] OPERPROF:   Starting npPlace at level 2, MEM:1668.6M, EPOCH TIME: 1699417123.276340
[11/08 04:18:43    127s] Iteration  1: Total net bbox = 5.830e+02 (2.55e+02 3.28e+02)
[11/08 04:18:43    127s]               Est.  stn bbox = 1.165e+03 (5.06e+02 6.59e+02)
[11/08 04:18:43    127s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1693.6M
[11/08 04:18:43    127s] Iteration  2: Total net bbox = 5.830e+02 (2.55e+02 3.28e+02)
[11/08 04:18:43    127s]               Est.  stn bbox = 1.165e+03 (5.06e+02 6.59e+02)
[11/08 04:18:43    127s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1693.6M
[11/08 04:18:43    127s] exp_mt_sequential is set from setPlaceMode option to 1
[11/08 04:18:43    127s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/08 04:18:43    127s] place_exp_mt_interval set to default 32
[11/08 04:18:43    127s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/08 04:18:43    128s] Iteration  3: Total net bbox = 7.196e+02 (2.75e+02 4.44e+02)
[11/08 04:18:43    128s]               Est.  stn bbox = 1.585e+03 (6.47e+02 9.39e+02)
[11/08 04:18:43    128s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1701.5M
[11/08 04:18:43    128s] Total number of setup views is 2.
[11/08 04:18:44    128s] Total number of active setup views is 1.
[11/08 04:18:44    128s] Active setup views:
[11/08 04:18:44    128s]     AnalysisView_BC
[11/08 04:18:44    129s] Iteration  4: Total net bbox = 5.755e+02 (1.92e+02 3.83e+02)
[11/08 04:18:44    129s]               Est.  stn bbox = 1.653e+03 (6.32e+02 1.02e+03)
[11/08 04:18:44    129s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1732.9M
[11/08 04:18:44    129s] Total number of setup views is 1.
[11/08 04:18:44    129s] Total number of active setup views is 1.
[11/08 04:18:44    129s] Active setup views:
[11/08 04:18:44    129s]     AnalysisView_BC
[11/08 04:18:45    130s] Iteration  5: Total net bbox = 1.945e+03 (7.21e+02 1.22e+03)
[11/08 04:18:45    130s]               Est.  stn bbox = 3.409e+03 (1.34e+03 2.07e+03)
[11/08 04:18:45    130s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1732.9M
[11/08 04:18:45    130s] OPERPROF:   Finished npPlace at level 2, CPU:2.330, REAL:2.284, MEM:1732.9M, EPOCH TIME: 1699417125.560097
[11/08 04:18:45    130s] OPERPROF: Finished npMain at level 1, CPU:2.350, REAL:3.301, MEM:1732.9M, EPOCH TIME: 1699417125.564630
[11/08 04:18:45    130s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1732.9M, EPOCH TIME: 1699417125.567398
[11/08 04:18:45    130s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 04:18:45    130s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1732.9M, EPOCH TIME: 1699417125.568201
[11/08 04:18:45    130s] OPERPROF: Starting npMain at level 1, MEM:1732.9M, EPOCH TIME: 1699417125.568785
[11/08 04:18:45    130s] OPERPROF:   Starting npPlace at level 2, MEM:1732.9M, EPOCH TIME: 1699417125.597935
[11/08 04:18:45    130s] Total number of setup views is 1.
[11/08 04:18:45    130s] Total number of active setup views is 1.
[11/08 04:18:45    130s] Active setup views:
[11/08 04:18:45    130s]     AnalysisView_BC
[11/08 04:18:47    132s] Iteration  6: Total net bbox = 2.707e+03 (1.46e+03 1.25e+03)
[11/08 04:18:47    132s]               Est.  stn bbox = 4.356e+03 (2.25e+03 2.11e+03)
[11/08 04:18:47    132s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1734.4M
[11/08 04:18:47    132s] OPERPROF:   Finished npPlace at level 2, CPU:1.790, REAL:1.755, MEM:1734.4M, EPOCH TIME: 1699417127.352698
[11/08 04:18:47    132s] OPERPROF: Finished npMain at level 1, CPU:1.830, REAL:1.792, MEM:1734.4M, EPOCH TIME: 1699417127.361003
[11/08 04:18:47    132s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1734.4M, EPOCH TIME: 1699417127.366357
[11/08 04:18:47    132s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 04:18:47    132s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1734.4M, EPOCH TIME: 1699417127.367000
[11/08 04:18:47    132s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1734.4M, EPOCH TIME: 1699417127.367164
[11/08 04:18:47    132s] Starting Early Global Route rough congestion estimation: mem = 1734.4M
[11/08 04:18:47    132s] (I)      ==================== Layers =====================
[11/08 04:18:47    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:47    132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 04:18:47    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:47    132s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/08 04:18:47    132s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/08 04:18:47    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:47    132s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/08 04:18:47    132s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/08 04:18:47    132s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/08 04:18:47    132s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/08 04:18:47    132s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/08 04:18:47    132s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/08 04:18:47    132s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/08 04:18:47    132s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/08 04:18:47    132s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/08 04:18:47    132s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/08 04:18:47    132s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/08 04:18:47    132s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/08 04:18:47    132s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 04:18:47    132s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/08 04:18:47    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:47    132s] (I)      Started Import and model ( Curr Mem: 1734.44 MB )
[11/08 04:18:47    132s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/08 04:18:47    132s] (I)      == Non-default Options ==
[11/08 04:18:47    132s] (I)      Print mode                                         : 2
[11/08 04:18:47    132s] (I)      Stop if highly congested                           : false
[11/08 04:18:47    132s] (I)      Maximum routing layer                              : 11
[11/08 04:18:47    132s] (I)      Assign partition pins                              : false
[11/08 04:18:47    132s] (I)      Support large GCell                                : true
[11/08 04:18:47    132s] (I)      Number of threads                                  : 1
[11/08 04:18:47    132s] (I)      Number of rows per GCell                           : 7
[11/08 04:18:47    132s] (I)      Max num rows per GCell                             : 32
[11/08 04:18:47    132s] (I)      Method to set GCell size                           : row
[11/08 04:18:47    132s] (I)      Counted 635 PG shapes. We will not process PG shapes layer by layer.
[11/08 04:18:47    132s] (I)      Use row-based GCell size
[11/08 04:18:47    132s] (I)      Use row-based GCell align
[11/08 04:18:47    132s] (I)      layer 0 area = 80000
[11/08 04:18:47    132s] (I)      layer 1 area = 80000
[11/08 04:18:47    132s] (I)      layer 2 area = 80000
[11/08 04:18:47    132s] (I)      layer 3 area = 80000
[11/08 04:18:47    132s] (I)      layer 4 area = 80000
[11/08 04:18:47    132s] (I)      layer 5 area = 80000
[11/08 04:18:47    132s] (I)      layer 6 area = 80000
[11/08 04:18:47    132s] (I)      layer 7 area = 80000
[11/08 04:18:47    132s] (I)      layer 8 area = 80000
[11/08 04:18:47    132s] (I)      layer 9 area = 400000
[11/08 04:18:47    132s] (I)      layer 10 area = 400000
[11/08 04:18:47    132s] (I)      GCell unit size   : 3420
[11/08 04:18:47    132s] (I)      GCell multiplier  : 7
[11/08 04:18:47    132s] (I)      GCell row height  : 3420
[11/08 04:18:47    132s] (I)      Actual row height : 3420
[11/08 04:18:47    132s] (I)      GCell align ref   : 580000 580320
[11/08 04:18:47    132s] [NR-eGR] Track table information for default rule: 
[11/08 04:18:47    132s] [NR-eGR] Metal1 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal2 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal3 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal4 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal5 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal6 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal7 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal8 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal9 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal10 has single uniform track structure
[11/08 04:18:47    132s] [NR-eGR] Metal11 has single uniform track structure
[11/08 04:18:47    132s] (I)      ==================== Default via =====================
[11/08 04:18:47    132s] (I)      +----+------------------+----------------------------+
[11/08 04:18:47    132s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/08 04:18:47    132s] (I)      +----+------------------+----------------------------+
[11/08 04:18:47    132s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/08 04:18:47    132s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/08 04:18:47    132s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/08 04:18:47    132s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/08 04:18:47    132s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/08 04:18:47    132s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/08 04:18:47    132s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/08 04:18:47    132s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/08 04:18:47    132s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/08 04:18:47    132s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/08 04:18:47    132s] (I)      +----+------------------+----------------------------+
[11/08 04:18:47    132s] [NR-eGR] Read 449 PG shapes
[11/08 04:18:47    132s] [NR-eGR] Read 0 clock shapes
[11/08 04:18:47    132s] [NR-eGR] Read 0 other shapes
[11/08 04:18:47    132s] [NR-eGR] #Routing Blockages  : 0
[11/08 04:18:47    132s] [NR-eGR] #Instance Blockages : 244
[11/08 04:18:47    132s] [NR-eGR] #PG Blockages       : 449
[11/08 04:18:47    132s] [NR-eGR] #Halo Blockages     : 0
[11/08 04:18:47    132s] [NR-eGR] #Boundary Blockages : 0
[11/08 04:18:47    132s] [NR-eGR] #Clock Blockages    : 0
[11/08 04:18:47    132s] [NR-eGR] #Other Blockages    : 0
[11/08 04:18:47    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 04:18:47    132s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 04:18:47    132s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/08 04:18:47    132s] (I)      early_global_route_priority property id does not exist.
[11/08 04:18:47    132s] (I)      Read Num Blocks=693  Num Prerouted Wires=0  Num CS=0
[11/08 04:18:47    132s] (I)      Layer 1 (V) : #blockages 435 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 2 (H) : #blockages 24 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 3 (V) : #blockages 174 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 4 (H) : #blockages 8 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 5 (V) : #blockages 8 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 6 (H) : #blockages 8 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 7 (V) : #blockages 8 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 8 (H) : #blockages 8 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 9 (V) : #blockages 8 : #preroutes 0
[11/08 04:18:47    132s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[11/08 04:18:47    132s] (I)      Number of ignored nets                =      0
[11/08 04:18:47    132s] (I)      Number of connected nets              =      0
[11/08 04:18:47    132s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 04:18:47    132s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 04:18:47    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 04:18:47    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 04:18:47    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 04:18:47    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 04:18:47    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 04:18:47    132s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 04:18:47    132s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 04:18:47    132s] (I)      Ndr track 0 does not exist
[11/08 04:18:47    132s] (I)      ---------------------Grid Graph Info--------------------
[11/08 04:18:47    132s] (I)      Routing area        : (0, 0) - (1526590, 1522840)
[11/08 04:18:47    132s] (I)      Core area           : (580000, 580320) - (946590, 942840)
[11/08 04:18:47    132s] (I)      Site width          :   400  (dbu)
[11/08 04:18:47    132s] (I)      Row height          :  3420  (dbu)
[11/08 04:18:47    132s] (I)      GCell row height    :  3420  (dbu)
[11/08 04:18:47    132s] (I)      GCell width         : 23940  (dbu)
[11/08 04:18:47    132s] (I)      GCell height        : 23940  (dbu)
[11/08 04:18:47    132s] (I)      Grid                :    64    64    11
[11/08 04:18:47    132s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/08 04:18:47    132s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[11/08 04:18:47    132s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[11/08 04:18:47    132s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/08 04:18:47    132s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/08 04:18:47    132s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/08 04:18:47    132s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/08 04:18:47    132s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[11/08 04:18:47    132s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[11/08 04:18:47    132s] (I)      Total num of tracks :  4007  3816  4007  3816  4007  3816  4007  3816  4007  1526  1602
[11/08 04:18:47    132s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/08 04:18:47    132s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/08 04:18:47    132s] (I)      --------------------------------------------------------
[11/08 04:18:47    132s] 
[11/08 04:18:47    132s] [NR-eGR] ============ Routing rule table ============
[11/08 04:18:47    132s] [NR-eGR] Rule id: 0  Nets: 529
[11/08 04:18:47    132s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 04:18:47    132s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/08 04:18:47    132s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/08 04:18:47    132s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/08 04:18:47    132s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/08 04:18:47    132s] [NR-eGR] ========================================
[11/08 04:18:47    132s] [NR-eGR] 
[11/08 04:18:47    132s] (I)      =============== Blocked Tracks ===============
[11/08 04:18:47    132s] (I)      +-------+---------+----------+---------------+
[11/08 04:18:47    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 04:18:47    132s] (I)      +-------+---------+----------+---------------+
[11/08 04:18:47    132s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 04:18:47    132s] (I)      |     2 |  244224 |    53250 |        21.80% |
[11/08 04:18:47    132s] (I)      |     3 |  256448 |    55699 |        21.72% |
[11/08 04:18:47    132s] (I)      |     4 |  244224 |    54052 |        22.13% |
[11/08 04:18:47    132s] (I)      |     5 |  256448 |    55678 |        21.71% |
[11/08 04:18:47    132s] (I)      |     6 |  244224 |    52936 |        21.68% |
[11/08 04:18:47    132s] (I)      |     7 |  256448 |    55678 |        21.71% |
[11/08 04:18:47    132s] (I)      |     8 |  244224 |    52936 |        21.68% |
[11/08 04:18:47    132s] (I)      |     9 |  256448 |    55678 |        21.71% |
[11/08 04:18:47    132s] (I)      |    10 |   97664 |    21477 |        21.99% |
[11/08 04:18:47    132s] (I)      |    11 |  102528 |    22367 |        21.82% |
[11/08 04:18:47    132s] (I)      +-------+---------+----------+---------------+
[11/08 04:18:47    132s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1734.44 MB )
[11/08 04:18:47    132s] (I)      Reset routing kernel
[11/08 04:18:47    132s] (I)      numLocalWires=8398  numGlobalNetBranches=3804  numLocalNetBranches=437
[11/08 04:18:47    132s] (I)      totalPins=5221  totalGlobalPin=662 (12.68%)
[11/08 04:18:47    132s] (I)      total 2D Cap : 1758188 = (901077 H, 857111 V)
[11/08 04:18:47    132s] (I)      
[11/08 04:18:47    132s] (I)      ============  Phase 1a Route ============
[11/08 04:18:47    132s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 04:18:47    132s] (I)      Usage: 486 = (294 H, 192 V) = (0.03% H, 0.02% V) = (3.519e+03um H, 2.298e+03um V)
[11/08 04:18:47    132s] (I)      
[11/08 04:18:47    132s] (I)      ============  Phase 1b Route ============
[11/08 04:18:47    132s] (I)      Usage: 486 = (294 H, 192 V) = (0.03% H, 0.02% V) = (3.519e+03um H, 2.298e+03um V)
[11/08 04:18:47    132s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 04:18:47    132s] 
[11/08 04:18:47    132s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 04:18:47    132s] Finished Early Global Route rough congestion estimation: mem = 1734.4M
[11/08 04:18:47    132s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.070, REAL:0.095, MEM:1734.4M, EPOCH TIME: 1699417127.461946
[11/08 04:18:47    132s] earlyGlobalRoute rough estimation gcell size 7 row height
[11/08 04:18:47    132s] OPERPROF: Starting CDPad at level 1, MEM:1734.4M, EPOCH TIME: 1699417127.462181
[11/08 04:18:47    132s] CDPadU 0.848 -> 0.818. R=0.746, N=3751, GS=11.970
[11/08 04:18:47    132s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.013, MEM:1734.4M, EPOCH TIME: 1699417127.475664
[11/08 04:18:47    132s] OPERPROF: Starting npMain at level 1, MEM:1734.4M, EPOCH TIME: 1699417127.476560
[11/08 04:18:47    132s] OPERPROF:   Starting npPlace at level 2, MEM:1734.4M, EPOCH TIME: 1699417127.500808
[11/08 04:18:47    132s] Total number of setup views is 1.
[11/08 04:18:47    132s] Total number of active setup views is 1.
[11/08 04:18:47    132s] Active setup views:
[11/08 04:18:47    132s]     AnalysisView_BC
[11/08 04:18:47    132s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.023, MEM:1739.9M, EPOCH TIME: 1699417127.523715
[11/08 04:18:47    132s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.056, MEM:1739.9M, EPOCH TIME: 1699417127.532095
[11/08 04:18:47    132s] Global placement CDP skipped at cutLevel 7.
[11/08 04:18:47    132s] Iteration  7: Total net bbox = 3.554e+03 (2.25e+03 1.30e+03)
[11/08 04:18:47    132s]               Est.  stn bbox = 5.222e+03 (3.06e+03 2.16e+03)
[11/08 04:18:47    132s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1739.9M
[11/08 04:18:48    132s] 
[11/08 04:18:48    132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 04:18:48    132s] TLC MultiMap info (StdDelay):
[11/08 04:18:48    132s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/08 04:18:48    132s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/08 04:18:48    132s]  Setting StdDelay to: 9.9ps
[11/08 04:18:48    132s] 
[11/08 04:18:48    132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 04:18:48    132s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/08 04:18:48    132s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/08 04:18:48    132s] Iteration  8: Total net bbox = 3.554e+03 (2.25e+03 1.30e+03)
[11/08 04:18:48    132s]               Est.  stn bbox = 5.222e+03 (3.06e+03 2.16e+03)
[11/08 04:18:48    132s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1739.9M
[11/08 04:18:48    132s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1739.9M, EPOCH TIME: 1699417128.037603
[11/08 04:18:48    132s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 04:18:48    132s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1739.9M, EPOCH TIME: 1699417128.038313
[11/08 04:18:48    132s] Legalizing MH Cells... 0 / 0 (level 8)
[11/08 04:18:48    132s] No instances found in the vector
[11/08 04:18:48    132s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1739.9M, DRC: 0)
[11/08 04:18:48    132s] 0 (out of 0) MH cells were successfully legalized.
[11/08 04:18:48    132s] OPERPROF: Starting npMain at level 1, MEM:1739.9M, EPOCH TIME: 1699417128.038880
[11/08 04:18:48    132s] OPERPROF:   Starting npPlace at level 2, MEM:1739.9M, EPOCH TIME: 1699417128.063023
[11/08 04:18:48    132s] Total number of setup views is 1.
[11/08 04:18:48    132s] Total number of active setup views is 1.
[11/08 04:18:48    132s] Active setup views:
[11/08 04:18:48    132s]     AnalysisView_BC
[11/08 04:18:49    134s] Total number of setup views is 1.
[11/08 04:18:49    134s] Total number of active setup views is 1.
[11/08 04:18:49    134s] Active setup views:
[11/08 04:18:49    134s]     AnalysisView_BC
[11/08 04:18:51    136s] Total number of setup views is 1.
[11/08 04:18:51    136s] Total number of active setup views is 1.
[11/08 04:18:51    136s] Active setup views:
[11/08 04:18:51    136s]     AnalysisView_BC
[11/08 04:18:53    138s] Iteration  9: Total net bbox = 4.641e+03 (2.28e+03 2.36e+03)
[11/08 04:18:53    138s]               Est.  stn bbox = 6.395e+03 (3.10e+03 3.29e+03)
[11/08 04:18:53    138s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1734.9M
[11/08 04:18:53    138s] GP RA stats: MHOnly 0 nrInst 3751 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 04:18:53    138s] Total number of setup views is 1.
[11/08 04:18:53    138s] Total number of active setup views is 1.
[11/08 04:18:53    138s] Active setup views:
[11/08 04:18:53    138s]     AnalysisView_BC
[11/08 04:18:53    138s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1736.9M, EPOCH TIME: 1699417133.976742
[11/08 04:18:53    138s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1737.9M, EPOCH TIME: 1699417133.976991
[11/08 04:18:53    138s] Iteration 10: Total net bbox = 2.767e+03 (1.17e+03 1.59e+03)
[11/08 04:18:53    138s]               Est.  stn bbox = 4.399e+03 (1.92e+03 2.48e+03)
[11/08 04:18:53    138s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1737.9M
[11/08 04:18:53    138s] OPERPROF:   Finished npPlace at level 2, CPU:5.970, REAL:5.915, MEM:1737.9M, EPOCH TIME: 1699417133.977852
[11/08 04:18:53    138s] OPERPROF: Finished npMain at level 1, CPU:6.010, REAL:5.948, MEM:1737.9M, EPOCH TIME: 1699417133.986501
[11/08 04:18:53    138s] Iteration 11: Total net bbox = 3.871e+03 (2.22e+03 1.65e+03)
[11/08 04:18:53    138s]               Est.  stn bbox = 5.522e+03 (2.99e+03 2.54e+03)
[11/08 04:18:53    138s]               cpu = 0:00:06.0 real = 0:00:05.0 mem = 1737.9M
[11/08 04:18:53    138s] Iteration 12: Total net bbox = 3.871e+03 (2.22e+03 1.65e+03)
[11/08 04:18:53    138s]               Est.  stn bbox = 5.522e+03 (2.99e+03 2.54e+03)
[11/08 04:18:53    138s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1737.9M
[11/08 04:18:53    138s] [adp] clock
[11/08 04:18:53    138s] [adp] weight, nr nets, wire length
[11/08 04:18:53    138s] [adp]      0        1  0.000000
[11/08 04:18:53    138s] [adp] data
[11/08 04:18:53    138s] [adp] weight, nr nets, wire length
[11/08 04:18:53    138s] [adp]      0      532  3870.646500
[11/08 04:18:53    138s] [adp] 0.000000|0.000000|0.000000
[11/08 04:18:53    138s] Iteration 13: Total net bbox = 3.871e+03 (2.22e+03 1.65e+03)
[11/08 04:18:53    138s]               Est.  stn bbox = 5.522e+03 (2.99e+03 2.54e+03)
[11/08 04:18:53    138s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1737.9M
[11/08 04:18:53    138s] *** cost = 3.871e+03 (2.22e+03 1.65e+03) (cpu for global=0:00:11.1) real=0:00:12.0***
[11/08 04:18:53    138s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[11/08 04:18:54    138s] Saved padding area to DB
[11/08 04:18:54    138s] All LLGs are deleted
[11/08 04:18:54    138s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.9M, EPOCH TIME: 1699417134.035450
[11/08 04:18:54    138s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1737.9M, EPOCH TIME: 1699417134.035974
[11/08 04:18:54    138s] Solver runtime cpu: 0:00:09.8 real: 0:00:09.6
[11/08 04:18:54    138s] Core Placement runtime cpu: 0:00:10.3 real: 0:00:10.0
[11/08 04:18:54    138s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 04:18:54    138s] Type 'man IMPSP-9025' for more detail.
[11/08 04:18:54    138s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1737.9M, EPOCH TIME: 1699417134.038582
[11/08 04:18:54    138s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1737.9M, EPOCH TIME: 1699417134.038794
[11/08 04:18:54    138s] z: 2, totalTracks: 1
[11/08 04:18:54    138s] z: 4, totalTracks: 1
[11/08 04:18:54    138s] z: 6, totalTracks: 1
[11/08 04:18:54    138s] z: 8, totalTracks: 1
[11/08 04:18:54    138s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/08 04:18:54    138s] All LLGs are deleted
[11/08 04:18:54    138s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1737.9M, EPOCH TIME: 1699417134.044314
[11/08 04:18:54    138s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1737.9M, EPOCH TIME: 1699417134.044770
[11/08 04:18:54    138s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1737.9M, EPOCH TIME: 1699417134.045783
[11/08 04:18:54    138s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1737.9M, EPOCH TIME: 1699417134.047421
[11/08 04:18:54    138s] Core basic site is CoreSite
[11/08 04:18:54    138s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1737.9M, EPOCH TIME: 1699417134.074576
[11/08 04:18:54    138s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1737.9M, EPOCH TIME: 1699417134.075279
[11/08 04:18:54    138s] Fast DP-INIT is on for default
[11/08 04:18:54    138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 04:18:54    138s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.031, MEM:1737.9M, EPOCH TIME: 1699417134.078681
[11/08 04:18:54    138s] 
[11/08 04:18:54    138s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/08 04:18:54    138s] OPERPROF:       Starting CMU at level 4, MEM:1737.9M, EPOCH TIME: 1699417134.079714
[11/08 04:18:54    138s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1737.9M, EPOCH TIME: 1699417134.080752
[11/08 04:18:54    138s] 
[11/08 04:18:54    138s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 04:18:54    138s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:1737.9M, EPOCH TIME: 1699417134.081408
[11/08 04:18:54    138s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1737.9M, EPOCH TIME: 1699417134.081520
[11/08 04:18:54    138s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1737.9M, EPOCH TIME: 1699417134.081628
[11/08 04:18:54    138s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1737.9MB).
[11/08 04:18:54    138s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.045, MEM:1737.9M, EPOCH TIME: 1699417134.083728
[11/08 04:18:54    138s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.045, MEM:1737.9M, EPOCH TIME: 1699417134.083848
[11/08 04:18:54    138s] TDRefine: refinePlace mode is spiral
[11/08 04:18:54    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11311.1
[11/08 04:18:54    138s] OPERPROF: Starting RefinePlace at level 1, MEM:1737.9M, EPOCH TIME: 1699417134.084035
[11/08 04:18:54    138s] *** Starting refinePlace (0:02:19 mem=1737.9M) ***
[11/08 04:18:54    138s] Total net bbox length = 3.871e+03 (2.224e+03 1.647e+03) (ext = 2.395e+01)
[11/08 04:18:54    138s] 
[11/08 04:18:54    138s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/08 04:18:54    138s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 04:18:54    138s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/08 04:18:54    138s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/08 04:18:54    138s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1737.9M, EPOCH TIME: 1699417134.093361
[11/08 04:18:54    138s] Starting refinePlace ...
[11/08 04:18:54    138s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/08 04:18:54    138s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/08 04:18:54    138s] ** Cut row section cpu time 0:00:00.0.
[11/08 04:18:54    138s]    Spread Effort: high, standalone mode, useDDP on.
[11/08 04:18:54    138s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1737.9MB) @(0:02:19 - 0:02:19).
[11/08 04:18:54    138s] Move report: preRPlace moves 3749 insts, mean move: 0.64 um, max move: 12.80 um 
[11/08 04:18:54    138s] 	Max move on inst (risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_rx_Data_Reg_i_q_reg[7]): (320.11, 448.99) --> (331.00, 450.90)
[11/08 04:18:54    138s] 	Length: 39 sites, height: 1 rows, site name: CoreSite, cell type: SDFFRHQX8
[11/08 04:18:54    138s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 04:18:54    138s] Placement tweakage begins.
[11/08 04:18:54    138s] wire length = 1.491e+04
[11/08 04:18:54    139s] wire length = 1.435e+04
[11/08 04:18:54    139s] Placement tweakage ends.
[11/08 04:18:54    139s] Move report: tweak moves 214 insts, mean move: 5.56 um, max move: 17.95 um 
[11/08 04:18:54    139s] 	Max move on inst (risc_v_top_i_g32803__39006): (339.20, 382.50) --> (329.80, 373.95)
[11/08 04:18:54    139s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1737.9MB) @(0:02:19 - 0:02:19).
[11/08 04:18:54    139s] 
[11/08 04:18:54    139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[11/08 04:18:54    139s] Move report: legalization moves 132 insts, mean move: 1.52 um, max move: 12.53 um spiral
[11/08 04:18:54    139s] 	Max move on inst (risc_v_top_i_g32643__2883): (319.60, 413.28) --> (327.00, 408.15)
[11/08 04:18:54    139s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 04:18:54    139s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 04:18:54    139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1737.9MB) @(0:02:19 - 0:02:19).
[11/08 04:18:54    139s] Move report: Detail placement moves 3749 insts, mean move: 0.73 um, max move: 19.63 um 
[11/08 04:18:54    139s] 	Max move on inst (risc_v_top_i_g32643__2883): (314.28, 415.06) --> (327.00, 408.15)
[11/08 04:18:54    139s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1737.9MB
[11/08 04:18:54    139s] Statistics of distance of Instance movement in refine placement:
[11/08 04:18:54    139s]   maximum (X+Y) =        19.63 um
[11/08 04:18:54    139s]   inst (risc_v_top_i_g32643__2883) with max move: (314.277, 415.057) -> (327, 408.15)
[11/08 04:18:54    139s]   mean    (X+Y) =         0.73 um
[11/08 04:18:54    139s] Total instances flipped for legalization: 2
[11/08 04:18:54    139s] Summary Report:
[11/08 04:18:54    139s] Instances move: 3749 (out of 3751 movable)
[11/08 04:18:54    139s] Instances flipped: 2
[11/08 04:18:54    139s] Mean displacement: 0.73 um
[11/08 04:18:54    139s] Max displacement: 19.63 um (Instance: risc_v_top_i_g32643__2883) (314.277, 415.057) -> (327, 408.15)
[11/08 04:18:54    139s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X8
[11/08 04:18:54    139s] Total instances moved : 3749
[11/08 04:18:54    139s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.450, MEM:1737.9M, EPOCH TIME: 1699417134.543459
[11/08 04:18:54    139s] Total net bbox length = 5.073e+03 (2.664e+03 2.409e+03) (ext = 2.041e+01)
[11/08 04:18:54    139s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1737.9MB
[11/08 04:18:54    139s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1737.9MB) @(0:02:19 - 0:02:19).
[11/08 04:18:54    139s] *** Finished refinePlace (0:02:19 mem=1737.9M) ***
[11/08 04:18:54    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11311.1
[11/08 04:18:54    139s] OPERPROF: Finished RefinePlace at level 1, CPU:0.430, REAL:0.461, MEM:1737.9M, EPOCH TIME: 1699417134.545315
[11/08 04:18:54    139s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1737.9M, EPOCH TIME: 1699417134.545441
[11/08 04:18:54    139s] All LLGs are deleted
[11/08 04:18:54    139s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1737.9M, EPOCH TIME: 1699417134.547827
[11/08 04:18:54    139s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1737.9M, EPOCH TIME: 1699417134.549696
[11/08 04:18:54    139s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1722.9M, EPOCH TIME: 1699417134.554384
[11/08 04:18:54    139s] *** End of Placement (cpu=0:00:14.0, real=0:00:15.0, mem=1722.9M) ***
[11/08 04:18:54    139s] z: 2, totalTracks: 1
[11/08 04:18:54    139s] z: 4, totalTracks: 1
[11/08 04:18:54    139s] z: 6, totalTracks: 1
[11/08 04:18:54    139s] z: 8, totalTracks: 1
[11/08 04:18:54    139s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/08 04:18:54    139s] All LLGs are deleted
[11/08 04:18:54    139s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1722.9M, EPOCH TIME: 1699417134.560907
[11/08 04:18:54    139s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1722.9M, EPOCH TIME: 1699417134.561408
[11/08 04:18:54    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1722.9M, EPOCH TIME: 1699417134.565060
[11/08 04:18:54    139s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1722.9M, EPOCH TIME: 1699417134.566638
[11/08 04:18:54    139s] Core basic site is CoreSite
[11/08 04:18:54    139s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1722.9M, EPOCH TIME: 1699417134.593909
[11/08 04:18:54    139s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1722.9M, EPOCH TIME: 1699417134.594746
[11/08 04:18:54    139s] Fast DP-INIT is on for default
[11/08 04:18:54    139s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 04:18:54    139s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1722.9M, EPOCH TIME: 1699417134.598375
[11/08 04:18:54    139s] 
[11/08 04:18:54    139s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/08 04:18:54    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1722.9M, EPOCH TIME: 1699417134.599752
[11/08 04:18:54    139s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1722.9M, EPOCH TIME: 1699417134.600971
[11/08 04:18:54    139s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1722.9M, EPOCH TIME: 1699417134.601709
[11/08 04:18:54    139s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.002, MEM:1722.9M, EPOCH TIME: 1699417134.603654
[11/08 04:18:54    139s] default core: bins with density > 0.750 =  9.09 % ( 11 / 121 )
[11/08 04:18:54    139s] Density distribution unevenness ratio = 4.362%
[11/08 04:18:54    139s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.003, MEM:1722.9M, EPOCH TIME: 1699417134.603877
[11/08 04:18:54    139s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1722.9M, EPOCH TIME: 1699417134.603982
[11/08 04:18:54    139s] All LLGs are deleted
[11/08 04:18:54    139s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1722.9M, EPOCH TIME: 1699417134.606306
[11/08 04:18:54    139s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1722.9M, EPOCH TIME: 1699417134.606743
[11/08 04:18:54    139s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1722.9M, EPOCH TIME: 1699417134.608216
[11/08 04:18:54    139s] *** Free Virtual Timing Model ...(mem=1722.9M)
[11/08 04:18:54    139s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 04:18:54    139s] Set Using Default Delay Limit as 101.
[11/08 04:18:54    139s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 04:18:54    139s] Set Default Net Delay as 0 ps.
[11/08 04:18:54    139s] Set Default Net Load as 0 pF. 
[11/08 04:18:54    139s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 04:18:54    139s] Effort level <high> specified for reg2reg_tmp.11311 path_group
[11/08 04:18:54    139s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 04:18:54    139s] #################################################################################
[11/08 04:18:54    139s] # Design Stage: PreRoute
[11/08 04:18:54    139s] # Design Name: risc_v_Pad_Frame
[11/08 04:18:54    139s] # Design Mode: 90nm
[11/08 04:18:54    139s] # Analysis Mode: MMMC Non-OCV 
[11/08 04:18:54    139s] # Parasitics Mode: No SPEF/RCDB 
[11/08 04:18:54    139s] # Signoff Settings: SI Off 
[11/08 04:18:54    139s] #################################################################################
[11/08 04:18:54    139s] Calculate delays in Single mode...
[11/08 04:18:54    139s] Topological Sorting (REAL = 0:00:00.0, MEM = 1711.3M, InitMEM = 1711.3M)
[11/08 04:18:54    139s] Start delay calculation (fullDC) (1 T). (MEM=1711.33)
[11/08 04:18:54    139s] End AAE Lib Interpolated Model. (MEM=1722.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 04:18:55    140s] Total number of fetched objects 4032
[11/08 04:18:55    140s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/08 04:18:55    140s] End delay calculation. (MEM=1739.37 CPU=0:00:00.5 REAL=0:00:01.0)
[11/08 04:18:55    140s] End delay calculation (fullDC). (MEM=1739.37 CPU=0:00:00.6 REAL=0:00:01.0)
[11/08 04:18:55    140s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1739.4M) ***
[11/08 04:18:55    140s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 04:18:55    140s] Set Using Default Delay Limit as 1000.
[11/08 04:18:55    140s] Set Default Net Delay as 1000 ps.
[11/08 04:18:55    140s] Set Default Net Load as 0.5 pF. 
[11/08 04:18:55    140s] Info: Disable timing driven in postCTS congRepair.
[11/08 04:18:55    140s] 
[11/08 04:18:55    140s] Starting congRepair ...
[11/08 04:18:55    140s] User Input Parameters:
[11/08 04:18:55    140s] - Congestion Driven    : On
[11/08 04:18:55    140s] - Timing Driven        : Off
[11/08 04:18:55    140s] - Area-Violation Based : On
[11/08 04:18:55    140s] - Start Rollback Level : -5
[11/08 04:18:55    140s] - Legalized            : On
[11/08 04:18:55    140s] - Window Based         : Off
[11/08 04:18:55    140s] - eDen incr mode       : Off
[11/08 04:18:55    140s] - Small incr mode      : Off
[11/08 04:18:55    140s] 
[11/08 04:18:55    140s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1729.8M, EPOCH TIME: 1699417135.688895
[11/08 04:18:55    140s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.017, MEM:1729.8M, EPOCH TIME: 1699417135.706214
[11/08 04:18:55    140s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1729.8M, EPOCH TIME: 1699417135.706401
[11/08 04:18:55    140s] Starting Early Global Route congestion estimation: mem = 1729.8M
[11/08 04:18:55    140s] (I)      ==================== Layers =====================
[11/08 04:18:55    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:55    140s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 04:18:55    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:55    140s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/08 04:18:55    140s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/08 04:18:55    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:55    140s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/08 04:18:55    140s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/08 04:18:55    140s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/08 04:18:55    140s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/08 04:18:55    140s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/08 04:18:55    140s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/08 04:18:55    140s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/08 04:18:55    140s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/08 04:18:55    140s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/08 04:18:55    140s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/08 04:18:55    140s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/08 04:18:55    140s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/08 04:18:55    140s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 04:18:55    140s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/08 04:18:55    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 04:18:55    140s] (I)      Started Import and model ( Curr Mem: 1729.76 MB )
[11/08 04:18:55    140s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/08 04:18:55    140s] (I)      == Non-default Options ==
[11/08 04:18:55    140s] (I)      Maximum routing layer                              : 11
[11/08 04:18:55    140s] (I)      Number of threads                                  : 1
[11/08 04:18:55    140s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 04:18:55    140s] (I)      Method to set GCell size                           : row
[11/08 04:18:55    140s] (I)      Counted 635 PG shapes. We will not process PG shapes layer by layer.
[11/08 04:18:55    140s] (I)      Use row-based GCell size
[11/08 04:18:55    140s] (I)      Use row-based GCell align
[11/08 04:18:55    140s] (I)      layer 0 area = 80000
[11/08 04:18:55    140s] (I)      layer 1 area = 80000
[11/08 04:18:55    140s] (I)      layer 2 area = 80000
[11/08 04:18:55    140s] (I)      layer 3 area = 80000
[11/08 04:18:55    140s] (I)      layer 4 area = 80000
[11/08 04:18:55    140s] (I)      layer 5 area = 80000
[11/08 04:18:55    140s] (I)      layer 6 area = 80000
[11/08 04:18:55    140s] (I)      layer 7 area = 80000
[11/08 04:18:55    140s] (I)      layer 8 area = 80000
[11/08 04:18:55    140s] (I)      layer 9 area = 400000
[11/08 04:18:55    140s] (I)      layer 10 area = 400000
[11/08 04:18:55    140s] (I)      GCell unit size   : 3420
[11/08 04:18:55    140s] (I)      GCell multiplier  : 1
[11/08 04:18:55    140s] (I)      GCell row height  : 3420
[11/08 04:18:55    140s] (I)      Actual row height : 3420
[11/08 04:18:55    140s] (I)      GCell align ref   : 580000 580320
[11/08 04:18:55    140s] [NR-eGR] Track table information for default rule: 
[11/08 04:18:55    140s] [NR-eGR] Metal1 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal2 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal3 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal4 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal5 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal6 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal7 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal8 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal9 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal10 has single uniform track structure
[11/08 04:18:55    140s] [NR-eGR] Metal11 has single uniform track structure
[11/08 04:18:55    140s] (I)      ==================== Default via =====================
[11/08 04:18:55    140s] (I)      +----+------------------+----------------------------+
[11/08 04:18:55    140s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/08 04:18:55    140s] (I)      +----+------------------+----------------------------+
[11/08 04:18:55    140s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/08 04:18:55    140s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/08 04:18:55    140s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/08 04:18:55    140s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/08 04:18:55    140s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/08 04:18:55    140s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/08 04:18:55    140s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/08 04:18:55    140s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/08 04:18:55    140s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/08 04:18:55    140s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/08 04:18:55    140s] (I)      +----+------------------+----------------------------+
[11/08 04:18:55    140s] [NR-eGR] Read 449 PG shapes
[11/08 04:18:55    140s] [NR-eGR] Read 0 clock shapes
[11/08 04:18:55    140s] [NR-eGR] Read 0 other shapes
[11/08 04:18:55    140s] [NR-eGR] #Routing Blockages  : 0
[11/08 04:18:55    140s] [NR-eGR] #Instance Blockages : 244
[11/08 04:18:55    140s] [NR-eGR] #PG Blockages       : 449
[11/08 04:18:55    140s] [NR-eGR] #Halo Blockages     : 0
[11/08 04:18:55    140s] [NR-eGR] #Boundary Blockages : 0
[11/08 04:18:55    140s] [NR-eGR] #Clock Blockages    : 0
[11/08 04:18:55    140s] [NR-eGR] #Other Blockages    : 0
[11/08 04:18:55    140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 04:18:55    140s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 04:18:55    140s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/08 04:18:55    140s] (I)      early_global_route_priority property id does not exist.
[11/08 04:18:55    140s] (I)      Read Num Blocks=693  Num Prerouted Wires=0  Num CS=0
[11/08 04:18:55    140s] (I)      Layer 1 (V) : #blockages 435 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 2 (H) : #blockages 24 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 3 (V) : #blockages 174 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 4 (H) : #blockages 8 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 5 (V) : #blockages 8 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 6 (H) : #blockages 8 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 7 (V) : #blockages 8 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 8 (H) : #blockages 8 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 9 (V) : #blockages 8 : #preroutes 0
[11/08 04:18:55    140s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[11/08 04:18:55    140s] (I)      Number of ignored nets                =      0
[11/08 04:18:55    140s] (I)      Number of connected nets              =      0
[11/08 04:18:55    140s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 04:18:55    140s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 04:18:55    140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 04:18:55    140s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 04:18:55    140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 04:18:55    140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 04:18:55    140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 04:18:55    140s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 04:18:55    140s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 04:18:55    140s] (I)      Ndr track 0 does not exist
[11/08 04:18:55    140s] (I)      ---------------------Grid Graph Info--------------------
[11/08 04:18:55    140s] (I)      Routing area        : (0, 0) - (1526590, 1522840)
[11/08 04:18:55    140s] (I)      Core area           : (580000, 580320) - (946590, 942840)
[11/08 04:18:55    140s] (I)      Site width          :   400  (dbu)
[11/08 04:18:55    140s] (I)      Row height          :  3420  (dbu)
[11/08 04:18:55    140s] (I)      GCell row height    :  3420  (dbu)
[11/08 04:18:55    140s] (I)      GCell width         :  3420  (dbu)
[11/08 04:18:55    140s] (I)      GCell height        :  3420  (dbu)
[11/08 04:18:55    140s] (I)      Grid                :   446   445    11
[11/08 04:18:55    140s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/08 04:18:55    140s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/08 04:18:55    140s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/08 04:18:55    140s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/08 04:18:55    140s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/08 04:18:55    140s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/08 04:18:55    140s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/08 04:18:55    140s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[11/08 04:18:55    140s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/08 04:18:55    140s] (I)      Total num of tracks :  4007  3816  4007  3816  4007  3816  4007  3816  4007  1526  1602
[11/08 04:18:55    140s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/08 04:18:55    140s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/08 04:18:55    140s] (I)      --------------------------------------------------------
[11/08 04:18:55    140s] 
[11/08 04:18:55    140s] [NR-eGR] ============ Routing rule table ============
[11/08 04:18:55    140s] [NR-eGR] Rule id: 0  Nets: 529
[11/08 04:18:55    140s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 04:18:55    140s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/08 04:18:55    140s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/08 04:18:55    140s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/08 04:18:55    140s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/08 04:18:55    140s] [NR-eGR] ========================================
[11/08 04:18:55    140s] [NR-eGR] 
[11/08 04:18:55    140s] (I)      =============== Blocked Tracks ===============
[11/08 04:18:55    140s] (I)      +-------+---------+----------+---------------+
[11/08 04:18:55    140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 04:18:55    140s] (I)      +-------+---------+----------+---------------+
[11/08 04:18:55    140s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 04:18:55    140s] (I)      |     2 | 1698120 |   348706 |        20.53% |
[11/08 04:18:55    140s] (I)      |     3 | 1787122 |   365204 |        20.44% |
[11/08 04:18:55    140s] (I)      |     4 | 1698120 |   351916 |        20.72% |
[11/08 04:18:55    140s] (I)      |     5 | 1787122 |   365090 |        20.43% |
[11/08 04:18:55    140s] (I)      |     6 | 1698120 |   346522 |        20.41% |
[11/08 04:18:55    140s] (I)      |     7 | 1787122 |   365090 |        20.43% |
[11/08 04:18:55    140s] (I)      |     8 | 1698120 |   346522 |        20.41% |
[11/08 04:18:55    140s] (I)      |     9 | 1787122 |   365090 |        20.43% |
[11/08 04:18:55    140s] (I)      |    10 |  679070 |   139263 |        20.51% |
[11/08 04:18:55    140s] (I)      |    11 |  714492 |   146690 |        20.53% |
[11/08 04:18:55    140s] (I)      +-------+---------+----------+---------------+
[11/08 04:18:55    140s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 1729.76 MB )
[11/08 04:18:55    140s] (I)      Reset routing kernel
[11/08 04:18:55    140s] (I)      Started Global Routing ( Curr Mem: 1729.76 MB )
[11/08 04:18:55    140s] (I)      totalPins=5221  totalGlobalPin=5188 (99.37%)
[11/08 04:18:55    140s] (I)      total 2D Cap : 12226048 = (6273457 H, 5952591 V)
[11/08 04:18:55    140s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[11/08 04:18:55    140s] (I)      
[11/08 04:18:55    140s] (I)      ============  Phase 1a Route ============
[11/08 04:18:55    140s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 04:18:55    140s] (I)      Usage: 8124 = (3391 H, 4733 V) = (0.05% H, 0.08% V) = (5.799e+03um H, 8.093e+03um V)
[11/08 04:18:55    140s] (I)      
[11/08 04:18:55    140s] (I)      ============  Phase 1b Route ============
[11/08 04:18:55    140s] (I)      Usage: 8124 = (3391 H, 4733 V) = (0.05% H, 0.08% V) = (5.799e+03um H, 8.093e+03um V)
[11/08 04:18:55    140s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.389204e+04um
[11/08 04:18:55    140s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 04:18:55    140s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 04:18:55    140s] (I)      
[11/08 04:18:55    140s] (I)      ============  Phase 1c Route ============
[11/08 04:18:55    140s] (I)      Level2 Grid: 90 x 89
[11/08 04:18:55    140s] (I)      Usage: 8124 = (3391 H, 4733 V) = (0.05% H, 0.08% V) = (5.799e+03um H, 8.093e+03um V)
[11/08 04:18:55    140s] (I)      
[11/08 04:18:55    140s] (I)      ============  Phase 1d Route ============
[11/08 04:18:55    140s] (I)      Usage: 8124 = (3391 H, 4733 V) = (0.05% H, 0.08% V) = (5.799e+03um H, 8.093e+03um V)
[11/08 04:18:55    140s] (I)      
[11/08 04:18:55    140s] (I)      ============  Phase 1e Route ============
[11/08 04:18:55    140s] (I)      Usage: 8124 = (3391 H, 4733 V) = (0.05% H, 0.08% V) = (5.799e+03um H, 8.093e+03um V)
[11/08 04:18:55    140s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.389204e+04um
[11/08 04:18:55    140s] (I)      
[11/08 04:18:55    140s] (I)      ============  Phase 1l Route ============
[11/08 04:18:56    140s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 04:18:56    140s] (I)      Layer  2:    1349068      5437         0      334579     1358527    (19.76%) 
[11/08 04:18:56    140s] (I)      Layer  3:    1422092      3394         0      353439     1428786    (19.83%) 
[11/08 04:18:56    140s] (I)      Layer  4:    1345200        41         0      341145     1351960    (20.15%) 
[11/08 04:18:56    140s] (I)      Layer  5:    1422235         0         0      353430     1428795    (19.83%) 
[11/08 04:18:56    140s] (I)      Layer  6:    1351294         0         0      334562     1358544    (19.76%) 
[11/08 04:18:56    140s] (I)      Layer  7:    1422235         0         0      353430     1428795    (19.83%) 
[11/08 04:18:56    140s] (I)      Layer  8:    1351294         0         0      334562     1358544    (19.76%) 
[11/08 04:18:56    140s] (I)      Layer  9:    1422235         0         0      353430     1428795    (19.83%) 
[11/08 04:18:56    140s] (I)      Layer 10:     539587         0         0      134543      542699    (19.87%) 
[11/08 04:18:56    140s] (I)      Layer 11:     567607         0         0      141372      571518    (19.83%) 
[11/08 04:18:56    140s] (I)      Total:      12192847      8872         0     3034488    12256960    (19.84%) 
[11/08 04:18:56    140s] (I)      
[11/08 04:18:56    140s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 04:18:56    140s] [NR-eGR]                        OverCon            
[11/08 04:18:56    140s] [NR-eGR]                         #Gcell     %Gcell
[11/08 04:18:56    140s] [NR-eGR]        Layer               (1)    OverCon
[11/08 04:18:56    140s] [NR-eGR] ----------------------------------------------
[11/08 04:18:56    140s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR] ----------------------------------------------
[11/08 04:18:56    140s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 04:18:56    140s] [NR-eGR] 
[11/08 04:18:56    140s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1737.76 MB )
[11/08 04:18:56    140s] (I)      total 2D Cap : 12227271 = (6274027 H, 5953244 V)
[11/08 04:18:56    140s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 04:18:56    140s] Early Global Route congestion estimation runtime: 0.45 seconds, mem = 1737.8M
[11/08 04:18:56    140s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.440, REAL:0.450, MEM:1737.8M, EPOCH TIME: 1699417136.155973
[11/08 04:18:56    140s] OPERPROF: Starting HotSpotCal at level 1, MEM:1737.8M, EPOCH TIME: 1699417136.156099
[11/08 04:18:56    140s] [hotspot] +------------+---------------+---------------+
[11/08 04:18:56    140s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 04:18:56    140s] [hotspot] +------------+---------------+---------------+
[11/08 04:18:56    140s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 04:18:56    140s] [hotspot] +------------+---------------+---------------+
[11/08 04:18:56    140s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 04:18:56    140s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 04:18:56    140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:1737.8M, EPOCH TIME: 1699417136.163223
[11/08 04:18:56    140s] Skipped repairing congestion.
[11/08 04:18:56    140s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1737.8M, EPOCH TIME: 1699417136.163427
[11/08 04:18:56    140s] Starting Early Global Route wiring: mem = 1737.8M
[11/08 04:18:56    140s] (I)      ============= Track Assignment ============
[11/08 04:18:56    140s] (I)      Started Track Assignment (1T) ( Curr Mem: 1737.76 MB )
[11/08 04:18:56    140s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/08 04:18:56    140s] (I)      Run Multi-thread track assignment
[11/08 04:18:56    141s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1737.76 MB )
[11/08 04:18:56    141s] (I)      Started Export ( Curr Mem: 1737.76 MB )
[11/08 04:18:56    141s] [NR-eGR]                  Length (um)   Vias 
[11/08 04:18:56    141s] [NR-eGR] ------------------------------------
[11/08 04:18:56    141s] [NR-eGR]  Metal1   (1H)             0   5218 
[11/08 04:18:56    141s] [NR-eGR]  Metal2   (2V)          8639   7345 
[11/08 04:18:56    141s] [NR-eGR]  Metal3   (3H)          6332     60 
[11/08 04:18:56    141s] [NR-eGR]  Metal4   (4V)            80      0 
[11/08 04:18:56    141s] [NR-eGR]  Metal5   (5H)             0      0 
[11/08 04:18:56    141s] [NR-eGR]  Metal6   (6V)             0      0 
[11/08 04:18:56    141s] [NR-eGR]  Metal7   (7H)             0      0 
[11/08 04:18:56    141s] [NR-eGR]  Metal8   (8V)             0      0 
[11/08 04:18:56    141s] [NR-eGR]  Metal9   (9H)             0      0 
[11/08 04:18:56    141s] [NR-eGR]  Metal10  (10V)            0      0 
[11/08 04:18:56    141s] [NR-eGR]  Metal11  (11H)            0      0 
[11/08 04:18:56    141s] [NR-eGR] ------------------------------------
[11/08 04:18:56    141s] [NR-eGR]           Total        15051  12623 
[11/08 04:18:56    141s] [NR-eGR] --------------------------------------------------------------------------
[11/08 04:18:56    141s] [NR-eGR] Total half perimeter of net bounding box: 5075um
[11/08 04:18:56    141s] [NR-eGR] Total length: 15051um, number of vias: 12623
[11/08 04:18:56    141s] [NR-eGR] --------------------------------------------------------------------------
[11/08 04:18:56    141s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/08 04:18:56    141s] [NR-eGR] --------------------------------------------------------------------------
[11/08 04:18:56    141s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1737.76 MB )
[11/08 04:18:56    141s] Early Global Route wiring runtime: 0.16 seconds, mem = 1687.8M
[11/08 04:18:56    141s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.150, REAL:0.162, MEM:1687.8M, EPOCH TIME: 1699417136.325332
[11/08 04:18:56    141s] Tdgp not successfully inited but do clear! skip clearing
[11/08 04:18:56    141s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[11/08 04:18:56    141s] *** Finishing placeDesign default flow ***
[11/08 04:18:56    141s] **placeDesign ... cpu = 0: 0:19, real = 0: 0:20, mem = 1679.8M **
[11/08 04:18:56    141s] 
[11/08 04:18:56    141s] Optimization is working on the following views:
[11/08 04:18:56    141s]   Setup views: AnalysisView_WC AnalysisView_BC 
[11/08 04:18:56    141s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[11/08 04:18:56    141s] Tdgp not successfully inited but do clear! skip clearing
[11/08 04:18:56    141s] 
[11/08 04:18:56    141s] *** Summary of all messages that are not suppressed in this session:
[11/08 04:18:56    141s] Severity  ID               Count  Summary                                  
[11/08 04:18:56    141s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 04:18:56    141s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 04:18:56    141s] *** Message Summary: 3 warning(s), 0 error(s)
[11/08 04:18:56    141s] 
[11/08 04:19:00    141s] <CMD> zoomBox -583.46550 30.49400 1351.07100 742.42200
[11/08 04:19:00    141s] <CMD> zoomBox -436.54300 88.77400 1207.81300 693.91300
[11/08 04:19:01    141s] <CMD> zoomBox -205.50800 180.42000 982.53950 617.63300
[11/08 04:19:01    141s] <CMD> zoomBox -115.27950 216.21150 894.56100 587.84250
[11/08 04:19:03    142s] <CMD> zoomBox 48.03900 284.16400 668.20900 512.39250
[11/08 04:19:05    142s] <CMD> zoomBox 88.53850 300.94550 615.68300 494.93950
[11/08 04:19:05    142s] <CMD> zoomBox 122.96300 315.20950 571.03600 480.10450
[11/08 04:19:06    142s] <CMD> zoomBox 216.20600 353.84600 450.10350 439.92250
[11/08 04:19:08    143s] <CMD> zoomBox 247.66350 363.79850 416.65500 425.98900
[11/08 04:19:09    143s] <CMD> zoomBox 279.26850 373.79750 383.05050 411.99050
[11/08 04:19:10    143s] <CMD> zoomBox 293.50200 379.25250 368.48650 406.84750
[11/08 04:19:10    143s] <CMD> zoomBox 299.06100 381.38300 362.79850 404.83900
[11/08 04:19:11    143s] <CMD> zoomBox 307.80350 384.73300 353.85400 401.68000
[11/08 04:19:14    144s] <CMD> zoomBox 299.06000 381.38250 362.79900 404.83900
[11/08 04:19:14    144s] <CMD> zoomBox 270.20950 370.32700 392.31500 415.26300
[11/08 04:19:53    149s] <CMD> saveDesign risc_v_Pad_Frame_placement.tcl
[11/08 04:19:53    149s] #% Begin save design ... (date=11/08 04:19:53, mem=1162.5M)
[11/08 04:19:53    149s] % Begin Save ccopt configuration ... (date=11/08 04:19:53, mem=1162.5M)
[11/08 04:19:53    149s] % End Save ccopt configuration ... (date=11/08 04:19:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1162.5M, current mem=1162.5M)
[11/08 04:19:53    149s] % Begin Save netlist data ... (date=11/08 04:19:53, mem=1162.5M)
[11/08 04:19:53    149s] Writing Binary DB to risc_v_Pad_Frame_placement.tcl.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/08 04:19:53    149s] % End Save netlist data ... (date=11/08 04:19:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1162.5M, current mem=1162.5M)
[11/08 04:19:53    149s] Saving symbol-table file ...
[11/08 04:19:53    149s] Saving congestion map file risc_v_Pad_Frame_placement.tcl.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/08 04:19:54    149s] % Begin Save AAE data ... (date=11/08 04:19:54, mem=1162.8M)
[11/08 04:19:54    149s] Saving AAE Data ...
[11/08 04:19:54    149s] % End Save AAE data ... (date=11/08 04:19:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1162.9M, current mem=1162.9M)
[11/08 04:19:54    149s] Saving preference file risc_v_Pad_Frame_placement.tcl.dat/gui.pref.tcl ...
[11/08 04:19:54    149s] Saving mode setting ...
[11/08 04:19:54    149s] Saving global file ...
[11/08 04:19:54    149s] % Begin Save floorplan data ... (date=11/08 04:19:54, mem=1163.1M)
[11/08 04:19:54    149s] Saving floorplan file ...
[11/08 04:19:54    149s] % End Save floorplan data ... (date=11/08 04:19:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.1M, current mem=1163.1M)
[11/08 04:19:54    149s] Saving PG file risc_v_Pad_Frame_placement.tcl.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Wed Nov  8 04:19:54 2023)
[11/08 04:19:54    149s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1684.1M) ***
[11/08 04:19:54    149s] Saving Drc markers ...
[11/08 04:19:55    149s] ... 143 markers are saved ...
[11/08 04:19:55    149s] ... 0 geometry drc markers are saved ...
[11/08 04:19:55    149s] ... 0 antenna drc markers are saved ...
[11/08 04:19:55    149s] % Begin Save placement data ... (date=11/08 04:19:55, mem=1163.1M)
[11/08 04:19:55    149s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 04:19:55    149s] Save Adaptive View Pruning View Names to Binary file
[11/08 04:19:55    149s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1687.1M) ***
[11/08 04:19:55    149s] % End Save placement data ... (date=11/08 04:19:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.1M, current mem=1163.1M)
[11/08 04:19:55    149s] % Begin Save routing data ... (date=11/08 04:19:55, mem=1163.1M)
[11/08 04:19:55    149s] Saving route file ...
[11/08 04:19:55    149s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1684.1M) ***
[11/08 04:19:55    149s] % End Save routing data ... (date=11/08 04:19:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.2M, current mem=1163.2M)
[11/08 04:19:55    149s] Saving property file risc_v_Pad_Frame_placement.tcl.dat/risc_v_Pad_Frame.prop
[11/08 04:19:55    149s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1687.1M) ***
[11/08 04:19:55    149s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_placement.tcl.dat/risc_v_Pad_Frame.techData.gz' ...
[11/08 04:19:55    149s] % Begin Save power constraints data ... (date=11/08 04:19:55, mem=1163.2M)
[11/08 04:19:55    150s] % End Save power constraints data ... (date=11/08 04:19:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.2M, current mem=1163.2M)
[11/08 04:19:55    150s] Generated self-contained design risc_v_Pad_Frame_placement.tcl.dat
[11/08 04:19:55    150s] #% End save design ... (date=11/08 04:19:55, total cpu=0:00:00.8, real=0:00:02.0, peak res=1163.6M, current mem=1163.6M)
[11/08 04:19:56    150s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 04:19:56    150s] 
[11/08 04:20:51    158s] <CMD> saveDesign risc_v_Pad_Frame_placement.enc
[11/08 04:20:51    158s] #% Begin save design ... (date=11/08 04:20:51, mem=1163.6M)
[11/08 04:20:51    158s] % Begin Save ccopt configuration ... (date=11/08 04:20:51, mem=1163.6M)
[11/08 04:20:51    158s] % End Save ccopt configuration ... (date=11/08 04:20:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.6M, current mem=1163.6M)
[11/08 04:20:51    158s] % Begin Save netlist data ... (date=11/08 04:20:51, mem=1163.6M)
[11/08 04:20:51    158s] Writing Binary DB to risc_v_Pad_Frame_placement.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/08 04:20:51    158s] % End Save netlist data ... (date=11/08 04:20:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.6M, current mem=1163.6M)
[11/08 04:20:51    158s] Saving symbol-table file ...
[11/08 04:20:52    158s] Saving congestion map file risc_v_Pad_Frame_placement.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/08 04:20:52    158s] % Begin Save AAE data ... (date=11/08 04:20:52, mem=1163.6M)
[11/08 04:20:52    158s] Saving AAE Data ...
[11/08 04:20:52    158s] % End Save AAE data ... (date=11/08 04:20:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.6M, current mem=1163.6M)
[11/08 04:20:52    158s] Saving preference file risc_v_Pad_Frame_placement.enc.dat/gui.pref.tcl ...
[11/08 04:20:52    158s] Saving mode setting ...
[11/08 04:20:52    158s] Saving global file ...
[11/08 04:20:52    158s] % Begin Save floorplan data ... (date=11/08 04:20:52, mem=1163.7M)
[11/08 04:20:52    158s] Saving floorplan file ...
[11/08 04:20:52    158s] % End Save floorplan data ... (date=11/08 04:20:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.7M, current mem=1163.7M)
[11/08 04:20:52    158s] Saving PG file risc_v_Pad_Frame_placement.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Wed Nov  8 04:20:52 2023)
[11/08 04:20:53    158s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1681.4M) ***
[11/08 04:20:53    158s] Saving Drc markers ...
[11/08 04:20:53    158s] ... 143 markers are saved ...
[11/08 04:20:53    158s] ... 0 geometry drc markers are saved ...
[11/08 04:20:53    158s] ... 0 antenna drc markers are saved ...
[11/08 04:20:53    158s] % Begin Save placement data ... (date=11/08 04:20:53, mem=1163.7M)
[11/08 04:20:53    158s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 04:20:53    158s] Save Adaptive View Pruning View Names to Binary file
[11/08 04:20:53    158s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1684.4M) ***
[11/08 04:20:53    158s] % End Save placement data ... (date=11/08 04:20:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.7M, current mem=1163.7M)
[11/08 04:20:53    158s] % Begin Save routing data ... (date=11/08 04:20:53, mem=1163.7M)
[11/08 04:20:53    158s] Saving route file ...
[11/08 04:20:53    158s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1681.4M) ***
[11/08 04:20:53    158s] % End Save routing data ... (date=11/08 04:20:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1163.7M, current mem=1163.7M)
[11/08 04:20:53    158s] Saving property file risc_v_Pad_Frame_placement.enc.dat/risc_v_Pad_Frame.prop
[11/08 04:20:53    158s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1684.4M) ***
[11/08 04:20:53    158s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_placement.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/08 04:20:53    158s] % Begin Save power constraints data ... (date=11/08 04:20:53, mem=1163.7M)
[11/08 04:20:53    158s] % End Save power constraints data ... (date=11/08 04:20:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1163.7M, current mem=1163.7M)
[11/08 04:20:54    159s] Generated self-contained design risc_v_Pad_Frame_placement.enc.dat
[11/08 04:20:54    159s] #% End save design ... (date=11/08 04:20:54, total cpu=0:00:00.8, real=0:00:03.0, peak res=1163.8M, current mem=1163.8M)
[11/08 04:20:54    159s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 04:20:54    159s] 
[11/08 04:21:09    161s] <CMD> selectInst {risc_v_top_i_memory_rom_rom_memory_reg[73][1]}
[11/08 04:21:40    165s] <CMD> getCTSMode -engine -quiet
[11/08 04:22:01    169s] <CMD> create_ccopt_clock_tree_spec
[11/08 04:22:01    169s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/08 04:22:01    170s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/08 04:22:01    170s] Reset timing graph...
[11/08 04:22:01    170s] Ignoring AAE DB Resetting ...
[11/08 04:22:01    170s] Reset timing graph done.
[11/08 04:22:01    170s] Ignoring AAE DB Resetting ...
[11/08 04:22:01    170s] Analyzing clock structure...
[11/08 04:22:01    170s] Analyzing clock structure done.
[11/08 04:22:01    170s] Reset timing graph...
[11/08 04:22:01    170s] Ignoring AAE DB Resetting ...
[11/08 04:22:01    170s] Reset timing graph done.
[11/08 04:22:01    170s] Checking clock tree convergence...
[11/08 04:22:01    170s] Checking clock tree convergence done.
[11/08 04:22:01    170s] <CMD> ctd_win -side none -id ctd_window
[11/08 04:22:26    173s] <CMD> deselectAll
[11/08 04:22:27    173s] <CMD> selectInst {risc_v_top_i_ex_mem_datapath_ffd_q_reg[26]}
[11/08 04:24:15    187s] <CMD> getCTSMode -engine -quiet
[11/08 04:24:24    189s] <CMD> deselectAll
[11/08 04:24:24    189s] <CMD> selectInst {risc_v_top_i_ff_pc_q_reg[30]}
[11/08 04:24:29    189s] <CMD> deselectAll
[11/08 04:24:29    189s] <CMD> selectWire 344.6600 385.2150 346.3400 385.2950 3 {risc_v_top_i_id_ex_datapath_out[25]}
[11/08 04:24:54    193s] <CMD> getCTSMode -engine -quiet
[11/08 04:25:06    195s] <CMD> create_ccopt_clock_tree_spec
[11/08 04:25:06    195s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/08 04:25:06    195s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/08 04:25:06    195s] Reset timing graph...
[11/08 04:25:06    195s] Ignoring AAE DB Resetting ...
[11/08 04:25:06    195s] Reset timing graph done.
[11/08 04:25:06    195s] Ignoring AAE DB Resetting ...
[11/08 04:25:06    195s] Analyzing clock structure...
[11/08 04:25:06    195s] Analyzing clock structure done.
[11/08 04:25:06    195s] Reset timing graph...
[11/08 04:25:06    195s] Ignoring AAE DB Resetting ...
[11/08 04:25:06    195s] Reset timing graph done.
[11/08 04:25:06    195s] Checking clock tree convergence...
[11/08 04:25:06    195s] Checking clock tree convergence done.
[11/08 04:25:06    195s] <CMD> ctd_win -side none -id ctd_window
[11/08 04:25:12    197s] <CMD> create_ccopt_clock_tree_spec
[11/08 04:25:12    197s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/08 04:25:12    197s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/08 04:25:12    197s] Reset timing graph...
[11/08 04:25:12    197s] Ignoring AAE DB Resetting ...
[11/08 04:25:12    197s] Reset timing graph done.
[11/08 04:25:12    197s] Ignoring AAE DB Resetting ...
[11/08 04:25:12    197s] Analyzing clock structure...
[11/08 04:25:12    197s] Analyzing clock structure done.
[11/08 04:25:12    197s] Reset timing graph...
[11/08 04:25:12    197s] Ignoring AAE DB Resetting ...
[11/08 04:25:12    197s] Reset timing graph done.
[11/08 04:25:12    197s] Checking clock tree convergence...
[11/08 04:25:12    197s] Checking clock tree convergence done.
[11/08 04:25:12    197s] <CMD> ctd_win -side none -id ctd_window
[11/08 14:47:39   4932s] <CMD> create_ccopt_clock_tree_spec
[11/08 14:47:39   4932s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/08 14:47:39   4932s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/08 14:47:39   4932s] Reset timing graph...
[11/08 14:47:39   4932s] Ignoring AAE DB Resetting ...
[11/08 14:47:39   4932s] Reset timing graph done.
[11/08 14:47:39   4932s] Ignoring AAE DB Resetting ...
[11/08 14:47:39   4932s] Analyzing clock structure...
[11/08 14:47:39   4932s] Analyzing clock structure done.
[11/08 14:47:39   4932s] Reset timing graph...
[11/08 14:47:39   4932s] Ignoring AAE DB Resetting ...
[11/08 14:47:39   4932s] Reset timing graph done.
[11/08 14:47:39   4932s] Checking clock tree convergence...
[11/08 14:47:39   4932s] Checking clock tree convergence done.
[11/08 14:47:39   4932s] <CMD> ctd_win -side none -id ctd_window
[11/08 14:47:48   4934s] <CMD> create_ccopt_clock_tree_spec
[11/08 14:47:48   4934s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[11/08 14:47:48   4934s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/08 14:47:48   4934s] Reset timing graph...
[11/08 14:47:48   4934s] Ignoring AAE DB Resetting ...
[11/08 14:47:48   4934s] Reset timing graph done.
[11/08 14:47:48   4934s] Ignoring AAE DB Resetting ...
[11/08 14:47:49   4935s] Analyzing clock structure...
[11/08 14:47:49   4935s] Analyzing clock structure done.
[11/08 14:47:49   4935s] Reset timing graph...
[11/08 14:47:49   4935s] Ignoring AAE DB Resetting ...
[11/08 14:47:49   4935s] Reset timing graph done.
[11/08 14:47:49   4935s] Checking clock tree convergence...
[11/08 14:47:49   4935s] Checking clock tree convergence done.
[11/08 14:47:49   4935s] <CMD> ctd_win -side none -id ctd_window
[11/08 14:48:05   4937s] <CMD> getCTSMode -engine -quiet
[11/08 14:48:13   4939s] <CMD> zoomBox 244.22100 355.80550 388.83450 422.06550
[11/08 14:48:13   4939s] <CMD> zoomBox 184.45300 322.72800 419.93200 430.62150
[11/08 14:48:14   4939s] <CMD> zoomBox 124.96200 289.80450 450.88500 439.13800
[11/08 14:48:14   4939s] <CMD> zoomBox 87.13000 268.86750 470.56900 444.55400
[11/08 14:48:16   4939s] <CMD> zoomBox -9.74100 215.25750 520.97050 458.42250
[11/08 14:48:16   4939s] <CMD> zoomBox -71.34400 181.16500 553.02250 467.24150
[11/08 14:48:16   4939s] <CMD> zoomBox -143.97300 140.90100 590.57600 477.46200
[11/08 14:48:17   4939s] <CMD> zoomBox -38.51450 179.46100 585.85300 465.53800
[11/08 14:48:18   4940s] <CMD> zoomBox 128.29450 239.73150 579.40000 446.42200
[11/08 14:48:18   4940s] <CMD> zoomBox 248.81400 283.27700 574.73800 432.61100
[11/08 14:48:18   4940s] <CMD> zoomBox 335.88900 314.73800 571.36900 422.63200
[11/08 14:48:19   4940s] <CMD> zoomBox 389.32450 321.09850 533.93900 387.35900
[11/08 14:48:19   4940s] <CMD> zoomBox 412.81600 323.83400 517.30000 371.70700
[11/08 14:48:20   4940s] <CMD> zoomBox 436.47400 326.61000 500.64050 356.01050
[11/08 14:48:21   4940s] <CMD> zoomBox 447.00900 333.73700 493.37000 354.97900
[11/08 14:48:21   4941s] <CMD> zoomBox 454.65300 338.38900 488.14900 353.73650
[11/08 14:48:22   4941s] <CMD> zoomBox 459.99550 341.44600 484.19750 352.53500
[11/08 14:48:23   4941s] <CMD> zoomBox 463.75500 343.73000 481.24150 351.74200
[11/08 14:48:23   4941s] <CMD> zoomBox 465.21800 344.62200 480.08200 351.43250
[11/08 14:48:24   4941s] <CMD> zoomBox 467.36600 346.13800 478.10550 351.05850
[11/08 14:48:24   4941s] <CMD> zoomBox 469.58350 347.67250 476.17900 350.69450
[11/08 14:48:24   4941s] <CMD> zoomBox 470.56700 348.33450 475.33300 350.51800
[11/08 14:48:25   4941s] <CMD> zoomBox 470.95350 348.58800 475.00450 350.44400
[11/08 14:48:25   4942s] <CMD> zoomBox 470.05900 348.02850 475.66600 350.59750
[11/08 14:48:26   4942s] <CMD> zoomBox 469.48650 347.67250 476.08300 350.69500
[11/08 14:48:26   4942s] <CMD> zoomBox 467.08900 346.18050 477.83100 351.10250
[11/08 14:48:27   4942s] <CMD> zoomBox 464.70150 344.69550 479.57100 351.50850
[11/08 14:48:27   4942s] <CMD> zoomBox 459.29700 341.33300 483.51100 352.42750
[11/08 14:48:27   4942s] <CMD> zoomBox 453.91750 337.98650 487.43200 353.34250
[11/08 14:48:28   4942s] <CMD> zoomBox 438.63300 335.13900 493.20650 360.14400
[11/08 14:48:29   4942s] <CMD> zoomBox 412.72700 330.46300 501.59350 371.18050
[11/08 14:48:30   4942s] <CMD> zoomBox 370.54400 322.85050 515.24850 389.15200
[11/08 14:48:33   4943s] <CMD> zoomBox 401.15900 326.80300 505.70800 374.70600
[11/08 14:48:33   4943s] <CMD> zoomBox 423.30050 329.67750 498.83700 364.28750
[11/08 14:48:34   4943s] <CMD> zoomBox 445.54400 332.64700 491.93450 353.90250
[11/08 14:48:36   4943s] <CMD> zoomBox 431.93300 330.39300 496.14150 359.81250
[11/08 14:48:36   4944s] <CMD> zoomBox 400.88750 325.09100 505.44100 372.99600
[11/08 14:48:37   4944s] <CMD> zoomBox 369.98600 319.81300 514.69750 386.11800
[11/08 14:48:37   4944s] <CMD> zoomBox 300.01650 307.86350 535.65600 415.83050
[11/08 14:48:38   4944s] <CMD> zoomBox 186.08350 288.40650 569.78400 464.21300
[11/08 14:48:38   4944s] <CMD> zoomBox 133.97900 279.50800 585.39150 486.33950
[11/08 14:48:39   4944s] <CMD> zoomBox 72.67900 269.03900 603.75350 512.37050
[11/08 14:48:39   4944s] <CMD> zoomBox 0.56150 256.72300 625.35550 542.99550
[11/08 14:48:39   4944s] <CMD> zoomBox -84.28250 242.23350 650.77000 579.02500
[11/08 14:48:42   4945s] <CMD> zoomBox -18.11250 255.17300 606.68250 541.44600
[11/08 14:48:42   4945s] <CMD> zoomBox 38.13200 266.17150 569.20800 509.50350
[11/08 14:48:42   4945s] <CMD> zoomBox 125.23050 291.99850 508.93300 467.80600
[11/08 14:48:43   4945s] <CMD> zoomBox 181.20000 330.75800 458.42550 457.77900
[11/08 14:48:43   4945s] <CMD> zoomBox 235.58050 375.30750 405.83200 453.31450
[11/08 14:48:44   4945s] <CMD> zoomBox 259.58450 394.99550 382.59150 451.35550
[11/08 14:48:44   4945s] <CMD> zoomBox 276.92750 409.19600 365.80000 449.91600
[11/08 14:48:45   4946s] <CMD> zoomBox 293.72400 421.52950 348.30350 446.53700
[11/08 14:48:45   4946s] <CMD> zoomBox 301.19600 426.78750 340.62950 444.85550
[11/08 17:32:42   6170s] <CMD> deselectAll
[11/08 17:32:42   6170s] <CMD> zoomBox 295.36250 424.06250 349.94300 449.07050
[11/08 17:32:43   6170s] <CMD> zoomBox 282.15550 417.77200 371.03100 458.49350
[11/08 17:32:44   6170s] <CMD> zoomBox 286.39000 420.13250 361.93450 454.74600
[11/08 17:32:45   6171s] <CMD> zoomBox 281.87400 417.74350 370.75050 458.46550
[11/08 17:32:46   6171s] <CMD> zoomBox 276.56150 414.93250 381.12200 462.84100
[11/08 17:32:48   6171s] <CMD> zoomBox 274.60300 411.67750 397.61600 468.04050
[11/08 17:32:48   6171s] <CMD> zoomBox 272.29900 407.84850 417.02050 474.15800
[11/08 17:32:49   6171s] <CMD> zoomBox 269.58850 403.34350 439.85000 481.35500
[11/08 17:33:04   6174s] <CMD> zoomBox 255.73750 395.31950 456.04500 487.09800
[11/08 17:33:04   6174s] <CMD> zoomBox 239.44150 385.88000 475.09800 493.85450
[11/08 17:33:05   6174s] <CMD> zoomBox 220.27050 374.77450 497.51300 501.80350
[11/08 17:33:05   6174s] <CMD> zoomBox 197.71550 361.84700 523.88350 511.29300
[11/08 17:33:05   6174s] <CMD> zoomBox 171.18050 346.63800 554.90800 522.45700
[11/08 17:33:09   6175s] <CMD> fit
[11/08 17:33:20   6177s] <CMD> zoomBox -388.21600 -19.57300 1165.57750 692.35500
[11/08 17:33:23   6178s] <CMD> zoomBox -254.89400 42.82950 1065.83100 647.96850
[11/08 17:33:23   6178s] <CMD> zoomBox -141.56950 95.87200 981.04650 610.24000
[11/08 17:33:24   6178s] <CMD> zoomBox 27.43750 172.71350 838.52800 544.34450
[11/08 17:33:24   6178s] <CMD> zoomBox 73.52100 204.60400 762.94800 520.49050
[11/08 17:33:25   6178s] <CMD> zoomBox 115.81700 228.51350 701.83000 497.01700
[11/08 17:33:26   6178s] <CMD> zoomBox 150.34750 250.38100 648.45850 478.60900
[11/08 17:33:54   6184s] <CMD> zoomBox 211.25450 268.91550 634.64950 462.90950
[11/08 17:33:56   6184s] <CMD> zoomBox 219.10900 288.10650 578.99500 453.00150
[11/08 17:33:56   6184s] <CMD> zoomBox 225.82350 304.41850 531.72700 444.57950
[11/08 17:33:57   6185s] <CMD> zoomBox 237.81350 328.93650 458.82950 430.20300
[11/08 17:38:08   6217s] <CMD> zoomBox 268.45800 346.54850 428.14200 419.71350
[11/08 17:38:10   6218s] <CMD> selectInst {risc_v_top_i_if_id_datapath_ffd_q_reg[11]}
[11/08 17:38:12   6218s] <CMD> zoomBox 279.73550 350.90800 415.46700 413.09850
[11/08 17:38:12   6219s] <CMD> zoomBox 289.32150 354.47050 404.69350 407.33250
[11/08 17:38:18   6220s] <CMD> zoomBox 306.98250 361.94000 390.33950 400.13300
[11/08 18:15:36   6493s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/08 18:15:36   6493s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/08 18:15:36   6493s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[11/08 18:15:36   6493s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/08 18:15:36   6493s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/08 18:15:36   6493s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/08 18:15:36   6493s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/08 18:15:36   6493s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/08 18:15:36   6493s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/08 18:15:36   6493s] <CMD> routeDesign -globalDetail
[11/08 18:15:36   6493s] ### Time Record (routeDesign) is installed.
[11/08 18:15:36   6493s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1107.96 (MB), peak = 1211.86 (MB)
[11/08 18:15:36   6493s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/08 18:15:36   6493s] #**INFO: setDesignMode -flowEffort standard
[11/08 18:15:36   6493s] #**INFO: setDesignMode -powerEffort none
[11/08 18:15:36   6493s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/08 18:15:36   6493s] **INFO: User settings:
[11/08 18:15:36   6493s] setNanoRouteMode -drouteEndIteration            1
[11/08 18:15:36   6493s] setNanoRouteMode -droutePostRouteSpreadWire     1
[11/08 18:15:36   6493s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[11/08 18:15:36   6493s] setNanoRouteMode -extractThirdPartyCompatible   false
[11/08 18:15:36   6493s] setNanoRouteMode -routeBottomRoutingLayer       1
[11/08 18:15:36   6493s] setNanoRouteMode -routeTopRoutingLayer          11
[11/08 18:15:36   6493s] setNanoRouteMode -routeWithSiDriven             true
[11/08 18:15:36   6493s] setNanoRouteMode -routeWithTimingDriven         true
[11/08 18:15:36   6493s] setNanoRouteMode -timingEngine                  {}
[11/08 18:15:36   6493s] setExtractRCMode -engine                        preRoute
[11/08 18:15:36   6493s] setDelayCalMode -engine                         aae
[11/08 18:15:36   6493s] setDelayCalMode -ignoreNetLoad                  false
[11/08 18:15:36   6493s] 
[11/08 18:15:36   6493s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/08 18:15:36   6493s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/08 18:15:36   6493s] OPERPROF: Starting checkPlace at level 1, MEM:1693.0M, EPOCH TIME: 1699467336.763469
[11/08 18:15:36   6493s] z: 2, totalTracks: 1
[11/08 18:15:36   6493s] z: 4, totalTracks: 1
[11/08 18:15:36   6493s] z: 6, totalTracks: 1
[11/08 18:15:36   6493s] z: 8, totalTracks: 1
[11/08 18:15:36   6493s] #spOpts: hrOri=1 hrSnap=1 
[11/08 18:15:36   6493s] All LLGs are deleted
[11/08 18:15:36   6493s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1693.0M, EPOCH TIME: 1699467336.824507
[11/08 18:15:36   6493s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:1693.0M, EPOCH TIME: 1699467336.830215
[11/08 18:15:36   6493s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1693.0M, EPOCH TIME: 1699467336.835246
[11/08 18:15:36   6493s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1693.0M, EPOCH TIME: 1699467336.843619
[11/08 18:15:36   6493s] Core basic site is CoreSite
[11/08 18:15:36   6493s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1693.0M, EPOCH TIME: 1699467336.848630
[11/08 18:15:36   6493s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1693.0M, EPOCH TIME: 1699467336.849429
[11/08 18:15:36   6493s] SiteArray: non-trimmed site array dimensions = 106 x 916
[11/08 18:15:36   6493s] SiteArray: use 434,176 bytes
[11/08 18:15:36   6493s] SiteArray: current memory after site array memory allocation 1693.0M
[11/08 18:15:36   6493s] SiteArray: FP blocked sites are writable
[11/08 18:15:36   6493s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1693.0M, EPOCH TIME: 1699467336.856561
[11/08 18:15:36   6493s] 
[11/08 18:15:36   6493s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/08 18:15:36   6493s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.037, MEM:1693.0M, EPOCH TIME: 1699467336.872602
[11/08 18:15:36   6493s] Begin checking placement ... (start mem=1693.0M, init mem=1693.0M)
[11/08 18:15:36   6493s] Begin checking exclusive groups violation ...
[11/08 18:15:36   6493s] There are 0 groups to check, max #box is 0, total #box is 0
[11/08 18:15:36   6493s] Finished checking exclusive groups violations. Found 0 Vio.
[11/08 18:15:36   6493s] 
[11/08 18:15:36   6493s] Running CheckPlace using 1 thread in normal mode...
[11/08 18:15:36   6493s] 
[11/08 18:15:36   6493s] ...checkPlace normal is done!
[11/08 18:15:36   6493s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1693.0M, EPOCH TIME: 1699467336.917884
[11/08 18:15:36   6493s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1693.0M, EPOCH TIME: 1699467336.919869
[11/08 18:15:36   6493s] *info: Placed = 3751          
[11/08 18:15:36   6493s] *info: Unplaced = 0           
[11/08 18:15:36   6493s] Placement Density:67.48%(22408/33207)
[11/08 18:15:36   6493s] Placement Density (including fixed std cells):67.48%(22408/33207)
[11/08 18:15:36   6493s] All LLGs are deleted
[11/08 18:15:36   6493s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1693.0M, EPOCH TIME: 1699467336.921433
[11/08 18:15:36   6493s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1693.0M, EPOCH TIME: 1699467336.922834
[11/08 18:15:36   6493s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1693.0M)
[11/08 18:15:36   6493s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.161, MEM:1693.0M, EPOCH TIME: 1699467336.924541
[11/08 18:15:36   6493s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/08 18:15:36   6493s] 
[11/08 18:15:36   6493s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/08 18:15:36   6493s] *** Changed status on (0) nets in Clock.
[11/08 18:15:36   6493s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1693.0M) ***
[11/08 18:15:37   6493s] 
[11/08 18:15:37   6493s] globalDetailRoute
[11/08 18:15:37   6493s] 
[11/08 18:15:37   6493s] #Start globalDetailRoute on Wed Nov  8 18:15:37 2023
[11/08 18:15:37   6493s] #
[11/08 18:15:37   6493s] ### Time Record (globalDetailRoute) is installed.
[11/08 18:15:37   6493s] ### Time Record (Pre Callback) is installed.
[11/08 18:15:37   6493s] ### Time Record (Pre Callback) is uninstalled.
[11/08 18:15:37   6493s] ### Time Record (DB Import) is installed.
[11/08 18:15:37   6493s] ### Time Record (Timing Data Generation) is installed.
[11/08 18:15:37   6493s] #Generating timing data, please wait...
[11/08 18:15:37   6493s] #4029 total nets, 529 already routed, 529 will ignore in trialRoute
[11/08 18:15:37   6493s] ### run_trial_route starts on Wed Nov  8 18:15:37 2023 with memory = 1112.62 (MB), peak = 1211.86 (MB)
[11/08 18:15:37   6493s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 18:15:37   6493s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 18:15:37   6493s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 18:15:37   6493s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 18:15:37   6493s] ### run_trial_route cpu:00:00:00, real:00:00:01, mem:1.1 GB, peak:1.2 GB
[11/08 18:15:37   6493s] ### dump_timing_file starts on Wed Nov  8 18:15:37 2023 with memory = 1126.30 (MB), peak = 1211.86 (MB)
[11/08 18:15:38   6494s] ### extractRC starts on Wed Nov  8 18:15:38 2023 with memory = 1126.27 (MB), peak = 1211.86 (MB)
[11/08 18:15:38   6494s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 18:15:38   6494s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/08 18:15:38   6494s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/08 18:15:38   6494s] ### generate_timing_data starts on Wed Nov  8 18:15:38 2023 with memory = 1127.95 (MB), peak = 1211.86 (MB)
[11/08 18:15:38   6494s] #Reporting timing...
[11/08 18:15:38   6494s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/08 18:15:38   6494s] ### report_timing starts on Wed Nov  8 18:15:38 2023 with memory = 1138.93 (MB), peak = 1211.86 (MB)
[11/08 18:15:40   6496s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:40   6496s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.000 (ns)
[11/08 18:15:40   6496s] #OPT Pruned View (First enabled view): AnalysisView_WC
[11/08 18:15:40   6496s] #Default setup view is reset to AnalysisView_WC.
[11/08 18:15:40   6496s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1177.33 (MB), peak = 1211.86 (MB)
[11/08 18:15:40   6496s] #Library Standard Delay: 9.90ps
[11/08 18:15:40   6496s] #Slack threshold: 19.80ps
[11/08 18:15:40   6496s] ### generate_net_cdm_timing starts on Wed Nov  8 18:15:40 2023 with memory = 1177.34 (MB), peak = 1211.86 (MB)
[11/08 18:15:40   6496s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/08 18:15:40   6496s] #*** Analyzed 0 timing critical paths
[11/08 18:15:40   6496s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.48 (MB), peak = 1211.86 (MB)
[11/08 18:15:40   6496s] ### Use bna from skp: 0
[11/08 18:15:40   6496s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/08 18:15:41   6497s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1185.87 (MB), peak = 1211.86 (MB)
[11/08 18:15:41   6497s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.88 (MB), peak = 1211.86 (MB)
[11/08 18:15:41   6497s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:41   6497s] #Current view: AnalysisView_WC AnalysisView_BC 
[11/08 18:15:41   6497s] #Current enabled view: AnalysisView_WC AnalysisView_BC 
[11/08 18:15:41   6497s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1185.43 (MB), peak = 1211.86 (MB)
[11/08 18:15:41   6497s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:41   6497s] #Done generating timing data.
[11/08 18:15:41   6497s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 18:15:41   6497s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/08 18:15:41   6497s] ### Net info: total nets: 4595
[11/08 18:15:41   6497s] ### Net info: dirty nets: 0
[11/08 18:15:41   6497s] ### Net info: marked as disconnected nets: 0
[11/08 18:15:41   6497s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/08 18:15:41   6497s] #num needed restored net=0
[11/08 18:15:41   6497s] #need_extraction net=0 (total=4595)
[11/08 18:15:41   6497s] ### Net info: fully routed nets: 0
[11/08 18:15:41   6497s] ### Net info: trivial (< 2 pins) nets: 4062
[11/08 18:15:41   6497s] ### Net info: unrouted nets: 533
[11/08 18:15:41   6497s] ### Net info: re-extraction nets: 0
[11/08 18:15:41   6497s] ### Net info: ignored nets: 0
[11/08 18:15:41   6497s] ### Net info: skip routing nets: 0
[11/08 18:15:41   6497s] ### import design signature (5): route=747217879 fixed_route=747217879 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1868566309 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1964873977 pin_access=1 inst_pattern=1
[11/08 18:15:41   6497s] ### Time Record (DB Import) is uninstalled.
[11/08 18:15:41   6497s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[11/08 18:15:41   6497s] #RTESIG:78da9594cb4ec330104559f31523b78b20b5c5337e668b54560850796cabd0b86da43c50
[11/08 18:15:41   6497s] #       e22cf87b8cc4a6a8c4ae5796733cb973673cb3f9fb7a038c7085b41c90eb2dc2e3861091
[11/08 18:15:41   6497s] #       ec9248a85bc26df8f476c7ae67f3a7e75712040859d57a7770fd02c6c1f53038efabf670
[11/08 18:15:41   6497s] #       f38b580dfba21e1c641f5d572fa0fc6a8ba6da41e9f6c558fb3fb836040c196483efc3e9
[11/08 18:15:41   6497s] #       d990da58600febfb974fb7ab8a7ad38ddefdeca76fe5da9e0a39c38494097c3f4e33b93c
[11/08 18:15:41   6497s] #       61a61342e4e6221ce9129cb805bee28a8705d9beee0a7f5e35090476ac0ec76997026712
[11/08 18:15:41   6497s] #       036a19b54ad804cf456e414e37114a8eb0241e84f1a8304906541a9803ae540228355052
[11/08 18:15:41   6497s] #       4495473d9186273094c08828a3901298781d95547146e978ad55785fac71653536913e54
[11/08 18:15:41   6497s] #       0916186963e3078d12497d6f65781f832fdab2e8cbc0ba766cfe23430e6dd7ba298ab88e
[11/08 18:15:41   6497s] #       96390c560d189b9f2814b069f181d1f19f89a9debcfa065660d105
[11/08 18:15:41   6497s] #
[11/08 18:15:41   6497s] ### Time Record (Data Preparation) is installed.
[11/08 18:15:41   6497s] #RTESIG:78da9594c94ec330108639f31423b78720b5c5335e73452a2704a82cd72a346e1b290b4a
[11/08 18:15:41   6497s] #       9c036f8f415c40257673b2e2cfb3fcfe3db3f9eb7a038c7085b41c90eb2dc2fd861091ec
[11/08 18:15:41   6497s] #       9248a86bc26dd87ab96197b3f9c3e333090284ac6abd3bb87e01e3e07a189cf7557bb8fa
[11/08 18:15:41   6497s] #       41ac867d510f0eb2b7aeab17507eb44553eda074fb62acfd1f5c1b02860cb2c1f7e1efc9
[11/08 18:15:41   6497s] #       90da586077ebdba777b7ab8a7ad38dde7dada74fe5dafe2ee404135a26f0fd38cde4f217
[11/08 18:15:41   6497s] #       33dd10223767e148e7e0c42df015573c7c90edebaef0a7ab2681c08ed5e138ad52e04c62
[11/08 18:15:41   6497s] #       402da352099ba0b9c82dc86913a1e4084be2a1301e2d4c92019506e6802b95004a0d9414
[11/08 18:15:41   6497s] #       51e5514da4e1090c253022ca28a404267e8f4aaa38a374fcae55785fac71653536111faa
[11/08 18:15:41   6497s] #       04098cb4b1f183468924df5b19dec7e08bb62cfa32b0ae1d9bffc8d043dbb56e9ab221ef
[11/08 18:15:41   6497s] #       b71ed38989eba81fc204d680b1418b42018b2443a1e3c9c494892f3e01f6f1ddbd
[11/08 18:15:41   6497s] #
[11/08 18:15:41   6497s] ### Time Record (Data Preparation) is uninstalled.
[11/08 18:15:41   6497s] ### Time Record (Global Routing) is installed.
[11/08 18:15:41   6497s] ### Time Record (Global Routing) is uninstalled.
[11/08 18:15:41   6497s] ### Time Record (Data Preparation) is installed.
[11/08 18:15:41   6497s] #Start routing data preparation on Wed Nov  8 18:15:41 2023
[11/08 18:15:41   6497s] #
[11/08 18:15:41   6497s] #Minimum voltage of a net in the design = 0.000.
[11/08 18:15:41   6497s] #Maximum voltage of a net in the design = 1.320.
[11/08 18:15:41   6497s] #Voltage range [0.000 - 1.320] has 4589 nets.
[11/08 18:15:41   6497s] #Voltage range [0.900 - 1.320] has 3 nets.
[11/08 18:15:41   6497s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/08 18:15:41   6497s] #Build and mark too close pins for the same net.
[11/08 18:15:41   6497s] ### Time Record (Cell Pin Access) is installed.
[11/08 18:15:41   6497s] #Rebuild pin access data for design.
[11/08 18:15:41   6497s] #Initial pin access analysis.
[11/08 18:15:45   6501s] #Detail pin access analysis.
[11/08 18:15:45   6501s] ### Time Record (Cell Pin Access) is uninstalled.
[11/08 18:15:45   6501s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/08 18:15:45   6501s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/08 18:15:45   6501s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/08 18:15:45   6501s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/08 18:15:45   6501s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1198.64 (MB), peak = 1231.79 (MB)
[11/08 18:15:45   6501s] #Regenerating Ggrids automatically.
[11/08 18:15:45   6501s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/08 18:15:45   6501s] #Using automatically generated G-grids.
[11/08 18:15:45   6501s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/08 18:15:46   6502s] #Done routing data preparation.
[11/08 18:15:46   6502s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1207.82 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### Time Record (Data Preparation) is uninstalled.
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Summary of active signal nets routing constraints set by OPT:
[11/08 18:15:46   6502s] #	preferred routing layers      : 0
[11/08 18:15:46   6502s] #	preferred routing layer effort: 0
[11/08 18:15:46   6502s] #	preferred extra space         : 0
[11/08 18:15:46   6502s] #	preferred multi-cut via       : 0
[11/08 18:15:46   6502s] #	avoid detour                  : 0
[11/08 18:15:46   6502s] #	expansion ratio               : 0
[11/08 18:15:46   6502s] #	net priority                  : 0
[11/08 18:15:46   6502s] #	s2s control                   : 0
[11/08 18:15:46   6502s] #	avoid chaining                : 0
[11/08 18:15:46   6502s] #	inst-based stacking via       : 0
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Summary of active signal nets routing constraints set by USER:
[11/08 18:15:46   6502s] #	preferred routing layers      : 0
[11/08 18:15:46   6502s] #	preferred routing layer effort     : 0
[11/08 18:15:46   6502s] #	preferred extra space              : 0
[11/08 18:15:46   6502s] #	preferred multi-cut via            : 0
[11/08 18:15:46   6502s] #	avoid detour                       : 0
[11/08 18:15:46   6502s] #	net weight                         : 0
[11/08 18:15:46   6502s] #	avoid chaining                     : 0
[11/08 18:15:46   6502s] #	cell-based stacking via (required) : 0
[11/08 18:15:46   6502s] #	cell-based stacking via (optional) : 0
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Start timing driven prevention iteration
[11/08 18:15:46   6502s] ### td_prevention_read_timing_data starts on Wed Nov  8 18:15:46 2023 with memory = 1207.83 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #----------------------------------------------------
[11/08 18:15:46   6502s] # Summary of active signal nets routing constraints
[11/08 18:15:46   6502s] #+--------------------------+-----------+
[11/08 18:15:46   6502s] #+--------------------------+-----------+
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #----------------------------------------------------
[11/08 18:15:46   6502s] #Done timing-driven prevention
[11/08 18:15:46   6502s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.77 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] #Total number of trivial nets (e.g. < 2 pins) = 4066 (skipped).
[11/08 18:15:46   6502s] #Total number of routable nets = 529.
[11/08 18:15:46   6502s] #Total number of nets in the design = 4595.
[11/08 18:15:46   6502s] #529 routable nets do not have any wires.
[11/08 18:15:46   6502s] #529 nets will be global routed.
[11/08 18:15:46   6502s] ### Time Record (Data Preparation) is installed.
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Finished routing data preparation on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Cpu time = 00:00:00
[11/08 18:15:46   6502s] #Elapsed time = 00:00:00
[11/08 18:15:46   6502s] #Increased memory = 0.33 (MB)
[11/08 18:15:46   6502s] #Total memory = 1209.10 (MB)
[11/08 18:15:46   6502s] #Peak memory = 1231.79 (MB)
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] ### Time Record (Data Preparation) is uninstalled.
[11/08 18:15:46   6502s] ### Time Record (Global Routing) is installed.
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Start global routing on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Start global routing initialization on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Number of eco nets is 0
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Start global routing data preparation on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] ### build_merged_routing_blockage_rect_list starts on Wed Nov  8 18:15:46 2023 with memory = 1209.55 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] #Start routing resource analysis on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] ### init_is_bin_blocked starts on Wed Nov  8 18:15:46 2023 with memory = 1209.62 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Nov  8 18:15:46 2023 with memory = 1221.38 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### adjust_flow_cap starts on Wed Nov  8 18:15:46 2023 with memory = 1221.62 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### adjust_flow_per_partial_route_obs starts on Wed Nov  8 18:15:46 2023 with memory = 1221.62 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### set_via_blocked starts on Wed Nov  8 18:15:46 2023 with memory = 1221.62 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### copy_flow starts on Wed Nov  8 18:15:46 2023 with memory = 1221.62 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] #Routing resource analysis is done on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] ### report_flow_cap starts on Wed Nov  8 18:15:46 2023 with memory = 1221.63 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] #  Resource Analysis:
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/08 18:15:46   6502s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/08 18:15:46   6502s] #  --------------------------------------------------------------
[11/08 18:15:46   6502s] #  Metal1         H        2983        1024       71556    24.08%
[11/08 18:15:46   6502s] #  Metal2         V        3035         781       71556    19.90%
[11/08 18:15:46   6502s] #  Metal3         H        3194         813       71556    19.72%
[11/08 18:15:46   6502s] #  Metal4         V        3026         790       71556    20.23%
[11/08 18:15:46   6502s] #  Metal5         H        3194         813       71556    19.71%
[11/08 18:15:46   6502s] #  Metal6         V        3040         776       71556    19.89%
[11/08 18:15:46   6502s] #  Metal7         H        3194         813       71556    19.71%
[11/08 18:15:46   6502s] #  Metal8         V        3040         776       71556    19.89%
[11/08 18:15:46   6502s] #  Metal9         H        3194         813       71556    19.71%
[11/08 18:15:46   6502s] #  Metal10        V        1215         311       71556    20.13%
[11/08 18:15:46   6502s] #  Metal11        H        1275         327       71556    20.01%
[11/08 18:15:46   6502s] #  --------------------------------------------------------------
[11/08 18:15:46   6502s] #  Total                  30394      20.84%      787116    20.27%
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### analyze_m2_tracks starts on Wed Nov  8 18:15:46 2023 with memory = 1221.64 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### report_initial_resource starts on Wed Nov  8 18:15:46 2023 with memory = 1221.65 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### mark_pg_pins_accessibility starts on Wed Nov  8 18:15:46 2023 with memory = 1221.65 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### set_net_region starts on Wed Nov  8 18:15:46 2023 with memory = 1221.65 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Global routing data preparation is done on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.66 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] ### prepare_level starts on Wed Nov  8 18:15:46 2023 with memory = 1221.67 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init level 1 starts on Wed Nov  8 18:15:46 2023 with memory = 1221.70 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### Level 1 hgrid = 268 X 267
[11/08 18:15:46   6502s] ### init level 2 starts on Wed Nov  8 18:15:46 2023 with memory = 1221.74 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### Level 2 hgrid = 67 X 67  (large_net only)
[11/08 18:15:46   6502s] ### init level 3 starts on Wed Nov  8 18:15:46 2023 with memory = 1225.23 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### Level 3 hgrid = 17 X 17  (large_net only)
[11/08 18:15:46   6502s] ### prepare_level_flow starts on Wed Nov  8 18:15:46 2023 with memory = 1225.67 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init_flow_edge starts on Wed Nov  8 18:15:46 2023 with memory = 1225.67 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### init_flow_edge starts on Wed Nov  8 18:15:46 2023 with memory = 1228.64 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### init_flow_edge starts on Wed Nov  8 18:15:46 2023 with memory = 1228.65 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #Global routing initialization is done on Wed Nov  8 18:15:46 2023
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.66 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] #
[11/08 18:15:46   6502s] ### routing large nets 
[11/08 18:15:46   6502s] #start global routing iteration 1...
[11/08 18:15:46   6502s] ### init_flow_edge starts on Wed Nov  8 18:15:46 2023 with memory = 1228.70 (MB), peak = 1231.79 (MB)
[11/08 18:15:46   6502s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:46   6502s] ### routing at level 3 (topmost level) iter 0
[11/08 18:15:46   6502s] ### Uniform Hboxes (4x4)
[11/08 18:15:46   6502s] ### routing at level 2 iter 0 for 0 hboxes
[11/08 18:15:47   6502s] ### Uniform Hboxes (17x17)
[11/08 18:15:47   6502s] ### routing at level 1 iter 0 for 0 hboxes
[11/08 18:15:47   6503s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1248.18 (MB), peak = 1262.97 (MB)
[11/08 18:15:47   6503s] #
[11/08 18:15:47   6503s] #Skip 1/3 round for no nets in the round...
[11/08 18:15:47   6503s] #Skip 2/3 round for no nets in the round...
[11/08 18:15:47   6503s] #Route nets in 3/3 round...
[11/08 18:15:47   6503s] #start global routing iteration 2...
[11/08 18:15:47   6503s] ### init_flow_edge starts on Wed Nov  8 18:15:47 2023 with memory = 1248.21 (MB), peak = 1262.97 (MB)
[11/08 18:15:47   6503s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:47   6503s] ### cal_flow starts on Wed Nov  8 18:15:47 2023 with memory = 1248.74 (MB), peak = 1262.97 (MB)
[11/08 18:15:47   6503s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:47   6503s] ### routing at level 1 (topmost level) iter 0
[11/08 18:15:47   6503s] ### measure_qor starts on Wed Nov  8 18:15:47 2023 with memory = 1249.07 (MB), peak = 1262.97 (MB)
[11/08 18:15:47   6503s] ### measure_congestion starts on Wed Nov  8 18:15:47 2023 with memory = 1249.08 (MB), peak = 1262.97 (MB)
[11/08 18:15:47   6503s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:47   6503s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:47   6503s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.96 (MB), peak = 1262.97 (MB)
[11/08 18:15:47   6503s] #
[11/08 18:15:47   6503s] #start global routing iteration 3...
[11/08 18:15:47   6503s] ### routing at level 1 (topmost level) iter 1
[11/08 18:15:48   6504s] ### measure_qor starts on Wed Nov  8 18:15:48 2023 with memory = 1245.21 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### measure_congestion starts on Wed Nov  8 18:15:48 2023 with memory = 1245.21 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1244.96 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] ### route_end starts on Wed Nov  8 18:15:48 2023 with memory = 1244.96 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Total number of trivial nets (e.g. < 2 pins) = 4066 (skipped).
[11/08 18:15:48   6504s] #Total number of routable nets = 529.
[11/08 18:15:48   6504s] #Total number of nets in the design = 4595.
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #529 routable nets have routed wires.
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Routed nets constraints summary:
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #        Rules   Unconstrained  
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #      Default             529  
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #        Total             529  
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Routing constraints summary of the whole design:
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #        Rules   Unconstrained  
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #      Default             529  
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #        Total             529  
[11/08 18:15:48   6504s] #-----------------------------
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] ### adjust_flow_per_partial_route_obs starts on Wed Nov  8 18:15:48 2023 with memory = 1245.00 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### cal_base_flow starts on Wed Nov  8 18:15:48 2023 with memory = 1245.00 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### init_flow_edge starts on Wed Nov  8 18:15:48 2023 with memory = 1245.00 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### cal_flow starts on Wed Nov  8 18:15:48 2023 with memory = 1245.01 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### report_overcon starts on Wed Nov  8 18:15:48 2023 with memory = 1245.01 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #                 OverCon          
[11/08 18:15:48   6504s] #                  #Gcell    %Gcell
[11/08 18:15:48   6504s] #     Layer           (1)   OverCon  Flow/Cap
[11/08 18:15:48   6504s] #  ----------------------------------------------
[11/08 18:15:48   6504s] #  Metal1        0(0.00%)   (0.00%)     0.04  
[11/08 18:15:48   6504s] #  Metal2        0(0.00%)   (0.00%)     0.01  
[11/08 18:15:48   6504s] #  Metal3        0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal4        0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[11/08 18:15:48   6504s] #  ----------------------------------------------
[11/08 18:15:48   6504s] #     Total      0(0.00%)   (0.00%)
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/08 18:15:48   6504s] #  Overflow after GR: 0.00% H + 0.00% V
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### cal_base_flow starts on Wed Nov  8 18:15:48 2023 with memory = 1245.05 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### init_flow_edge starts on Wed Nov  8 18:15:48 2023 with memory = 1245.05 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### cal_flow starts on Wed Nov  8 18:15:48 2023 with memory = 1245.05 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### generate_cong_map_content starts on Wed Nov  8 18:15:48 2023 with memory = 1245.06 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### Sync with Inovus CongMap starts on Wed Nov  8 18:15:48 2023 with memory = 1245.20 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #Hotspot report including placement blocked areas
[11/08 18:15:48   6504s] OPERPROF: Starting HotSpotCal at level 1, MEM:1812.0M, EPOCH TIME: 1699467348.228900
[11/08 18:15:48   6504s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 18:15:48   6504s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/08 18:15:48   6504s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 18:15:48   6504s] [hotspot] |   Metal1(H)    |              0.26 |              1.84 |   396.72   287.28   424.07   314.63 |
[11/08 18:15:48   6504s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 18:15:48   6504s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 18:15:48   6504s] [hotspot] |      worst     | (Metal1)     0.26 | (Metal1)     1.84 |                                     |
[11/08 18:15:48   6504s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 18:15:48   6504s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/08 18:15:48   6504s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 18:15:48   6504s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 18:15:48   6504s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/08 18:15:48   6504s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 18:15:48   6504s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.120, REAL:0.122, MEM:1812.0M, EPOCH TIME: 1699467348.350799
[11/08 18:15:48   6504s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### update starts on Wed Nov  8 18:15:48 2023 with memory = 1246.49 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #Complete Global Routing.
[11/08 18:15:48   6504s] #Total wire length = 13010 um.
[11/08 18:15:48   6504s] #Total half perimeter of net bounding box = 5837 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal1 = 60 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal2 = 9280 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal3 = 3665 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal4 = 6 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal10 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal11 = 0 um.
[11/08 18:15:48   6504s] #Total number of vias = 6937
[11/08 18:15:48   6504s] #Up-Via Summary (total 6937):
[11/08 18:15:48   6504s] #           
[11/08 18:15:48   6504s] #-----------------------
[11/08 18:15:48   6504s] # Metal1           5470
[11/08 18:15:48   6504s] # Metal2           1465
[11/08 18:15:48   6504s] # Metal3              2
[11/08 18:15:48   6504s] #-----------------------
[11/08 18:15:48   6504s] #                  6937 
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Total number of involved regular nets 124
[11/08 18:15:48   6504s] #Maximum src to sink distance  426.5
[11/08 18:15:48   6504s] #Average of max src_to_sink distance  21.1
[11/08 18:15:48   6504s] #Average of ave src_to_sink distance  14.4
[11/08 18:15:48   6504s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### report_overcon starts on Wed Nov  8 18:15:48 2023 with memory = 1246.95 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### report_overcon starts on Wed Nov  8 18:15:48 2023 with memory = 1246.95 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #Max overcon = 0 track.
[11/08 18:15:48   6504s] #Total overcon = 0.00%.
[11/08 18:15:48   6504s] #Worst layer Gcell overcon rate = 0.00%.
[11/08 18:15:48   6504s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### global_route design signature (8): route=2062488020 net_attr=911853314
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Global routing statistics:
[11/08 18:15:48   6504s] #Cpu time = 00:00:02
[11/08 18:15:48   6504s] #Elapsed time = 00:00:02
[11/08 18:15:48   6504s] #Increased memory = 32.92 (MB)
[11/08 18:15:48   6504s] #Total memory = 1242.02 (MB)
[11/08 18:15:48   6504s] #Peak memory = 1262.97 (MB)
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Finished global routing on Wed Nov  8 18:15:48 2023
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] ### Time Record (Global Routing) is uninstalled.
[11/08 18:15:48   6504s] ### Time Record (Data Preparation) is installed.
[11/08 18:15:48   6504s] ### Time Record (Data Preparation) is uninstalled.
[11/08 18:15:48   6504s] ### track-assign external-init starts on Wed Nov  8 18:15:48 2023 with memory = 1230.72 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### Time Record (Track Assignment) is installed.
[11/08 18:15:48   6504s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:15:48   6504s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.73 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### track-assign engine-init starts on Wed Nov  8 18:15:48 2023 with memory = 1230.74 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### Time Record (Track Assignment) is installed.
[11/08 18:15:48   6504s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### track-assign core-engine starts on Wed Nov  8 18:15:48 2023 with memory = 1230.81 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #Start Track Assignment.
[11/08 18:15:48   6504s] #Done with 983 horizontal wires in 9 hboxes and 2944 vertical wires in 9 hboxes.
[11/08 18:15:48   6504s] #Done with 125 horizontal wires in 9 hboxes and 474 vertical wires in 9 hboxes.
[11/08 18:15:48   6504s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Track assignment summary:
[11/08 18:15:48   6504s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/08 18:15:48   6504s] #------------------------------------------------------------------------
[11/08 18:15:48   6504s] # Metal1        58.91 	 31.39%  	  0.00% 	 31.39%
[11/08 18:15:48   6504s] # Metal2      9391.98 	  0.01%  	  0.00% 	  0.01%
[11/08 18:15:48   6504s] # Metal3      3659.58 	  0.05%  	  0.00% 	  0.02%
[11/08 18:15:48   6504s] # Metal4         5.97 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:15:48   6504s] #------------------------------------------------------------------------
[11/08 18:15:48   6504s] # All       13116.44  	  0.17% 	  0.00% 	  0.00%
[11/08 18:15:48   6504s] #Complete Track Assignment.
[11/08 18:15:48   6504s] #Total wire length = 13156 um.
[11/08 18:15:48   6504s] #Total half perimeter of net bounding box = 5837 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal1 = 58 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal2 = 9472 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal3 = 3621 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal4 = 6 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal10 = 0 um.
[11/08 18:15:48   6504s] #Total wire length on LAYER Metal11 = 0 um.
[11/08 18:15:48   6504s] #Total number of vias = 6937
[11/08 18:15:48   6504s] #Up-Via Summary (total 6937):
[11/08 18:15:48   6504s] #           
[11/08 18:15:48   6504s] #-----------------------
[11/08 18:15:48   6504s] # Metal1           5470
[11/08 18:15:48   6504s] # Metal2           1465
[11/08 18:15:48   6504s] # Metal3              2
[11/08 18:15:48   6504s] #-----------------------
[11/08 18:15:48   6504s] #                  6937 
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] ### track_assign design signature (11): route=396155457
[11/08 18:15:48   6504s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[11/08 18:15:48   6504s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:15:48   6504s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.27 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Start post global route fixing for timing critical nets ...
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] ### update_timing_after_routing starts on Wed Nov  8 18:15:48 2023 with memory = 1231.27 (MB), peak = 1262.97 (MB)
[11/08 18:15:48   6504s] ### Time Record (Timing Data Generation) is installed.
[11/08 18:15:48   6504s] #* Updating design timing data...
[11/08 18:15:48   6504s] #Extracting RC...
[11/08 18:15:48   6504s] Un-suppress "**WARN ..." messages.
[11/08 18:15:48   6504s] #
[11/08 18:15:48   6504s] #Start tQuantus RC extraction...
[11/08 18:15:48   6504s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[11/08 18:15:48   6504s] #Extract in track assign mode
[11/08 18:15:48   6504s] #Start building rc corner(s)...
[11/08 18:15:48   6504s] #Number of RC Corner = 2
[11/08 18:15:48   6504s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/08 18:15:48   6504s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/08 18:15:48   6504s] #METAL_1 -> Metal1 (1)
[11/08 18:15:48   6504s] #METAL_2 -> Metal2 (2)
[11/08 18:15:48   6504s] #METAL_3 -> Metal3 (3)
[11/08 18:15:48   6504s] #METAL_4 -> Metal4 (4)
[11/08 18:15:48   6504s] #METAL_5 -> Metal5 (5)
[11/08 18:15:48   6504s] #METAL_6 -> Metal6 (6)
[11/08 18:15:48   6504s] #METAL_7 -> Metal7 (7)
[11/08 18:15:48   6504s] #METAL_8 -> Metal8 (8)
[11/08 18:15:48   6504s] #METAL_9 -> Metal9 (9)
[11/08 18:15:48   6504s] #METAL_10 -> Metal10 (10)
[11/08 18:15:48   6504s] #METAL_11 -> Metal11 (11)
[11/08 18:15:48   6504s] #SADV_On
[11/08 18:15:48   6504s] # Corner(s) : 
[11/08 18:15:48   6504s] #RC_Extraction_WC [25.00] 
[11/08 18:15:48   6504s] #RC_Extraction_BC [25.00]
[11/08 18:15:49   6505s] # Corner id: 0
[11/08 18:15:49   6505s] # Layout Scale: 1.000000
[11/08 18:15:49   6505s] # Has Metal Fill model: yes
[11/08 18:15:49   6505s] # Temperature was set
[11/08 18:15:49   6505s] # Temperature : 25.000000
[11/08 18:15:49   6505s] # Ref. Temp   : 25.000000
[11/08 18:15:49   6505s] # Corner id: 1
[11/08 18:15:49   6505s] # Layout Scale: 1.000000
[11/08 18:15:49   6505s] # Has Metal Fill model: yes
[11/08 18:15:49   6505s] # Temperature was set
[11/08 18:15:49   6505s] # Temperature : 25.000000
[11/08 18:15:49   6505s] # Ref. Temp   : 25.000000
[11/08 18:15:49   6505s] #SADV_Off
[11/08 18:15:49   6505s] #total pattern=286 [11, 792]
[11/08 18:15:49   6505s] #Generating the tQuantus model file automatically.
[11/08 18:15:49   6505s] #num_tile=24090 avg_aspect_ratio=2.082489 
[11/08 18:15:49   6505s] #Vertical num_row 55 per_row= 432 halo= 12000 
[11/08 18:15:49   6505s] #hor_num_col = 63 final aspect_ratio= 1.726033
[11/08 18:16:18   6534s] #Build RC corners: cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1308.91 (MB), peak = 1440.38 (MB)
[11/08 18:16:20   6536s] #Finish check_net_pin_list step Enter extract
[11/08 18:16:20   6536s] #Start init net ripin tree building
[11/08 18:16:20   6536s] #Finish init net ripin tree building
[11/08 18:16:20   6536s] #Cpu time = 00:00:00
[11/08 18:16:20   6536s] #Elapsed time = 00:00:00
[11/08 18:16:20   6536s] #Increased memory = 0.12 (MB)
[11/08 18:16:20   6536s] #Total memory = 1317.43 (MB)
[11/08 18:16:20   6536s] #Peak memory = 1440.38 (MB)
[11/08 18:16:20   6536s] #begin processing metal fill model file
[11/08 18:16:20   6536s] #end processing metal fill model file
[11/08 18:16:20   6536s] ### track-assign external-init starts on Wed Nov  8 18:16:20 2023 with memory = 1317.44 (MB), peak = 1440.38 (MB)
[11/08 18:16:20   6536s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:20   6536s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:20   6536s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:20   6536s] ### track-assign engine-init starts on Wed Nov  8 18:16:20 2023 with memory = 1317.44 (MB), peak = 1440.38 (MB)
[11/08 18:16:20   6536s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:21   6536s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:21   6536s] #
[11/08 18:16:21   6536s] #Start Post Track Assignment Wire Spread.
[11/08 18:16:21   6536s] #Done with 120 horizontal wires in 9 hboxes and 241 vertical wires in 9 hboxes.
[11/08 18:16:21   6536s] #Complete Post Track Assignment Wire Spread.
[11/08 18:16:21   6536s] #
[11/08 18:16:21   6536s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:21   6536s] #Length limit = 200 pitches
[11/08 18:16:21   6536s] #opt mode = 2
[11/08 18:16:21   6536s] #Finish check_net_pin_list step Fix net pin list
[11/08 18:16:21   6536s] #Start generate extraction boxes.
[11/08 18:16:21   6536s] #
[11/08 18:16:21   6536s] #Extract using 30 x 30 Hboxes
[11/08 18:16:21   6536s] #10x10 initial hboxes
[11/08 18:16:21   6536s] #Use area based hbox pruning.
[11/08 18:16:21   6536s] #0/0 hboxes pruned.
[11/08 18:16:21   6536s] #Complete generating extraction boxes.
[11/08 18:16:21   6536s] #Extract 9 hboxes with single thread on machine with  Xeon 2.30GHz 46080KB Cache 8CPU...
[11/08 18:16:21   6536s] #Process 0 special clock nets for rc extraction
[11/08 18:16:21   6536s] #Total 529 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/08 18:16:24   6539s] #Run Statistics for Extraction:
[11/08 18:16:24   6539s] #   Cpu time = 00:00:03, elapsed time = 00:00:03 .
[11/08 18:16:24   6539s] #   Increased memory =    34.32 (MB), total memory =  1351.93 (MB), peak memory =  1440.38 (MB)
[11/08 18:16:24   6539s] #
[11/08 18:16:24   6539s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/08 18:16:24   6539s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.59 (MB), peak = 1440.38 (MB)
[11/08 18:16:24   6539s] #RC Statistics: 6241 Res, 4473 Ground Cap, 0 XCap (Edge to Edge)
[11/08 18:16:24   6539s] #RC V/H edge ratio: 0.33, Avg V/H Edge Length: 1161.04 (3925), Avg L-Edge Length: 8657.81 (1067)
[11/08 18:16:24   6539s] #Register nets and terms for rcdb /tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d
[11/08 18:16:24   6539s] #Finish registering nets and terms for rcdb.
[11/08 18:16:24   6539s] #Start writing RC data.
[11/08 18:16:24   6539s] #Finish writing RC data
[11/08 18:16:24   6539s] #Finish writing rcdb with 9694 nodes, 9165 edges, and 0 xcaps
[11/08 18:16:24   6539s] #0 inserted nodes are removed
[11/08 18:16:24   6539s] ### track-assign external-init starts on Wed Nov  8 18:16:24 2023 with memory = 1321.85 (MB), peak = 1440.38 (MB)
[11/08 18:16:24   6539s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:24   6539s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:24   6539s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:24   6539s] ### track-assign engine-init starts on Wed Nov  8 18:16:24 2023 with memory = 1321.85 (MB), peak = 1440.38 (MB)
[11/08 18:16:24   6539s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:24   6539s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:24   6539s] #Remove Post Track Assignment Wire Spread
[11/08 18:16:24   6539s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:24   6539s] Restoring parasitic data from file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d' ...
[11/08 18:16:24   6539s] Opening parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d' for reading (mem: 1985.027M)
[11/08 18:16:24   6539s] Reading RCDB with compressed RC data.
[11/08 18:16:24   6539s] Opening parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d' for content verification (mem: 1985.027M)
[11/08 18:16:24   6539s] Reading RCDB with compressed RC data.
[11/08 18:16:24   6539s] Closing parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d': 0 access done (mem: 1985.027M)
[11/08 18:16:24   6539s] Closing parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d': 0 access done (mem: 1985.027M)
[11/08 18:16:24   6539s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1985.027M)
[11/08 18:16:24   6539s] Following multi-corner parasitics specified:
[11/08 18:16:24   6539s] 	/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d (rcdb)
[11/08 18:16:24   6539s] Opening parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d' for reading (mem: 1985.027M)
[11/08 18:16:24   6539s] Reading RCDB with compressed RC data.
[11/08 18:16:24   6539s] 		Cell risc_v_Pad_Frame has rcdb /tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d specified
[11/08 18:16:24   6539s] Cell risc_v_Pad_Frame, hinst 
[11/08 18:16:24   6539s] processing rcdb (/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d) for hinst (top) of cell (risc_v_Pad_Frame);
[11/08 18:16:24   6540s] Closing parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/nr11311_gZqDg2.rcdb.d': 0 access done (mem: 1985.027M)
[11/08 18:16:24   6540s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1961.027M)
[11/08 18:16:24   6540s] Opening parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/risc_v_Pad_Frame_11311_tC7nzm.rcdb.d/risc_v_Pad_Frame.rcdb.d' for reading (mem: 1961.027M)
[11/08 18:16:24   6540s] Reading RCDB with compressed RC data.
[11/08 18:16:25   6540s] Closing parasitic data file '/tmp/innovus_temp_11311_ip-172-31-46-123.us-east-2.compute.internal_iteso-s012_Y63Wqb/risc_v_Pad_Frame_11311_tC7nzm.rcdb.d/risc_v_Pad_Frame.rcdb.d': 0 access done (mem: 1961.027M)
[11/08 18:16:25   6540s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1961.027M)
[11/08 18:16:25   6540s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 1961.027M)
[11/08 18:16:25   6540s] #
[11/08 18:16:25   6540s] #Restore RCDB.
[11/08 18:16:25   6540s] ### track-assign external-init starts on Wed Nov  8 18:16:25 2023 with memory = 1321.36 (MB), peak = 1440.38 (MB)
[11/08 18:16:25   6540s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:25   6540s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:25   6540s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:25   6540s] ### track-assign engine-init starts on Wed Nov  8 18:16:25 2023 with memory = 1321.36 (MB), peak = 1440.38 (MB)
[11/08 18:16:25   6540s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:25   6540s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:25   6540s] #Remove Post Track Assignment Wire Spread
[11/08 18:16:25   6540s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:25   6540s] #
[11/08 18:16:25   6540s] #Complete tQuantus RC extraction.
[11/08 18:16:25   6540s] #Cpu time = 00:00:36
[11/08 18:16:25   6540s] #Elapsed time = 00:00:36
[11/08 18:16:25   6540s] #Increased memory = 88.63 (MB)
[11/08 18:16:25   6540s] #Total memory = 1319.90 (MB)
[11/08 18:16:25   6540s] #Peak memory = 1440.38 (MB)
[11/08 18:16:25   6540s] #
[11/08 18:16:25   6540s] Un-suppress "**WARN ..." messages.
[11/08 18:16:25   6540s] #RC Extraction Completed...
[11/08 18:16:25   6540s] ### update_timing starts on Wed Nov  8 18:16:25 2023 with memory = 1319.90 (MB), peak = 1440.38 (MB)
[11/08 18:16:25   6540s] AAE_INFO: switching -siAware from false to true ...
[11/08 18:16:25   6540s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/08 18:16:25   6540s] ### generate_timing_data starts on Wed Nov  8 18:16:25 2023 with memory = 1302.05 (MB), peak = 1440.38 (MB)
[11/08 18:16:25   6540s] #Reporting timing...
[11/08 18:16:25   6540s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/08 18:16:25   6540s] ### report_timing starts on Wed Nov  8 18:16:25 2023 with memory = 1305.58 (MB), peak = 1440.38 (MB)
[11/08 18:16:28   6543s] ### report_timing cpu:00:00:03, real:00:00:03, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:28   6543s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.000 (ns)
[11/08 18:16:28   6543s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1324.14 (MB), peak = 1440.38 (MB)
[11/08 18:16:28   6543s] #Library Standard Delay: 9.90ps
[11/08 18:16:28   6543s] #Slack threshold: 0.00ps
[11/08 18:16:28   6543s] ### generate_net_cdm_timing starts on Wed Nov  8 18:16:28 2023 with memory = 1324.14 (MB), peak = 1440.38 (MB)
[11/08 18:16:28   6543s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:28   6543s] #*** Analyzed 0 timing critical paths
[11/08 18:16:28   6543s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.15 (MB), peak = 1440.38 (MB)
[11/08 18:16:28   6543s] ### Use bna from skp: 0
[11/08 18:16:28   6543s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.78 (MB), peak = 1440.38 (MB)
[11/08 18:16:28   6543s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/08 18:16:28   6543s] Worst slack reported in the design = 9999999562023526247432192.000000 (early)
[11/08 18:16:28   6543s] *** writeDesignTiming (0:00:00.1) ***
[11/08 18:16:28   6543s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.13 (MB), peak = 1440.38 (MB)
[11/08 18:16:28   6543s] Un-suppress "**WARN ..." messages.
[11/08 18:16:28   6543s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:28   6544s] #Number of victim nets: 0
[11/08 18:16:28   6544s] #Number of aggressor nets: 0
[11/08 18:16:28   6544s] #Number of weak nets: 0
[11/08 18:16:28   6544s] #Number of critical nets: 0
[11/08 18:16:28   6544s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/08 18:16:28   6544s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/08 18:16:28   6544s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/08 18:16:28   6544s] #Total number of nets: 529
[11/08 18:16:28   6544s] ### update_timing cpu:00:00:04, real:00:00:04, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:28   6544s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 18:16:28   6544s] ### update_timing_after_routing cpu:00:00:40, real:00:00:40, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:28   6544s] #Total number of significant detoured timing critical nets is 0
[11/08 18:16:28   6544s] #Total number of selected detoured timing critical nets is 0
[11/08 18:16:28   6544s] #
[11/08 18:16:28   6544s] #----------------------------------------------------
[11/08 18:16:28   6544s] # Summary of active signal nets routing constraints
[11/08 18:16:28   6544s] #+--------------------------+-----------+
[11/08 18:16:28   6544s] #+--------------------------+-----------+
[11/08 18:16:28   6544s] #
[11/08 18:16:28   6544s] #----------------------------------------------------
[11/08 18:16:28   6544s] ### run_free_timing_graph starts on Wed Nov  8 18:16:28 2023 with memory = 1325.17 (MB), peak = 1440.38 (MB)
[11/08 18:16:28   6544s] ### Time Record (Timing Data Generation) is installed.
[11/08 18:16:29   6544s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 18:16:29   6544s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:29   6544s] ### run_build_timing_graph starts on Wed Nov  8 18:16:29 2023 with memory = 1312.67 (MB), peak = 1440.38 (MB)
[11/08 18:16:29   6544s] ### Time Record (Timing Data Generation) is installed.
[11/08 18:16:29   6544s] Current (total cpu=1:49:05, real=14:09:30, peak res=1440.4M, current mem=1290.6M)
[11/08 18:16:29   6544s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1301.6M, current mem=1301.6M)
[11/08 18:16:29   6544s] Current (total cpu=1:49:05, real=14:09:30, peak res=1440.4M, current mem=1301.6M)
[11/08 18:16:29   6544s] Current (total cpu=1:49:05, real=14:09:30, peak res=1440.4M, current mem=1301.6M)
[11/08 18:16:29   6544s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1301.9M, current mem=1301.9M)
[11/08 18:16:29   6544s] Current (total cpu=1:49:05, real=14:09:30, peak res=1440.4M, current mem=1301.9M)
[11/08 18:16:29   6544s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 18:16:29   6544s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:29   6544s] ### track-assign external-init starts on Wed Nov  8 18:16:29 2023 with memory = 1301.89 (MB), peak = 1440.38 (MB)
[11/08 18:16:29   6544s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:29   6544s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:29   6544s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:29   6544s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.90 (MB), peak = 1440.38 (MB)
[11/08 18:16:29   6544s] #* Importing design timing data...
[11/08 18:16:29   6544s] #Number of victim nets: 0
[11/08 18:16:29   6544s] #Number of aggressor nets: 0
[11/08 18:16:29   6544s] #Number of weak nets: 0
[11/08 18:16:29   6544s] #Number of critical nets: 0
[11/08 18:16:29   6544s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/08 18:16:29   6544s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/08 18:16:29   6544s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/08 18:16:29   6544s] #Total number of nets: 529
[11/08 18:16:29   6544s] ### track-assign engine-init starts on Wed Nov  8 18:16:29 2023 with memory = 1301.94 (MB), peak = 1440.38 (MB)
[11/08 18:16:29   6544s] ### Time Record (Track Assignment) is installed.
[11/08 18:16:29   6544s] #
[11/08 18:16:29   6544s] #timing driven effort level: 3
[11/08 18:16:29   6544s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:29   6544s] ### track-assign core-engine starts on Wed Nov  8 18:16:29 2023 with memory = 1301.95 (MB), peak = 1440.38 (MB)
[11/08 18:16:29   6544s] #Start Track Assignment With Timing Driven.
[11/08 18:16:29   6544s] #Done with 11 horizontal wires in 9 hboxes and 132 vertical wires in 9 hboxes.
[11/08 18:16:29   6544s] #Done with 8 horizontal wires in 9 hboxes and 45 vertical wires in 9 hboxes.
[11/08 18:16:29   6544s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[11/08 18:16:29   6544s] #
[11/08 18:16:29   6544s] #Track assignment summary:
[11/08 18:16:29   6544s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/08 18:16:29   6544s] #------------------------------------------------------------------------
[11/08 18:16:29   6544s] # Metal1        58.71 	 31.15%  	  0.00% 	 31.15%
[11/08 18:16:29   6544s] # Metal2      9406.48 	  0.01%  	  0.00% 	  0.01%
[11/08 18:16:29   6544s] # Metal3      3654.18 	  0.05%  	  0.00% 	  0.02%
[11/08 18:16:29   6544s] # Metal4         5.97 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 18:16:29   6544s] #------------------------------------------------------------------------
[11/08 18:16:29   6544s] # All       13125.34  	  0.16% 	  0.00% 	  0.00%
[11/08 18:16:29   6544s] #Complete Track Assignment With Timing Driven.
[11/08 18:16:29   6544s] #Total wire length = 13183 um.
[11/08 18:16:29   6544s] #Total half perimeter of net bounding box = 5837 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal1 = 58 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal2 = 9501 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal3 = 3619 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal4 = 6 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal10 = 0 um.
[11/08 18:16:29   6544s] #Total wire length on LAYER Metal11 = 0 um.
[11/08 18:16:29   6544s] #Total number of vias = 6937
[11/08 18:16:29   6544s] #Up-Via Summary (total 6937):
[11/08 18:16:29   6544s] #           
[11/08 18:16:29   6544s] #-----------------------
[11/08 18:16:29   6544s] # Metal1           5470
[11/08 18:16:29   6544s] # Metal2           1465
[11/08 18:16:29   6544s] # Metal3              2
[11/08 18:16:29   6544s] #-----------------------
[11/08 18:16:29   6544s] #                  6937 
[11/08 18:16:29   6544s] #
[11/08 18:16:29   6544s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:29   6544s] ### Time Record (Track Assignment) is uninstalled.
[11/08 18:16:29   6544s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.95 (MB), peak = 1440.38 (MB)
[11/08 18:16:29   6544s] #
[11/08 18:16:29   6544s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/08 18:16:29   6544s] #Cpu time = 00:00:48
[11/08 18:16:29   6544s] #Elapsed time = 00:00:48
[11/08 18:16:29   6544s] #Increased memory = 112.89 (MB)
[11/08 18:16:29   6544s] #Total memory = 1300.43 (MB)
[11/08 18:16:29   6544s] #Peak memory = 1440.38 (MB)
[11/08 18:16:29   6544s] ### Time Record (Detail Routing) is installed.
[11/08 18:16:29   6544s] #Start reading timing information from file .timing_file_11311.tif.gz ...
[11/08 18:16:29   6545s] #WARNING (NRDB-194) 
[11/08 18:16:29   6545s] #No setup time constraints read in
[11/08 18:16:29   6545s] #Read in timing information for 8 ports, 3759 instances from timing file .timing_file_11311.tif.gz.
[11/08 18:16:29   6545s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/08 18:16:29   6545s] #
[11/08 18:16:29   6545s] #Start Detail Routing..
[11/08 18:16:29   6545s] #start initial detail routing ...
[11/08 18:16:29   6545s] ### Design has 0 dirty nets, has valid drcs
[11/08 18:16:42   6558s] ### Routing stats: routing = 7.36% drc-check-only = 0.05%
[11/08 18:16:42   6558s] #   number of violations = 32
[11/08 18:16:42   6558s] #
[11/08 18:16:42   6558s] #    By Layer and Type :
[11/08 18:16:42   6558s] #	         MetSpc    Short      Mar   Totals
[11/08 18:16:42   6558s] #	Metal1        5       17        0       22
[11/08 18:16:42   6558s] #	Metal2        3        6        1       10
[11/08 18:16:42   6558s] #	Totals        8       23        1       32
[11/08 18:16:42   6558s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1302.46 (MB), peak = 1440.38 (MB)
[11/08 18:16:42   6558s] #start 1st optimization iteration ...
[11/08 18:16:43   6558s] ### Routing stats: routing = 7.36% drc-check-only = 0.05%
[11/08 18:16:43   6558s] #   number of violations = 4
[11/08 18:16:43   6558s] #
[11/08 18:16:43   6558s] #    By Layer and Type :
[11/08 18:16:43   6558s] #	          Short   Totals
[11/08 18:16:43   6558s] #	Metal1        2        2
[11/08 18:16:43   6558s] #	Metal2        2        2
[11/08 18:16:43   6558s] #	Totals        4        4
[11/08 18:16:43   6558s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.64 (MB), peak = 1440.38 (MB)
[11/08 18:16:43   6558s] #Complete Detail Routing.
[11/08 18:16:43   6558s] #Total wire length = 15645 um.
[11/08 18:16:43   6558s] #Total half perimeter of net bounding box = 5837 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal1 = 290 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal2 = 11218 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal3 = 4127 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal4 = 10 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal10 = 0 um.
[11/08 18:16:43   6558s] #Total wire length on LAYER Metal11 = 0 um.
[11/08 18:16:43   6558s] #Total number of vias = 7420
[11/08 18:16:43   6558s] #Up-Via Summary (total 7420):
[11/08 18:16:43   6558s] #           
[11/08 18:16:43   6558s] #-----------------------
[11/08 18:16:43   6558s] # Metal1           5383
[11/08 18:16:43   6558s] # Metal2           2032
[11/08 18:16:43   6558s] # Metal3              5
[11/08 18:16:43   6558s] #-----------------------
[11/08 18:16:43   6558s] #                  7420 
[11/08 18:16:43   6558s] #
[11/08 18:16:43   6558s] #Total number of DRC violations = 4
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal1 = 2
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal2 = 2
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal3 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal4 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal5 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal6 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal7 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal8 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal9 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal10 = 0
[11/08 18:16:43   6558s] #Total number of violations on LAYER Metal11 = 0
[11/08 18:16:43   6558s] ### Time Record (Detail Routing) is uninstalled.
[11/08 18:16:43   6558s] #Cpu time = 00:00:14
[11/08 18:16:43   6558s] #Elapsed time = 00:00:14
[11/08 18:16:43   6558s] #Increased memory = -0.78 (MB)
[11/08 18:16:43   6558s] #Total memory = 1299.66 (MB)
[11/08 18:16:43   6558s] #Peak memory = 1440.38 (MB)
[11/08 18:16:43   6559s] ### Time Record (Post Route Wire Spreading) is installed.
[11/08 18:16:43   6559s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/08 18:16:43   6559s] #
[11/08 18:16:43   6559s] #Start Post Route wire spreading..
[11/08 18:16:43   6559s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/08 18:16:43   6559s] #
[11/08 18:16:43   6559s] #Start DRC checking..
[11/08 18:16:46   6561s] #   number of violations = 4
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] #    By Layer and Type :
[11/08 18:16:46   6561s] #	          Short   Totals
[11/08 18:16:46   6561s] #	Metal1        2        2
[11/08 18:16:46   6561s] #	Metal2        2        2
[11/08 18:16:46   6561s] #	Totals        4        4
[11/08 18:16:46   6561s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1298.91 (MB), peak = 1440.38 (MB)
[11/08 18:16:46   6561s] #CELL_VIEW risc_v_Pad_Frame,init has 4 DRC violations
[11/08 18:16:46   6561s] #Total number of DRC violations = 4
[11/08 18:16:46   6561s] #Total number of process antenna violations = 0
[11/08 18:16:46   6561s] #Total number of net violated process antenna rule = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal1 = 2
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal2 = 2
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal3 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal4 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal5 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal6 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal7 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal8 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal9 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal10 = 0
[11/08 18:16:46   6561s] #Total number of violations on LAYER Metal11 = 0
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] #Start data preparation for wire spreading...
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] #Data preparation is done on Wed Nov  8 18:16:46 2023
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] ### track-assign engine-init starts on Wed Nov  8 18:16:46 2023 with memory = 1298.91 (MB), peak = 1440.38 (MB)
[11/08 18:16:46   6561s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] #Start Post Route Wire Spread.
[11/08 18:16:46   6561s] #Done with 162 horizontal wires in 17 hboxes and 218 vertical wires in 17 hboxes.
[11/08 18:16:46   6561s] #Complete Post Route Wire Spread.
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] #Total wire length = 15778 um.
[11/08 18:16:46   6561s] #Total half perimeter of net bounding box = 5837 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal1 = 296 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal2 = 11290 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal3 = 4182 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal4 = 10 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal10 = 0 um.
[11/08 18:16:46   6561s] #Total wire length on LAYER Metal11 = 0 um.
[11/08 18:16:46   6561s] #Total number of vias = 7420
[11/08 18:16:46   6561s] #Up-Via Summary (total 7420):
[11/08 18:16:46   6561s] #           
[11/08 18:16:46   6561s] #-----------------------
[11/08 18:16:46   6561s] # Metal1           5383
[11/08 18:16:46   6561s] # Metal2           2032
[11/08 18:16:46   6561s] # Metal3              5
[11/08 18:16:46   6561s] #-----------------------
[11/08 18:16:46   6561s] #                  7420 
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/08 18:16:46   6561s] #
[11/08 18:16:46   6561s] #Start DRC checking..
[11/08 18:16:48   6563s] #   number of violations = 4
[11/08 18:16:48   6563s] #
[11/08 18:16:48   6563s] #    By Layer and Type :
[11/08 18:16:48   6563s] #	          Short   Totals
[11/08 18:16:48   6563s] #	Metal1        2        2
[11/08 18:16:48   6563s] #	Metal2        2        2
[11/08 18:16:48   6563s] #	Totals        4        4
[11/08 18:16:48   6563s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1299.21 (MB), peak = 1440.38 (MB)
[11/08 18:16:48   6563s] #CELL_VIEW risc_v_Pad_Frame,init has 4 DRC violations
[11/08 18:16:48   6563s] #Total number of DRC violations = 4
[11/08 18:16:48   6563s] #Total number of process antenna violations = 0
[11/08 18:16:48   6563s] #Total number of net violated process antenna rule = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal1 = 2
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal2 = 2
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal3 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal4 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal5 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal6 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal7 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal8 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal9 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal10 = 0
[11/08 18:16:48   6563s] #Total number of violations on LAYER Metal11 = 0
[11/08 18:16:48   6564s] #   number of violations = 4
[11/08 18:16:48   6564s] #
[11/08 18:16:48   6564s] #    By Layer and Type :
[11/08 18:16:48   6564s] #	          Short   Totals
[11/08 18:16:48   6564s] #	Metal1        2        2
[11/08 18:16:48   6564s] #	Metal2        2        2
[11/08 18:16:48   6564s] #	Totals        4        4
[11/08 18:16:48   6564s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1299.09 (MB), peak = 1440.38 (MB)
[11/08 18:16:48   6564s] #CELL_VIEW risc_v_Pad_Frame,init has 4 DRC violations
[11/08 18:16:48   6564s] #Total number of DRC violations = 4
[11/08 18:16:48   6564s] #Total number of process antenna violations = 0
[11/08 18:16:48   6564s] #Total number of net violated process antenna rule = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal1 = 2
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal2 = 2
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal3 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal4 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal5 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal6 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal7 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal8 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal9 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal10 = 0
[11/08 18:16:48   6564s] #Total number of violations on LAYER Metal11 = 0
[11/08 18:16:48   6564s] #Post Route wire spread is done.
[11/08 18:16:48   6564s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/08 18:16:48   6564s] #Total wire length = 15778 um.
[11/08 18:16:48   6564s] #Total half perimeter of net bounding box = 5837 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal1 = 296 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal2 = 11290 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal3 = 4182 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal4 = 10 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal10 = 0 um.
[11/08 18:16:48   6564s] #Total wire length on LAYER Metal11 = 0 um.
[11/08 18:16:48   6564s] #Total number of vias = 7420
[11/08 18:16:48   6564s] #Up-Via Summary (total 7420):
[11/08 18:16:48   6564s] #           
[11/08 18:16:48   6564s] #-----------------------
[11/08 18:16:48   6564s] # Metal1           5383
[11/08 18:16:48   6564s] # Metal2           2032
[11/08 18:16:48   6564s] # Metal3              5
[11/08 18:16:48   6564s] #-----------------------
[11/08 18:16:48   6564s] #                  7420 
[11/08 18:16:48   6564s] #
[11/08 18:16:48   6564s] #detailRoute Statistics:
[11/08 18:16:48   6564s] #Cpu time = 00:00:19
[11/08 18:16:48   6564s] #Elapsed time = 00:00:19
[11/08 18:16:48   6564s] #Increased memory = -1.34 (MB)
[11/08 18:16:48   6564s] #Total memory = 1299.09 (MB)
[11/08 18:16:48   6564s] #Peak memory = 1440.38 (MB)
[11/08 18:16:48   6564s] ### global_detail_route design signature (40): route=237735558 flt_obj=0 vio=224001272 shield_wire=1
[11/08 18:16:48   6564s] ### Time Record (DB Export) is installed.
[11/08 18:16:48   6564s] ### export design design signature (41): route=237735558 fixed_route=747217879 flt_obj=0 vio=224001272 swire=209438696 shield_wire=1 net_attr=1836821364 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1964873977 pin_access=733482135 inst_pattern=1
[11/08 18:16:48   6564s] #	no debugging net set
[11/08 18:16:48   6564s] ### Time Record (DB Export) is uninstalled.
[11/08 18:16:48   6564s] ### Time Record (Post Callback) is installed.
[11/08 18:16:48   6564s] ### Time Record (Post Callback) is uninstalled.
[11/08 18:16:48   6564s] #
[11/08 18:16:48   6564s] #globalDetailRoute statistics:
[11/08 18:16:48   6564s] #Cpu time = 00:01:11
[11/08 18:16:48   6564s] #Elapsed time = 00:01:12
[11/08 18:16:48   6564s] #Increased memory = 183.97 (MB)
[11/08 18:16:48   6564s] #Total memory = 1295.95 (MB)
[11/08 18:16:48   6564s] #Peak memory = 1440.38 (MB)
[11/08 18:16:48   6564s] #Number of warnings = 17
[11/08 18:16:48   6564s] #Total number of warnings = 38
[11/08 18:16:48   6564s] #Number of fails = 0
[11/08 18:16:48   6564s] #Total number of fails = 0
[11/08 18:16:48   6564s] #Complete globalDetailRoute on Wed Nov  8 18:16:48 2023
[11/08 18:16:48   6564s] #
[11/08 18:16:48   6564s] ### import design signature (42): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=733482135 inst_pattern=1
[11/08 18:16:48   6564s] ### Time Record (globalDetailRoute) is uninstalled.
[11/08 18:16:49   6564s] #Default setup view is reset to AnalysisView_WC.
[11/08 18:16:49   6564s] #Default setup view is reset to AnalysisView_WC.
[11/08 18:16:49   6564s] AAE_INFO: Post Route call back at the end of routeDesign
[11/08 18:16:49   6564s] #routeDesign: cpu time = 00:01:11, elapsed time = 00:01:13, memory = 1286.36 (MB), peak = 1440.38 (MB)
[11/08 18:16:49   6564s] 
[11/08 18:16:49   6564s] *** Summary of all messages that are not suppressed in this session:
[11/08 18:16:49   6564s] Severity  ID               Count  Summary                                  
[11/08 18:16:49   6564s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/08 18:16:49   6564s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/08 18:16:49   6564s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[11/08 18:16:49   6564s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/08 18:16:49   6564s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/08 18:16:49   6564s] *** Message Summary: 10 warning(s), 0 error(s)
[11/08 18:16:49   6564s] 
[11/08 18:16:49   6564s] ### Time Record (routeDesign) is uninstalled.
[11/08 18:16:49   6564s] ### 
[11/08 18:16:49   6564s] ###   Scalability Statistics
[11/08 18:16:49   6564s] ### 
[11/08 18:16:49   6564s] ### --------------------------------+----------------+----------------+----------------+
[11/08 18:16:49   6564s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/08 18:16:49   6564s] ### --------------------------------+----------------+----------------+----------------+
[11/08 18:16:49   6564s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/08 18:16:49   6564s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/08 18:16:49   6564s] ###   Timing Data Generation        |        00:00:44|        00:00:45|             1.0|
[11/08 18:16:49   6564s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/08 18:16:49   6564s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/08 18:16:49   6564s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[11/08 18:16:49   6564s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/08 18:16:49   6564s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[11/08 18:16:49   6564s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[11/08 18:16:49   6564s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[11/08 18:16:49   6564s] ###   Post Route Wire Spreading     |        00:00:05|        00:00:05|             1.0|
[11/08 18:16:49   6564s] ###   Entire Command                |        00:01:11|        00:01:13|             1.0|
[11/08 18:16:49   6564s] ### --------------------------------+----------------+----------------+----------------+
[11/08 18:16:49   6564s] ### 
[11/08 18:35:35   6703s] <CMD> saveDesign risc_v_Pad_Frame_routing.enc
[11/08 18:35:35   6703s] #% Begin save design ... (date=11/08 18:35:35, mem=1287.0M)
[11/08 18:35:36   6703s] % Begin Save ccopt configuration ... (date=11/08 18:35:36, mem=1287.0M)
[11/08 18:35:36   6703s] % End Save ccopt configuration ... (date=11/08 18:35:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.9M, current mem=1289.9M)
[11/08 18:35:36   6703s] % Begin Save netlist data ... (date=11/08 18:35:36, mem=1289.9M)
[11/08 18:35:36   6703s] Writing Binary DB to risc_v_Pad_Frame_routing.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/08 18:35:36   6703s] % End Save netlist data ... (date=11/08 18:35:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.0M, current mem=1290.0M)
[11/08 18:35:36   6703s] Saving symbol-table file ...
[11/08 18:35:36   6703s] Saving congestion map file risc_v_Pad_Frame_routing.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/08 18:35:36   6703s] % Begin Save AAE data ... (date=11/08 18:35:36, mem=1290.5M)
[11/08 18:35:36   6703s] Saving AAE Data ...
[11/08 18:35:36   6703s] AAE DB initialization (MEM=1929.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/08 18:35:36   6703s] % End Save AAE data ... (date=11/08 18:35:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1291.7M, current mem=1291.7M)
[11/08 18:35:36   6703s] Saving preference file risc_v_Pad_Frame_routing.enc.dat/gui.pref.tcl ...
[11/08 18:35:36   6703s] Saving mode setting ...
[11/08 18:35:36   6703s] Saving global file ...
[11/08 18:35:37   6703s] % Begin Save floorplan data ... (date=11/08 18:35:37, mem=1295.0M)
[11/08 18:35:37   6703s] Saving floorplan file ...
[11/08 18:35:37   6703s] % End Save floorplan data ... (date=11/08 18:35:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1295.6M, current mem=1295.6M)
[11/08 18:35:37   6703s] Saving PG file risc_v_Pad_Frame_routing.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Wed Nov  8 18:35:37 2023)
[11/08 18:35:37   6703s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1929.9M) ***
[11/08 18:35:37   6703s] Saving Drc markers ...
[11/08 18:35:37   6703s] ... 4 markers are saved ...
[11/08 18:35:37   6703s] ... 4 geometry drc markers are saved ...
[11/08 18:35:37   6703s] ... 0 antenna drc markers are saved ...
[11/08 18:35:37   6703s] % Begin Save placement data ... (date=11/08 18:35:37, mem=1295.7M)
[11/08 18:35:37   6703s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 18:35:37   6703s] Save Adaptive View Pruning View Names to Binary file
[11/08 18:35:37   6703s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1932.9M) ***
[11/08 18:35:37   6704s] % End Save placement data ... (date=11/08 18:35:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.8M, current mem=1295.8M)
[11/08 18:35:37   6704s] % Begin Save routing data ... (date=11/08 18:35:37, mem=1295.8M)
[11/08 18:35:37   6704s] Saving route file ...
[11/08 18:35:38   6704s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1929.9M) ***
[11/08 18:35:38   6704s] % End Save routing data ... (date=11/08 18:35:38, total cpu=0:00:00.0, real=0:00:01.0, peak res=1296.0M, current mem=1296.0M)
[11/08 18:35:38   6704s] Saving property file risc_v_Pad_Frame_routing.enc.dat/risc_v_Pad_Frame.prop
[11/08 18:35:38   6704s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1932.9M) ***
[11/08 18:35:38   6704s] #Saving pin access data to file risc_v_Pad_Frame_routing.enc.dat/risc_v_Pad_Frame.apa ...
[11/08 18:35:38   6704s] #
[11/08 18:35:38   6704s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_routing.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/08 18:35:38   6704s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_routing.enc.dat/extraction/' ...
[11/08 18:35:38   6704s] Checksum of RCGrid density data::132
[11/08 18:35:38   6704s] % Begin Save power constraints data ... (date=11/08 18:35:38, mem=1298.9M)
[11/08 18:35:38   6704s] % End Save power constraints data ... (date=11/08 18:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1299.0M, current mem=1299.0M)
[11/08 18:35:39   6704s] Generated self-contained design risc_v_Pad_Frame_routing.enc.dat
[11/08 18:35:39   6704s] #% End save design ... (date=11/08 18:35:39, total cpu=0:00:01.3, real=0:00:04.0, peak res=1299.0M, current mem=1298.4M)
[11/08 18:35:39   6704s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 18:35:39   6704s] 
[11/08 18:39:25   6732s] <CMD> redraw
[11/08 18:39:48   6735s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/08 18:39:48   6735s] VERIFY_CONNECTIVITY use new engine.
[11/08 18:39:48   6735s] 
[11/08 18:39:48   6735s] ******** Start: VERIFY CONNECTIVITY ********
[11/08 18:39:48   6735s] Start Time: Wed Nov  8 18:39:48 2023
[11/08 18:39:48   6735s] 
[11/08 18:39:48   6735s] Design Name: risc_v_Pad_Frame
[11/08 18:39:48   6735s] Database Units: 2000
[11/08 18:39:48   6735s] Design Boundary: (0.0000, 0.0000) (763.2950, 761.4200)
[11/08 18:39:48   6735s] Error Limit = 1000; Warning Limit = 50
[11/08 18:39:48   6735s] Check all nets
[11/08 18:39:48   6735s] **WARN: (IMPVFC-97):	IO pin VDD1 of net VDD1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/08 18:39:48   6735s] **WARN: (IMPVFC-97):	IO pin VSS1 of net VSS1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/08 18:39:48   6735s] **WARN: (IMPVFC-97):	IO pin VDDIOR1 of net VDDIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/08 18:39:48   6735s] **WARN: (IMPVFC-97):	IO pin VSSIOR1 of net VSSIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/08 18:39:48   6735s] Net VDD: has an unconnected terminal, has special routes with opens, dangling Wire.
[11/08 18:39:48   6735s] Net VSS: has special routes with opens, dangling Wire.
[11/08 18:39:48   6735s] 
[11/08 18:39:48   6735s] Begin Summary 
[11/08 18:39:48   6735s]     16 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[11/08 18:39:48   6735s]     14 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/08 18:39:48   6735s]     159 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[11/08 18:39:48   6735s]     189 total info(s) created.
[11/08 18:39:48   6735s] End Summary
[11/08 18:39:48   6735s] 
[11/08 18:39:48   6735s] End Time: Wed Nov  8 18:39:48 2023
[11/08 18:39:48   6735s] Time Elapsed: 0:00:00.0
[11/08 18:39:48   6735s] 
[11/08 18:39:48   6735s] ******** End: VERIFY CONNECTIVITY ********
[11/08 18:39:48   6735s]   Verification Complete : 189 Viols.  0 Wrngs.
[11/08 18:39:48   6735s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[11/08 18:39:48   6735s] 
[11/08 18:41:31   6748s] <CMD> getCTSMode -engine -quiet
[11/08 18:41:32   6748s] <CMD> getCTSMode -engine -quiet
[11/08 18:43:23   6762s] <CMD> setLayerPreference violation -isVisible 1
[11/08 18:43:23   6762s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[11/08 18:43:29   6763s] <CMD_INTERNAL> violationBrowserClose
[11/08 18:43:36   6764s] <CMD> getMultiCpuUsage -localCpu
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -quiet -area
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -check_only -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/08 18:43:36   6764s] <CMD> get_verify_drc_mode -limit -quiet
[11/08 18:43:43   6765s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
[11/08 18:43:43   6765s] <CMD> verify_drc
[11/08 18:43:43   6765s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/08 18:43:43   6765s] #-check_same_via_cell true               # bool, default=false, user setting
[11/08 18:43:43   6765s] #-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
[11/08 18:43:43   6765s]  *** Starting Verify DRC (MEM: 1938.1) ***
[11/08 18:43:43   6765s] 
[11/08 18:43:43   6765s]   VERIFY DRC ...... Starting Verification
[11/08 18:43:43   6765s]   VERIFY DRC ...... Initializing
[11/08 18:43:43   6765s]   VERIFY DRC ...... Deleting Existing Violations
[11/08 18:43:43   6765s]   VERIFY DRC ...... Creating Sub-Areas
[11/08 18:43:43   6765s]   VERIFY DRC ...... Using new threading
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 85.440 85.440} 1 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {85.440 0.000 170.880 85.440} 2 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {170.880 0.000 256.320 85.440} 3 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {256.320 0.000 341.760 85.440} 4 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {341.760 0.000 427.200 85.440} 5 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {427.200 0.000 512.640 85.440} 6 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {512.640 0.000 598.080 85.440} 7 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {598.080 0.000 683.520 85.440} 8 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {683.520 0.000 763.295 85.440} 9 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {0.000 85.440 85.440 170.880} 10 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {85.440 85.440 170.880 170.880} 11 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {170.880 85.440 256.320 170.880} 12 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {256.320 85.440 341.760 170.880} 13 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {341.760 85.440 427.200 170.880} 14 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {427.200 85.440 512.640 170.880} 15 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {512.640 85.440 598.080 170.880} 16 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {598.080 85.440 683.520 170.880} 17 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {683.520 85.440 763.295 170.880} 18 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {0.000 170.880 85.440 256.320} 19 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {85.440 170.880 170.880 256.320} 20 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {170.880 170.880 256.320 256.320} 21 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {256.320 170.880 341.760 256.320} 22 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {341.760 170.880 427.200 256.320} 23 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {427.200 170.880 512.640 256.320} 24 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {512.640 170.880 598.080 256.320} 25 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {598.080 170.880 683.520 256.320} 26 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {683.520 170.880 763.295 256.320} 27 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {0.000 256.320 85.440 341.760} 28 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {85.440 256.320 170.880 341.760} 29 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {170.880 256.320 256.320 341.760} 30 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {256.320 256.320 341.760 341.760} 31 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {341.760 256.320 427.200 341.760} 32 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {427.200 256.320 512.640 341.760} 33 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {512.640 256.320 598.080 341.760} 34 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {598.080 256.320 683.520 341.760} 35 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {683.520 256.320 763.295 341.760} 36 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {0.000 341.760 85.440 427.200} 37 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {85.440 341.760 170.880 427.200} 38 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {170.880 341.760 256.320 427.200} 39 of 81
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/08 18:43:43   6765s]   VERIFY DRC ...... Sub-Area: {256.320 341.760 341.760 427.200} 40 of 81
[11/08 18:43:44   6765s]   VERIFY DRC ...... Sub-Area : 40 complete 4 Viols.
[11/08 18:43:44   6765s]   VERIFY DRC ...... Sub-Area: {341.760 341.760 427.200 427.200} 41 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {427.200 341.760 512.640 427.200} 42 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {512.640 341.760 598.080 427.200} 43 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {598.080 341.760 683.520 427.200} 44 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {683.520 341.760 763.295 427.200} 45 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {0.000 427.200 85.440 512.640} 46 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {85.440 427.200 170.880 512.640} 47 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {170.880 427.200 256.320 512.640} 48 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {256.320 427.200 341.760 512.640} 49 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {341.760 427.200 427.200 512.640} 50 of 81
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/08 18:43:44   6766s]   VERIFY DRC ...... Sub-Area: {427.200 427.200 512.640 512.640} 51 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {512.640 427.200 598.080 512.640} 52 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {598.080 427.200 683.520 512.640} 53 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {683.520 427.200 763.295 512.640} 54 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {0.000 512.640 85.440 598.080} 55 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {85.440 512.640 170.880 598.080} 56 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {170.880 512.640 256.320 598.080} 57 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {256.320 512.640 341.760 598.080} 58 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {341.760 512.640 427.200 598.080} 59 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {427.200 512.640 512.640 598.080} 60 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {512.640 512.640 598.080 598.080} 61 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {598.080 512.640 683.520 598.080} 62 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {683.520 512.640 763.295 598.080} 63 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {0.000 598.080 85.440 683.520} 64 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {85.440 598.080 170.880 683.520} 65 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {170.880 598.080 256.320 683.520} 66 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {256.320 598.080 341.760 683.520} 67 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {341.760 598.080 427.200 683.520} 68 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {427.200 598.080 512.640 683.520} 69 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {512.640 598.080 598.080 683.520} 70 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {598.080 598.080 683.520 683.520} 71 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {683.520 598.080 763.295 683.520} 72 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {0.000 683.520 85.440 761.420} 73 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {85.440 683.520 170.880 761.420} 74 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {170.880 683.520 256.320 761.420} 75 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {256.320 683.520 341.760 761.420} 76 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {341.760 683.520 427.200 761.420} 77 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {427.200 683.520 512.640 761.420} 78 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {512.640 683.520 598.080 761.420} 79 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {598.080 683.520 683.520 761.420} 80 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area: {683.520 683.520 763.295 761.420} 81 of 81
[11/08 18:43:45   6766s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/08 18:43:45   6766s] 
[11/08 18:43:45   6766s]   Verification Complete : 4 Viols.
[11/08 18:43:45   6766s] 
[11/08 18:43:45   6766s]  Violation Summary By Layer and Type:
[11/08 18:43:45   6766s] 
[11/08 18:43:45   6766s] 	          Short   Totals
[11/08 18:43:45   6766s] 	Metal1        2        2
[11/08 18:43:45   6766s] 	Metal2        2        2
[11/08 18:43:45   6766s] 	Totals        4        4
[11/08 18:43:45   6766s] 
[11/08 18:43:45   6766s]  *** End Verify DRC (CPU: 0:00:01.5  ELAPSED TIME: 2.00  MEM: 4.0M) ***
[11/08 18:43:45   6766s] 
[11/08 18:43:45   6766s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/08 23:25:18   8849s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Nov  8 23:25:18 2023
  Total CPU time:     2:27:40
  Total real time:    19:18:21
  Peak memory (main): 1423.84MB

[11/08 23:25:18   8849s] 
[11/08 23:25:18   8849s] *** Memory Usage v#1 (Current mem = 1942.066M, initial mem = 311.355M) ***
[11/08 23:25:18   8849s] 
[11/08 23:25:18   8849s] *** Summary of all messages that are not suppressed in this session:
[11/08 23:25:18   8849s] Severity  ID               Count  Summary                                  
[11/08 23:25:18   8849s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/08 23:25:18   8849s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/08 23:25:18   8849s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/08 23:25:18   8849s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/08 23:25:18   8849s] ERROR     IMPFP-3114           4  In iopad section, %s is unknown. It shou...
[11/08 23:25:18   8849s] WARNING   IMPFP-53             2  Failed to find instance '%s'.            
[11/08 23:25:18   8849s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/08 23:25:18   8849s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/08 23:25:18   8849s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/08 23:25:18   8849s] WARNING   IMPSYC-2             6  Timing information is not defined for ce...
[11/08 23:25:18   8849s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 23:25:18   8849s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/08 23:25:18   8849s] WARNING   IMPVFC-97            4  IO pin %s of net %s has not been assigne...
[11/08 23:25:18   8849s] WARNING   IMPPP-193            3  The currently specified %s spacing %f %s...
[11/08 23:25:18   8849s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/08 23:25:18   8849s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/08 23:25:18   8849s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/08 23:25:18   8849s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 23:25:18   8849s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[11/08 23:25:18   8849s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/08 23:25:18   8849s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/08 23:25:18   8849s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/08 23:25:18   8849s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/08 23:25:18   8849s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/08 23:25:18   8849s] *** Message Summary: 132 warning(s), 4 error(s)
[11/08 23:25:18   8849s] 
[11/08 23:25:18   8849s] --- Ending "Innovus" (totcpu=2:27:30, real=19:18:19, mem=1942.1M) ---
