/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/c_hdl  -osyn  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_comp.srs  -top  work.top_level  -hdllog  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synlog/top_level_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -instrdir  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources  -srs_instrumentation  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel -work_is_curlib 1  -encrypt  -pro  -dmgen  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008 -work_is_curlib 1  -srs_instrumentation  -ignore_undefined_lib  -lib COREUART_LIB /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd -lib COREUART_LIB /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd -lib COREUART_LIB /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd -lib COREUART_LIB /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd -lib COREUART_LIB /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd -lib COREUART_LIB /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd -lib COREUART_LIB /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd -lib work /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd -lib work /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd -lib work /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd -lib work /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/  -I /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib   -v95  -devicelib  /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v  -encrypt  -pro  -dmgen  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -srs_instrumentation  -lib work /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v  -jobname  "compiler" 
relcom:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/c_hdl -osyn ../synwork/top_level_comp.srs -top work.top_level -hdllog ../synlog/top_level_compiler.srr -encrypt -mp 4 -verification_mode 0 -instrdir ../instr_sources -srs_instrumentation -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -work_is_curlib 1 -encrypt -pro -dmgen ../dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -work_is_curlib 1 -srs_instrumentation -ignore_undefined_lib -lib COREUART_LIB ../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd -lib COREUART_LIB ../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd -lib COREUART_LIB ../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd -lib COREUART_LIB ../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd -lib COREUART_LIB ../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd -lib COREUART_LIB ../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd -lib COREUART_LIB ../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd -lib work ../../../component/work/COREUART_C0/COREUART_C0.vhd -lib work ../../../hdl/default_values.vhd -lib work ../../../hdl/uart_reader.vhd -lib work ../../../hdl/top_level.vhd -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I ../../ -I /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib -v95 -devicelib /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v -encrypt -pro -dmgen ../dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -srs_instrumentation -lib work ../../../component/polarfire_syn_comps.v -jobname "compiler"
rc:0 success:1 runtime:2
file:../synwork/top_level_comp.srs|io:o|time:1666893396|size:27822|exec:0|csum:
file:../synlog/top_level_compiler.srr|io:o|time:1666893396|size:46470|exec:0|csum:
file:../instr_sources|io:o|time:1666893395|size:4096|exec:0|csum:
file:../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd|io:i|time:1666631262|size:12912|exec:0|csum:847B6E81F9F08C43BC5D96126B8BC8BA
file:../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd|io:i|time:1666631262|size:21576|exec:0|csum:980B88D867E437C339900015ADAE57CB
file:../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd|io:i|time:1666631262|size:11219|exec:0|csum:D4F9E47F197068D23294A2794FFDB930
file:../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd|io:i|time:1666631262|size:16842|exec:0|csum:365906A2D467D3DAD79387A88081F398
file:../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd|io:i|time:1666631262|size:519|exec:0|csum:8A2298A2AF70C41899AC051AFBC2EF28
file:../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd|io:i|time:1666631262|size:22388|exec:0|csum:67EC060FA9F8E44A3E8F12FFE1D385DC
file:../../../component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd|io:i|time:1666631262|size:2678|exec:0|csum:DBE9F04B9CA69591536BC7629F894D1D
file:../../../component/work/COREUART_C0/COREUART_C0.vhd|io:i|time:1666631262|size:7212|exec:0|csum:6FCCC574071E9E6F95A9BE9C9E4A5956
file:../../../hdl/default_values.vhd|io:i|time:1666721622|size:2320|exec:0|csum:4E73FD771B4CAA9FB6AE0ECE90A5B0CC
file:../../../hdl/uart_reader.vhd|io:i|time:1666728504|size:3205|exec:0|csum:D697A18C007732C5CA1FD38D86B31B9F
file:../../../hdl/top_level.vhd|io:i|time:1666724969|size:4100|exec:0|csum:86253655C428F2CC958B9C65E6CCDBA5
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1655988487|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:../../../component/polarfire_syn_comps.v|io:i|time:1666796697|size:489020|exec:0|csum:56C499D439D6D081BBF267E44CD6C615
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/linux_a_64/c_hdl|io:i|time:1655988490|size:8745472|exec:1|csum:14FE9E0D9B31EE0A3D3E5F067C1F3A6F
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/c_hdl|io:i|time:1655988480|size:367|exec:1|csum:E52A0D56112AD6C22F02B648B6F508CE
