INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_1/lab_1.srcs/sources_1/new/mux4to1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_1/lab_1.srcs/sim_1/new/mux4to1_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_tst
