{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703945687550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945687550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:14:47 2023 " "Processing started: Sat Dec 30 22:14:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945687550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945687550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945687550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703945687978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703945687978 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 1 1 " "Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945693851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945693851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703945693851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945693963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945693963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:A0 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:A0\"" {  } { { "main.v" "A0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945693963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "move_cursor.v 1 1 " "Using design file move_cursor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 move_cursor " "Found entity 1: move_cursor" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945693973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945693973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_cursor move_cursor:M1 " "Elaborating entity \"move_cursor\" for hierarchy \"move_cursor:M1\"" {  } { { "main.v" "M1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945693974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(15) " "Verilog HDL assignment warning at move_cursor.v(15): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945693974 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(16) " "Verilog HDL assignment warning at move_cursor.v(16): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945693974 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(21) " "Verilog HDL assignment warning at move_cursor.v(21): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945693974 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(26) " "Verilog HDL assignment warning at move_cursor.v(26): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945693974 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(30) " "Verilog HDL assignment warning at move_cursor.v(30): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945693974 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(31) " "Verilog HDL assignment warning at move_cursor.v(31): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945693975 "|main|move_cursor:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "choose_pattern.v 1 1 " "Using design file choose_pattern.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 choose_pattern " "Found entity 1: choose_pattern" {  } { { "choose_pattern.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/choose_pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945693990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945693990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_pattern choose_pattern:N1 " "Elaborating entity \"choose_pattern\" for hierarchy \"choose_pattern:N1\"" {  } { { "main.v" "N1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945693990 ""}
{ "Warning" "WSGN_SEARCH_FILE" "change_speed.v 1 1 " "Using design file change_speed.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 change_speed " "Found entity 1: change_speed" {  } { { "change_speed.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945694000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945694000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_speed change_speed:P1 " "Elaborating entity \"change_speed\" for hierarchy \"change_speed:P1\"" {  } { { "main.v" "P1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945694000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "load_pattern.v 1 1 " "Using design file load_pattern.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 load_pattern " "Found entity 1: load_pattern" {  } { { "load_pattern.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/load_pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945694015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945694015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_pattern load_pattern:G1 " "Elaborating entity \"load_pattern\" for hierarchy \"load_pattern:G1\"" {  } { { "main.v" "G1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945694015 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conway_fsm.v(28) " "Verilog HDL information at conway_fsm.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/conway_fsm.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703945694025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conway_fsm.v 1 1 " "Using design file conway_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conway_fsm " "Found entity 1: conway_fsm" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/conway_fsm.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945694025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945694025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conway_fsm conway_fsm:F1 " "Elaborating entity \"conway_fsm\" for hierarchy \"conway_fsm:F1\"" {  } { { "main.v" "F1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945694027 ""}
{ "Warning" "WCDB_SGATE_CDB_DEPTH_TOO_LONG_GENERIC" "" "Combinational logic depth is over 6000, which may cause stack overflow. The synthesis may fail." {  } {  } 0 11085 "Combinational logic depth is over 6000, which may cause stack overflow. The synthesis may fail." 0 0 "Analysis & Synthesis" 0 -1 1703945736046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count_alive.v 1 1 " "Using design file count_alive.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count_alive " "Found entity 1: count_alive" {  } { { "count_alive.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/count_alive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945737200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945737200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_alive count_alive:X1 " "Elaborating entity \"count_alive\" for hierarchy \"count_alive:X1\"" {  } { { "main.v" "X1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945737201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(31) " "Verilog HDL information at display.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703945737840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945737841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945737841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:M2 " "Elaborating entity \"display\" for hierarchy \"display:M2\"" {  } { { "main.v" "M2" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945737841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(93) " "Verilog HDL assignment warning at display.v(93): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945737847 "|main|display:M2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(97) " "Verilog HDL assignment warning at display.v(97): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945737848 "|main|display:M2"}
{ "Warning" "WSGN_SEARCH_FILE" "display_matrix.v 1 1 " "Using design file display_matrix.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_matrix " "Found entity 1: display_matrix" {  } { { "display_matrix.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945737887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945737887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_matrix display_matrix:M4 " "Elaborating entity \"display_matrix\" for hierarchy \"display_matrix:M4\"" {  } { { "main.v" "M4" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945737888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_matrix.v(162) " "Verilog HDL assignment warning at display_matrix.v(162): truncated value with size 32 to match size of target (3)" {  } { { "display_matrix.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703945737888 "|main|display_matrix:M4"}
{ "Warning" "WSGN_SEARCH_FILE" "display_seven.v 1 1 " "Using design file display_seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_seven " "Found entity 1: display_seven" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945737898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703945737898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_seven display_seven:M3 " "Elaborating entity \"display_seven\" for hierarchy \"display_seven:M3\"" {  } { { "main.v" "M3" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945737898 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display_matrix:M4\|Ram0 " "RAM logic \"display_matrix:M4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "display_matrix.v" "Ram0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1703945745455 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1703945745455 ""}
{ "Warning" "WCDB_SGATE_CDB_DEPTH_TOO_LONG" "conway_fsm:F1\|drawed " "Combinational logic \"conway_fsm:F1\|drawed\" depth is over 6000, which may cause stack overflow. The synthesis may fail." {  } {  } 0 10933 "Combinational logic \"%1!s!\" depth is over 6000, which may cause stack overflow. The synthesis may fail." 0 0 "Analysis & Synthesis" 0 0 1703945749856 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod0\"" {  } { { "display_seven.v" "Mod0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Div0\"" {  } { { "display_seven.v" "Div0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod1\"" {  } { { "display_seven.v" "Mod1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Div1\"" {  } { { "display_seven.v" "Div1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod2\"" {  } { { "display_seven.v" "Mod2" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Div2\"" {  } { { "display_seven.v" "Div2" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod3\"" {  } { { "display_seven.v" "Mod3" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:M2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:M2\|Div1\"" {  } { { "display.v" "Div1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:M2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:M2\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "change_speed:P1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"change_speed:P1\|Div0\"" {  } { { "change_speed.v" "Div0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703945774170 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703945774170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Mod0\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945774220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Mod0 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774221 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703945774221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Div0\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945774289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Div0 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774289 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703945774289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Div1\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945774333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Div1 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774333 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703945774333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_pve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_pve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_pve " "Found entity 1: alt_u_div_pve" {  } { { "db/alt_u_div_pve.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_pve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Div2\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945774403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Div2 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774404 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703945774404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_tcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:M2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display:M2\|lpm_divide:Div1\"" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945774627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:M2\|lpm_divide:Div1 " "Instantiated megafunction \"display:M2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774627 ""}  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703945774627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "change_speed:P1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"change_speed:P1\|lpm_divide:Div0\"" {  } { { "change_speed.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703945774879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "change_speed:P1\|lpm_divide:Div0 " "Instantiated megafunction \"change_speed:P1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703945774879 ""}  } { { "change_speed.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703945774879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703945774936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703945774936 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[0\] GND " "Pin \"dot_col\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703946064136 "|main|dot_col[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703946064136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703946065721 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703946161880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703946162557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703946163799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703946163799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47466 " "Implemented 47466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703946165373 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703946165373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47388 " "Implemented 47388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703946165373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703946165373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5536 " "Peak virtual memory: 5536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703946165457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:22:45 2023 " "Processing ended: Sat Dec 30 22:22:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703946165457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:58 " "Elapsed time: 00:07:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703946165457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:14 " "Total CPU time (on all processors): 00:08:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703946165457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703946165457 ""}
