module MUX_4TO1(
               input[3:0]i1,i2,i3,i4,
               input s0,s1,
               output y
               );

     //gate pimitives
       wire[3:0]w;
       and a1(w[0],~s0,~s1,i1);
       and a2(w[1],~s0,s1,i2);
       and a3(w[2],s0,~s1,i3);
       and a4(w[3],s0,s1,i4);
       or o(y,w);//w[0],w[1],w[2],w[3]);
 endmodule

      //testbench

      module MUX_4TO1_tb();
          reg i1,i2,i3,i4;
          reg s0,s1;
          wire y;

          //instantiation
          MUX_4TO1 M4(i1,i2,i3,i4,s0,s1,y);

          initial
          repeat(7)
          begin 
             i1=3;i2=4;i3=5;i4=6; s0=$random; s1=$random;#10; 
            /* i2=2; s0=0; s1=1; #10;
             i3=5; s0=1; s1=0; #10;
             i4=8; s0=1; s1=1; #10;*/
          end
          initial
            $monitor("i1=%d i2=%d i3=%d i4=%d s0=%d s1=%d y=%d Time=%0t",i1,i2,i3,i4,s0,s1,y,$time);
        endmodule
         

