(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h43):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire [(3'h7):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire11;
  wire signed [(4'hb):(1'h0)] wire10;
  wire signed [(4'h9):(1'h0)] wire9;
  wire signed [(3'h4):(1'h0)] wire8;
  wire signed [(3'h4):(1'h0)] wire7;
  wire signed [(4'h9):(1'h0)] wire6;
  wire [(4'hb):(1'h0)] wire5;
  wire signed [(3'h7):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $unsigned(wire3);
  assign wire5 = $signed($unsigned(wire3));
  assign wire6 = (wire2[(4'hb):(3'h5)] ?
                     $unsigned(wire0) : (wire5[(4'h8):(3'h4)] ?
                         ((wire1 >> wire1) ?
                             wire5[(4'hb):(1'h0)] : wire1[(3'h4):(2'h3)]) : (~(wire2 ?
                             wire1 : wire4))));
  assign wire7 = $unsigned(($signed(wire3) ?
                     (+wire3) : $unsigned(wire6[(1'h0):(1'h0)])));
  assign wire8 = (wire5 & wire6);
  assign wire9 = wire1[(1'h0):(1'h0)];
  assign wire10 = wire2[(3'h4):(2'h2)];
  assign wire11 = (({wire1} * ((wire8 ?
                      wire10 : wire9) >> $unsigned((8'ha7)))) ^ (wire3 ?
                      (~$signed(wire0)) : wire2[(1'h1):(1'h1)]));
endmodule