18:40:07 INFO  : Registering command handlers for SDK TCF services
18:40:09 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
18:40:19 INFO  : XSCT server has started successfully.
18:40:32 INFO  : Successfully done setting XSCT server connection channel  
18:40:32 INFO  : Successfully done setting SDK workspace  
18:40:32 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
18:44:44 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
18:44:47 INFO  : XSCT server has started successfully.
18:44:53 INFO  : Successfully done setting XSCT server connection channel  
18:44:53 INFO  : Successfully done setting SDK workspace  
18:44:57 INFO  : Registering command handlers for SDK TCF services
18:44:58 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
18:44:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:01:26 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
19:01:29 INFO  : XSCT server has started successfully.
19:01:35 INFO  : Successfully done setting XSCT server connection channel  
19:01:35 INFO  : Successfully done setting SDK workspace  
19:01:37 INFO  : Registering command handlers for SDK TCF services
19:01:39 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
19:01:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:01:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1686848154217,  Project:1686846076723
19:01:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
19:01:40 INFO  : Copied contents of F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:01:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:01:45 INFO  : Clearing existing target manager status.
19:01:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:01:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:10:42 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/download.bit"
19:13:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:39 INFO  : 'fpga -state' command is executed.
19:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:40 INFO  : 'jtag frequency' command is executed.
19:13:40 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:40 INFO  : Context for 'APU' is selected.
19:13:40 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:40 INFO  : Context for 'APU' is selected.
19:13:40 INFO  : 'stop' command is executed.
19:13:40 INFO  : 'ps7_init' command is executed.
19:13:40 INFO  : 'ps7_post_config' command is executed.
19:13:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:41 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:41 INFO  : 'con' command is executed.
19:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:41 INFO  : Disconnected from the channel tcfchan#1.
19:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:16:56 INFO  : 'jtag frequency' command is executed.
19:16:56 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:56 INFO  : Context for 'APU' is selected.
19:16:56 INFO  : System reset is completed.
19:16:59 INFO  : 'after 3000' command is executed.
19:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:01 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:17:02 INFO  : Context for 'APU' is selected.
19:17:05 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:05 INFO  : Context for 'APU' is selected.
19:17:05 INFO  : 'ps7_init' command is executed.
19:17:05 INFO  : 'ps7_post_config' command is executed.
19:17:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:17:05 INFO  : Context for processor 'microblaze_0' is selected.
19:17:05 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:06 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:06 INFO  : Context for processor 'microblaze_0' is selected.
19:17:06 INFO  : 'con' command is executed.
19:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:06 INFO  : 'con' command is executed.
19:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:06 INFO  : Disconnected from the channel tcfchan#2.
19:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:37:40 INFO  : 'jtag frequency' command is executed.
19:37:40 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:37:40 INFO  : Context for 'APU' is selected.
19:37:41 INFO  : System reset is completed.
19:37:44 INFO  : 'after 3000' command is executed.
19:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:37:46 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:37:46 INFO  : Context for 'APU' is selected.
19:37:46 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:46 INFO  : Context for 'APU' is selected.
19:37:47 INFO  : 'ps7_init' command is executed.
19:37:47 INFO  : 'ps7_post_config' command is executed.
19:37:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:37:47 INFO  : Context for processor 'microblaze_0' is selected.
19:37:47 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:48 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:48 INFO  : Context for processor 'microblaze_0' is selected.
19:37:48 INFO  : 'con' command is executed.
19:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:48 INFO  : 'con' command is executed.
19:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:37:48 INFO  : Disconnected from the channel tcfchan#3.
19:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:39:48 INFO  : 'jtag frequency' command is executed.
19:39:48 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:48 INFO  : Context for 'APU' is selected.
19:39:49 INFO  : System reset is completed.
19:39:52 INFO  : 'after 3000' command is executed.
19:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:39:54 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:39:54 INFO  : Context for 'APU' is selected.
19:39:54 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:54 INFO  : Context for 'APU' is selected.
19:39:55 INFO  : 'ps7_init' command is executed.
19:39:55 INFO  : 'ps7_post_config' command is executed.
19:39:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:39:55 INFO  : Context for processor 'microblaze_0' is selected.
19:39:55 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:55 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:55 INFO  : Context for processor 'microblaze_0' is selected.
19:39:55 INFO  : 'con' command is executed.
19:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:56 INFO  : 'con' command is executed.
19:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:39:56 INFO  : Disconnected from the channel tcfchan#4.
19:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:12 INFO  : 'jtag frequency' command is executed.
19:54:12 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:12 INFO  : Context for 'APU' is selected.
19:54:12 INFO  : System reset is completed.
19:54:15 INFO  : 'after 3000' command is executed.
19:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:17 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:54:17 INFO  : Context for 'APU' is selected.
19:54:18 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:54:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:18 INFO  : Context for 'APU' is selected.
19:54:18 INFO  : 'ps7_init' command is executed.
19:54:18 INFO  : 'ps7_post_config' command is executed.
19:54:18 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:54:18 INFO  : Context for processor 'microblaze_0' is selected.
19:54:18 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:19 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:19 INFO  : Context for processor 'microblaze_0' is selected.
19:54:19 INFO  : 'con' command is executed.
19:54:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:19 INFO  : 'con' command is executed.
19:54:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:54:19 INFO  : Disconnected from the channel tcfchan#5.
19:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:52 INFO  : 'jtag frequency' command is executed.
19:57:52 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:52 INFO  : Context for 'APU' is selected.
19:57:53 INFO  : System reset is completed.
19:57:56 INFO  : 'after 3000' command is executed.
19:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:58 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:57:58 INFO  : Context for 'APU' is selected.
19:57:58 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:58 INFO  : Context for 'APU' is selected.
19:57:59 INFO  : 'ps7_init' command is executed.
19:57:59 INFO  : 'ps7_post_config' command is executed.
19:57:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:57:59 INFO  : Context for processor 'microblaze_0' is selected.
19:57:59 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:59 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:00 INFO  : Context for processor 'microblaze_0' is selected.
19:58:00 INFO  : 'con' command is executed.
19:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:00 INFO  : 'con' command is executed.
19:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:00 INFO  : Disconnected from the channel tcfchan#6.
19:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:45 INFO  : 'jtag frequency' command is executed.
19:59:45 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:45 INFO  : Context for 'APU' is selected.
19:59:45 INFO  : System reset is completed.
19:59:48 INFO  : 'after 3000' command is executed.
19:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:59:51 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:59:51 INFO  : Context for 'APU' is selected.
19:59:51 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:51 INFO  : Context for 'APU' is selected.
19:59:51 INFO  : 'ps7_init' command is executed.
19:59:51 INFO  : 'ps7_post_config' command is executed.
19:59:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:59:52 INFO  : Context for processor 'microblaze_0' is selected.
19:59:52 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:52 INFO  : Context for processor 'microblaze_0' is selected.
19:59:52 INFO  : 'con' command is executed.
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:52 INFO  : 'con' command is executed.
19:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:59:52 INFO  : Disconnected from the channel tcfchan#7.
20:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:29 INFO  : 'jtag frequency' command is executed.
20:05:29 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:29 INFO  : Context for 'APU' is selected.
20:05:29 INFO  : System reset is completed.
20:05:32 INFO  : 'after 3000' command is executed.
20:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:34 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
20:05:34 INFO  : Context for 'APU' is selected.
20:05:35 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:35 INFO  : Context for 'APU' is selected.
20:05:35 INFO  : 'ps7_init' command is executed.
20:05:35 INFO  : 'ps7_post_config' command is executed.
20:05:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:05:35 INFO  : Context for processor 'microblaze_0' is selected.
20:05:35 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
20:05:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:36 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:36 INFO  : Context for processor 'microblaze_0' is selected.
20:05:36 INFO  : 'con' command is executed.
20:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:36 INFO  : 'con' command is executed.
20:05:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:36 INFO  : Disconnected from the channel tcfchan#8.
19:02:21 INFO  : Registering command handlers for SDK TCF services
19:02:23 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
19:02:33 INFO  : XSCT server has started successfully.
19:02:33 INFO  : Successfully done setting XSCT server connection channel  
19:02:45 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
19:03:00 INFO  : Successfully done setting SDK workspace  
19:03:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:36 INFO  : 'jtag frequency' command is executed.
19:13:36 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:37 INFO  : Context for 'APU' is selected.
19:13:37 INFO  : System reset is completed.
19:13:40 INFO  : 'after 3000' command is executed.
19:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:13:43 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:13:43 INFO  : Context for 'APU' is selected.
19:13:43 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:43 INFO  : Context for 'APU' is selected.
19:13:44 INFO  : 'ps7_init' command is executed.
19:13:44 INFO  : 'ps7_post_config' command is executed.
19:13:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:13:44 INFO  : Context for processor 'microblaze_0' is selected.
19:13:44 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:44 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:44 INFO  : Context for processor 'microblaze_0' is selected.
19:13:45 INFO  : 'con' command is executed.
19:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:45 INFO  : 'con' command is executed.
19:13:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:13:45 INFO  : Disconnected from the channel tcfchan#1.
19:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:26:50 INFO  : 'jtag frequency' command is executed.
19:26:50 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:50 INFO  : Context for 'APU' is selected.
19:26:50 INFO  : System reset is completed.
19:26:53 INFO  : 'after 3000' command is executed.
19:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:26:56 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:26:56 INFO  : Context for 'APU' is selected.
19:26:59 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:59 INFO  : Context for 'APU' is selected.
19:26:59 INFO  : 'ps7_init' command is executed.
19:26:59 INFO  : 'ps7_post_config' command is executed.
19:26:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:26:59 INFO  : Context for processor 'microblaze_0' is selected.
19:26:59 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:00 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:00 INFO  : Context for processor 'microblaze_0' is selected.
19:27:00 INFO  : 'con' command is executed.
19:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:00 INFO  : 'con' command is executed.
19:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:00 INFO  : Disconnected from the channel tcfchan#2.
19:31:04 INFO  : Registering command handlers for SDK TCF services
19:31:05 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
19:31:08 INFO  : XSCT server has started successfully.
19:31:08 INFO  : Successfully done setting XSCT server connection channel  
19:31:08 INFO  : Successfully done setting SDK workspace  
19:31:08 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
19:31:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:31:33 INFO  : 'jtag frequency' command is executed.
19:31:33 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:33 INFO  : Context for 'APU' is selected.
19:31:33 INFO  : System reset is completed.
19:31:36 INFO  : 'after 3000' command is executed.
19:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:31:38 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
19:31:39 INFO  : Context for 'APU' is selected.
19:31:39 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:39 INFO  : Context for 'APU' is selected.
19:31:39 INFO  : 'ps7_init' command is executed.
19:31:39 INFO  : 'ps7_post_config' command is executed.
19:31:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:31:40 INFO  : Context for processor 'microblaze_0' is selected.
19:31:40 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
19:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:40 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:40 INFO  : Context for processor 'microblaze_0' is selected.
19:31:40 INFO  : 'con' command is executed.
19:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:40 INFO  : 'con' command is executed.
19:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:31:40 INFO  : Disconnected from the channel tcfchan#1.
14:14:28 INFO  : Registering command handlers for SDK TCF services
14:14:30 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
14:15:04 INFO  : XSCT server has started successfully.
14:15:20 INFO  : Successfully done setting XSCT server connection channel  
14:15:20 INFO  : Successfully done setting SDK workspace  
14:15:20 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
14:15:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:17 INFO  : 'jtag frequency' command is executed.
14:43:17 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:17 INFO  : Context for 'APU' is selected.
14:43:17 INFO  : System reset is completed.
14:43:20 INFO  : 'after 3000' command is executed.
14:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:23 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
14:43:23 INFO  : Context for 'APU' is selected.
14:43:23 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:23 INFO  : Context for 'APU' is selected.
14:43:24 INFO  : 'ps7_init' command is executed.
14:43:24 INFO  : 'ps7_post_config' command is executed.
14:43:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:43:24 INFO  : Context for processor 'microblaze_0' is selected.
14:43:24 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
14:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:25 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:25 INFO  : Context for processor 'microblaze_0' is selected.
14:43:25 INFO  : 'con' command is executed.
14:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:25 INFO  : 'con' command is executed.
14:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:25 INFO  : Disconnected from the channel tcfchan#1.
14:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:21 INFO  : 'jtag frequency' command is executed.
14:49:21 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:21 INFO  : Context for 'APU' is selected.
14:49:21 INFO  : System reset is completed.
14:49:24 INFO  : 'after 3000' command is executed.
14:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:26 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
14:49:26 INFO  : Context for 'APU' is selected.
14:49:33 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:33 INFO  : Context for 'APU' is selected.
14:49:34 INFO  : 'ps7_init' command is executed.
14:49:34 INFO  : 'ps7_post_config' command is executed.
14:49:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:49:34 INFO  : Context for processor 'microblaze_0' is selected.
14:49:34 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
14:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:35 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:35 INFO  : Context for processor 'microblaze_0' is selected.
14:49:35 INFO  : 'con' command is executed.
14:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:35 INFO  : 'con' command is executed.
14:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:49:35 INFO  : Disconnected from the channel tcfchan#2.
20:46:53 INFO  : Registering command handlers for SDK TCF services
20:46:58 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
20:47:31 INFO  : XSCT server has started successfully.
20:48:13 INFO  : Successfully done setting XSCT server connection channel  
20:48:13 INFO  : Successfully done setting SDK workspace  
20:48:13 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
20:48:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:58:10 INFO  : 'jtag frequency' command is executed.
20:58:10 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:10 INFO  : Context for 'APU' is selected.
20:58:10 INFO  : System reset is completed.
20:58:13 INFO  : 'after 3000' command is executed.
20:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:58:16 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
20:58:16 INFO  : Context for 'APU' is selected.
20:58:16 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:16 INFO  : Context for 'APU' is selected.
20:58:17 INFO  : 'ps7_init' command is executed.
20:58:17 INFO  : 'ps7_post_config' command is executed.
20:58:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:58:17 INFO  : Context for processor 'microblaze_0' is selected.
20:58:17 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
20:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:18 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:18 INFO  : Context for processor 'microblaze_0' is selected.
20:58:18 INFO  : 'con' command is executed.
20:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:18 INFO  : 'con' command is executed.
20:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:58:18 INFO  : Disconnected from the channel tcfchan#1.
21:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:02:11 INFO  : 'jtag frequency' command is executed.
21:02:11 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:11 INFO  : Context for 'APU' is selected.
21:02:11 INFO  : System reset is completed.
21:02:14 INFO  : 'after 3000' command is executed.
21:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:02:17 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:02:17 INFO  : Context for 'APU' is selected.
21:02:26 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:26 INFO  : Context for 'APU' is selected.
21:02:27 INFO  : 'ps7_init' command is executed.
21:02:27 INFO  : 'ps7_post_config' command is executed.
21:02:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:02:27 INFO  : Context for processor 'microblaze_0' is selected.
21:02:27 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:27 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:27 INFO  : Context for processor 'microblaze_0' is selected.
21:02:27 INFO  : 'con' command is executed.
21:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:27 INFO  : 'con' command is executed.
21:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:02:27 INFO  : Disconnected from the channel tcfchan#2.
21:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:13 INFO  : 'jtag frequency' command is executed.
21:05:13 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:13 INFO  : Context for 'APU' is selected.
21:05:14 INFO  : System reset is completed.
21:05:17 INFO  : 'after 3000' command is executed.
21:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:19 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:05:19 INFO  : Context for 'APU' is selected.
21:05:22 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:23 INFO  : Context for 'APU' is selected.
21:05:23 INFO  : 'ps7_init' command is executed.
21:05:23 INFO  : 'ps7_post_config' command is executed.
21:05:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:05:23 INFO  : Context for processor 'microblaze_0' is selected.
21:05:23 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:24 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:24 INFO  : Context for processor 'microblaze_0' is selected.
21:05:24 INFO  : 'con' command is executed.
21:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:24 INFO  : 'con' command is executed.
21:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:24 INFO  : Disconnected from the channel tcfchan#3.
21:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:44 INFO  : 'jtag frequency' command is executed.
21:06:44 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:44 INFO  : Context for 'APU' is selected.
21:06:44 INFO  : System reset is completed.
21:06:47 INFO  : 'after 3000' command is executed.
21:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:49 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:06:49 INFO  : Context for 'APU' is selected.
21:06:52 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:52 INFO  : Context for 'APU' is selected.
21:06:53 INFO  : 'ps7_init' command is executed.
21:06:53 INFO  : 'ps7_post_config' command is executed.
21:06:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:06:53 INFO  : Context for processor 'microblaze_0' is selected.
21:06:53 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:54 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:54 INFO  : Context for processor 'microblaze_0' is selected.
21:06:54 INFO  : 'con' command is executed.
21:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:54 INFO  : 'con' command is executed.
21:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:54 INFO  : Disconnected from the channel tcfchan#4.
21:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:04 INFO  : 'jtag frequency' command is executed.
21:11:04 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:04 INFO  : Context for 'APU' is selected.
21:11:04 INFO  : System reset is completed.
21:11:07 INFO  : 'after 3000' command is executed.
21:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:11:10 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:11:10 INFO  : Context for 'APU' is selected.
21:11:10 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:11:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:10 INFO  : Context for 'APU' is selected.
21:11:11 INFO  : 'ps7_init' command is executed.
21:11:11 INFO  : 'ps7_post_config' command is executed.
21:11:11 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:11:11 INFO  : Context for processor 'microblaze_0' is selected.
21:11:11 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:11 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:12 INFO  : Context for processor 'microblaze_0' is selected.
21:11:12 INFO  : 'con' command is executed.
21:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:12 INFO  : 'con' command is executed.
21:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:11:12 INFO  : Disconnected from the channel tcfchan#5.
21:13:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:05 INFO  : 'jtag frequency' command is executed.
21:13:05 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:05 INFO  : Context for 'APU' is selected.
21:13:05 INFO  : System reset is completed.
21:13:08 INFO  : 'after 3000' command is executed.
21:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:11 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:13:11 INFO  : Context for 'APU' is selected.
21:13:14 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:14 INFO  : Context for 'APU' is selected.
21:13:14 INFO  : 'ps7_init' command is executed.
21:13:14 INFO  : 'ps7_post_config' command is executed.
21:13:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:13:14 INFO  : Context for processor 'microblaze_0' is selected.
21:13:15 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:15 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:15 INFO  : Context for processor 'microblaze_0' is selected.
21:13:15 INFO  : 'con' command is executed.
21:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:15 INFO  : 'con' command is executed.
21:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:15 INFO  : Disconnected from the channel tcfchan#6.
21:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:15:36 INFO  : 'jtag frequency' command is executed.
21:15:36 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:36 INFO  : Context for 'APU' is selected.
21:15:37 INFO  : System reset is completed.
21:15:40 INFO  : 'after 3000' command is executed.
21:15:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:42 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:15:42 INFO  : Context for 'APU' is selected.
21:15:45 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:45 INFO  : Context for 'APU' is selected.
21:15:46 INFO  : 'ps7_init' command is executed.
21:15:46 INFO  : 'ps7_post_config' command is executed.
21:15:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:15:46 INFO  : Context for processor 'microblaze_0' is selected.
21:15:46 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:47 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:47 INFO  : Context for processor 'microblaze_0' is selected.
21:15:47 INFO  : 'con' command is executed.
21:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:47 INFO  : 'con' command is executed.
21:15:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:47 INFO  : Disconnected from the channel tcfchan#7.
21:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:41 INFO  : 'jtag frequency' command is executed.
21:19:41 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:41 INFO  : Context for 'APU' is selected.
21:19:42 INFO  : System reset is completed.
21:19:45 INFO  : 'after 3000' command is executed.
21:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:47 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:19:47 INFO  : Context for 'APU' is selected.
21:19:50 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:50 INFO  : Context for 'APU' is selected.
21:19:51 INFO  : 'ps7_init' command is executed.
21:19:51 INFO  : 'ps7_post_config' command is executed.
21:19:51 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:19:51 INFO  : Context for processor 'microblaze_0' is selected.
21:19:51 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:52 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:52 INFO  : Context for processor 'microblaze_0' is selected.
21:19:52 INFO  : 'con' command is executed.
21:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:52 INFO  : 'con' command is executed.
21:19:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:52 INFO  : Disconnected from the channel tcfchan#8.
21:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:33 INFO  : 'jtag frequency' command is executed.
21:21:33 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:33 INFO  : Context for 'APU' is selected.
21:21:33 INFO  : System reset is completed.
21:21:36 INFO  : 'after 3000' command is executed.
21:21:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:39 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:21:39 INFO  : Context for 'APU' is selected.
21:21:42 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:42 INFO  : Context for 'APU' is selected.
21:21:43 INFO  : 'ps7_init' command is executed.
21:21:43 INFO  : 'ps7_post_config' command is executed.
21:21:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:21:43 INFO  : Context for processor 'microblaze_0' is selected.
21:21:43 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:21:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:44 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:44 INFO  : Context for processor 'microblaze_0' is selected.
21:21:44 INFO  : 'con' command is executed.
21:21:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:44 INFO  : 'con' command is executed.
21:21:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:44 INFO  : Disconnected from the channel tcfchan#9.
21:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:23:12 INFO  : 'jtag frequency' command is executed.
21:23:12 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:12 INFO  : Context for 'APU' is selected.
21:23:12 INFO  : System reset is completed.
21:23:15 INFO  : 'after 3000' command is executed.
21:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:23:18 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:23:18 INFO  : Context for 'APU' is selected.
21:23:21 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:21 INFO  : Context for 'APU' is selected.
21:23:22 INFO  : 'ps7_init' command is executed.
21:23:22 INFO  : 'ps7_post_config' command is executed.
21:23:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:23:22 INFO  : Context for processor 'microblaze_0' is selected.
21:23:22 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:22 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:23 INFO  : Context for processor 'microblaze_0' is selected.
21:23:23 INFO  : 'con' command is executed.
21:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:23 INFO  : 'con' command is executed.
21:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:23:23 INFO  : Disconnected from the channel tcfchan#10.
21:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:14 INFO  : 'jtag frequency' command is executed.
21:24:14 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:14 INFO  : Context for 'APU' is selected.
21:24:14 INFO  : System reset is completed.
21:24:17 INFO  : 'after 3000' command is executed.
21:24:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:20 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:24:20 INFO  : Context for 'APU' is selected.
21:24:22 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:22 INFO  : Context for 'APU' is selected.
21:24:23 INFO  : 'ps7_init' command is executed.
21:24:23 INFO  : 'ps7_post_config' command is executed.
21:24:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:24:23 INFO  : Context for processor 'microblaze_0' is selected.
21:24:23 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:24 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:24 INFO  : Context for processor 'microblaze_0' is selected.
21:24:24 INFO  : 'con' command is executed.
21:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:24 INFO  : 'con' command is executed.
21:24:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:24:24 INFO  : Disconnected from the channel tcfchan#11.
21:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:52 INFO  : 'jtag frequency' command is executed.
21:26:52 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:52 INFO  : Context for 'APU' is selected.
21:26:53 INFO  : System reset is completed.
21:26:56 INFO  : 'after 3000' command is executed.
21:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:58 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
21:26:58 INFO  : Context for 'APU' is selected.
21:27:01 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:01 INFO  : Context for 'APU' is selected.
21:27:02 INFO  : 'ps7_init' command is executed.
21:27:02 INFO  : 'ps7_post_config' command is executed.
21:27:02 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
21:27:02 INFO  : Context for processor 'microblaze_0' is selected.
21:27:02 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
21:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:03 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:03 INFO  : Context for processor 'microblaze_0' is selected.
21:27:03 INFO  : 'con' command is executed.
21:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:03 INFO  : 'con' command is executed.
21:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:27:03 INFO  : Disconnected from the channel tcfchan#12.
16:28:00 INFO  : Registering command handlers for SDK TCF services
16:28:05 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
16:28:17 INFO  : XSCT server has started successfully.
16:28:36 INFO  : Successfully done setting XSCT server connection channel  
16:28:36 INFO  : Successfully done setting SDK workspace  
16:28:36 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
16:28:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:33:37 INFO  : 'jtag frequency' command is executed.
16:33:37 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:37 INFO  : Context for 'APU' is selected.
16:33:37 INFO  : System reset is completed.
16:33:40 INFO  : 'after 3000' command is executed.
16:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:43 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:33:43 INFO  : Context for 'APU' is selected.
16:33:43 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:43 INFO  : Context for 'APU' is selected.
16:33:44 INFO  : 'ps7_init' command is executed.
16:33:44 INFO  : 'ps7_post_config' command is executed.
16:33:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:33:44 INFO  : Context for processor 'microblaze_0' is selected.
16:33:44 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:45 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:45 INFO  : Context for processor 'microblaze_0' is selected.
16:33:45 INFO  : 'con' command is executed.
16:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:45 INFO  : 'con' command is executed.
16:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:33:45 INFO  : Disconnected from the channel tcfchan#1.
16:35:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:56 INFO  : 'jtag frequency' command is executed.
16:35:56 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:56 INFO  : Context for 'APU' is selected.
16:35:56 INFO  : System reset is completed.
16:35:59 INFO  : 'after 3000' command is executed.
16:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:02 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:36:02 INFO  : Context for 'APU' is selected.
16:36:07 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:07 INFO  : Context for 'APU' is selected.
16:36:08 INFO  : 'ps7_init' command is executed.
16:36:08 INFO  : 'ps7_post_config' command is executed.
16:36:08 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:36:08 INFO  : Context for processor 'microblaze_0' is selected.
16:36:08 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:08 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:08 INFO  : Context for processor 'microblaze_0' is selected.
16:36:08 INFO  : 'con' command is executed.
16:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:09 INFO  : 'con' command is executed.
16:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:36:09 INFO  : Disconnected from the channel tcfchan#2.
16:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:35 INFO  : 'jtag frequency' command is executed.
16:43:35 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:35 INFO  : Context for 'APU' is selected.
16:43:35 INFO  : System reset is completed.
16:43:38 INFO  : 'after 3000' command is executed.
16:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:40 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:43:40 INFO  : Context for 'APU' is selected.
16:43:44 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:43:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:44 INFO  : Context for 'APU' is selected.
16:43:44 INFO  : 'ps7_init' command is executed.
16:43:44 INFO  : 'ps7_post_config' command is executed.
16:43:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:43:44 INFO  : Context for processor 'microblaze_0' is selected.
16:43:44 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:45 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:45 INFO  : Context for processor 'microblaze_0' is selected.
16:43:45 INFO  : 'con' command is executed.
16:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:45 INFO  : 'con' command is executed.
16:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:45 INFO  : Disconnected from the channel tcfchan#3.
16:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:27 INFO  : 'jtag frequency' command is executed.
16:44:27 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:27 INFO  : Context for 'APU' is selected.
16:44:27 INFO  : System reset is completed.
16:44:30 INFO  : 'after 3000' command is executed.
16:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:33 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:44:33 INFO  : Context for 'APU' is selected.
16:44:36 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:36 INFO  : Context for 'APU' is selected.
16:44:36 INFO  : 'ps7_init' command is executed.
16:44:36 INFO  : 'ps7_post_config' command is executed.
16:44:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:44:37 INFO  : Context for processor 'microblaze_0' is selected.
16:44:37 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:37 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:37 INFO  : Context for processor 'microblaze_0' is selected.
16:44:37 INFO  : 'con' command is executed.
16:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:37 INFO  : 'con' command is executed.
16:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:37 INFO  : Disconnected from the channel tcfchan#4.
16:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:45 INFO  : 'jtag frequency' command is executed.
16:47:45 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:45 INFO  : Context for 'APU' is selected.
16:47:45 INFO  : System reset is completed.
16:47:48 INFO  : 'after 3000' command is executed.
16:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:47:51 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:47:51 INFO  : Context for 'APU' is selected.
16:47:54 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:54 INFO  : Context for 'APU' is selected.
16:47:54 INFO  : 'ps7_init' command is executed.
16:47:54 INFO  : 'ps7_post_config' command is executed.
16:47:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:47:55 INFO  : Context for processor 'microblaze_0' is selected.
16:47:55 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:55 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:55 INFO  : Context for processor 'microblaze_0' is selected.
16:47:55 INFO  : 'con' command is executed.
16:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:55 INFO  : 'con' command is executed.
16:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:47:55 INFO  : Disconnected from the channel tcfchan#5.
11:35:21 INFO  : Registering command handlers for SDK TCF services
11:35:32 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
11:35:49 INFO  : XSCT server has started successfully.
11:35:49 INFO  : Successfully done setting XSCT server connection channel  
11:36:07 INFO  : Successfully done setting SDK workspace  
11:36:07 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
11:36:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:56:26 INFO  : 'jtag frequency' command is executed.
11:56:26 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:26 INFO  : Context for 'APU' is selected.
11:56:26 INFO  : System reset is completed.
11:56:29 INFO  : 'after 3000' command is executed.
11:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:56:32 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
11:56:32 INFO  : Context for 'APU' is selected.
11:56:32 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:32 INFO  : Context for 'APU' is selected.
11:56:33 INFO  : 'ps7_init' command is executed.
11:56:33 INFO  : 'ps7_post_config' command is executed.
11:56:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:56:33 INFO  : Context for processor 'microblaze_0' is selected.
11:56:33 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
11:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:33 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:33 INFO  : Context for processor 'microblaze_0' is selected.
11:56:34 INFO  : 'con' command is executed.
11:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:34 INFO  : 'con' command is executed.
11:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:56:34 INFO  : Disconnected from the channel tcfchan#1.
12:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:31 INFO  : 'jtag frequency' command is executed.
12:00:31 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:00:31 INFO  : Context for 'APU' is selected.
12:00:31 INFO  : System reset is completed.
12:00:34 INFO  : 'after 3000' command is executed.
12:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:36 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:00:36 INFO  : Context for 'APU' is selected.
12:00:41 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:41 INFO  : Context for 'APU' is selected.
12:00:41 INFO  : 'ps7_init' command is executed.
12:00:41 INFO  : 'ps7_post_config' command is executed.
12:00:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:00:42 INFO  : Context for processor 'microblaze_0' is selected.
12:00:42 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:42 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:42 INFO  : Context for processor 'microblaze_0' is selected.
12:00:42 INFO  : 'con' command is executed.
12:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:42 INFO  : 'con' command is executed.
12:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:00:42 INFO  : Disconnected from the channel tcfchan#2.
12:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:24 INFO  : 'jtag frequency' command is executed.
12:03:24 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:24 INFO  : Context for 'APU' is selected.
12:03:25 INFO  : System reset is completed.
12:03:28 INFO  : 'after 3000' command is executed.
12:03:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:30 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:03:30 INFO  : Context for 'APU' is selected.
12:03:34 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:34 INFO  : Context for 'APU' is selected.
12:03:34 INFO  : 'ps7_init' command is executed.
12:03:34 INFO  : 'ps7_post_config' command is executed.
12:03:34 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:03:34 INFO  : Context for processor 'microblaze_0' is selected.
12:03:35 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:35 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:35 INFO  : Context for processor 'microblaze_0' is selected.
12:03:35 INFO  : 'con' command is executed.
12:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:35 INFO  : 'con' command is executed.
12:03:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:03:35 INFO  : Disconnected from the channel tcfchan#3.
12:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:32 INFO  : 'jtag frequency' command is executed.
12:06:32 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:32 INFO  : Context for 'APU' is selected.
12:06:32 INFO  : System reset is completed.
12:06:35 INFO  : 'after 3000' command is executed.
12:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:38 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:06:38 INFO  : Context for 'APU' is selected.
12:06:40 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:40 INFO  : Context for 'APU' is selected.
12:06:41 INFO  : 'ps7_init' command is executed.
12:06:41 INFO  : 'ps7_post_config' command is executed.
12:06:41 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:06:41 INFO  : Context for processor 'microblaze_0' is selected.
12:06:41 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:42 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:42 INFO  : Context for processor 'microblaze_0' is selected.
12:06:42 INFO  : 'con' command is executed.
12:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:42 INFO  : 'con' command is executed.
12:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:06:42 INFO  : Disconnected from the channel tcfchan#4.
12:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:09:15 INFO  : 'jtag frequency' command is executed.
12:09:15 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:15 INFO  : Context for 'APU' is selected.
12:09:15 INFO  : System reset is completed.
12:09:18 INFO  : 'after 3000' command is executed.
12:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:09:21 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:09:21 INFO  : Context for 'APU' is selected.
12:09:24 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:24 INFO  : Context for 'APU' is selected.
12:09:24 INFO  : 'ps7_init' command is executed.
12:09:24 INFO  : 'ps7_post_config' command is executed.
12:09:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:09:25 INFO  : Context for processor 'microblaze_0' is selected.
12:09:25 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:25 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:25 INFO  : Context for processor 'microblaze_0' is selected.
12:09:25 INFO  : 'con' command is executed.
12:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:25 INFO  : 'con' command is executed.
12:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:09:25 INFO  : Disconnected from the channel tcfchan#5.
12:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:31 INFO  : 'jtag frequency' command is executed.
12:11:31 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:31 INFO  : Context for 'APU' is selected.
12:11:31 INFO  : System reset is completed.
12:11:34 INFO  : 'after 3000' command is executed.
12:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:41 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:11:41 INFO  : Context for 'APU' is selected.
12:11:41 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:41 INFO  : Context for 'APU' is selected.
12:11:42 INFO  : 'ps7_init' command is executed.
12:11:42 INFO  : 'ps7_post_config' command is executed.
12:11:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:11:42 INFO  : Context for processor 'microblaze_0' is selected.
12:11:42 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:43 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:43 INFO  : Context for processor 'microblaze_0' is selected.
12:11:43 INFO  : 'con' command is executed.
12:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:43 INFO  : 'con' command is executed.
12:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:43 INFO  : Disconnected from the channel tcfchan#6.
12:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:25 INFO  : 'jtag frequency' command is executed.
12:14:25 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:25 INFO  : Context for 'APU' is selected.
12:14:25 INFO  : System reset is completed.
12:14:28 INFO  : 'after 3000' command is executed.
12:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:14:31 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:14:31 INFO  : Context for 'APU' is selected.
12:14:34 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:34 INFO  : Context for 'APU' is selected.
12:14:35 INFO  : 'ps7_init' command is executed.
12:14:35 INFO  : 'ps7_post_config' command is executed.
12:14:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:14:35 INFO  : Context for processor 'microblaze_0' is selected.
12:14:35 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:35 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:35 INFO  : Context for processor 'microblaze_0' is selected.
12:14:35 INFO  : 'con' command is executed.
12:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:35 INFO  : 'con' command is executed.
12:14:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:14:35 INFO  : Disconnected from the channel tcfchan#7.
12:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:17:19 INFO  : 'jtag frequency' command is executed.
12:17:19 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:19 INFO  : Context for 'APU' is selected.
12:17:20 INFO  : System reset is completed.
12:17:23 INFO  : 'after 3000' command is executed.
12:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:17:25 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:17:25 INFO  : Context for 'APU' is selected.
12:17:28 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:28 INFO  : Context for 'APU' is selected.
12:17:28 INFO  : 'ps7_init' command is executed.
12:17:28 INFO  : 'ps7_post_config' command is executed.
12:17:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:17:28 INFO  : Context for processor 'microblaze_0' is selected.
12:17:28 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:29 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:29 INFO  : Context for processor 'microblaze_0' is selected.
12:17:29 INFO  : 'con' command is executed.
12:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:29 INFO  : 'con' command is executed.
12:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:17:29 INFO  : Disconnected from the channel tcfchan#8.
12:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:00 INFO  : 'jtag frequency' command is executed.
12:21:00 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:00 INFO  : Context for 'APU' is selected.
12:21:00 INFO  : System reset is completed.
12:21:03 INFO  : 'after 3000' command is executed.
12:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:06 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:21:06 INFO  : Context for 'APU' is selected.
12:21:08 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:08 INFO  : Context for 'APU' is selected.
12:21:09 INFO  : 'ps7_init' command is executed.
12:21:09 INFO  : 'ps7_post_config' command is executed.
12:21:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:21:09 INFO  : Context for processor 'microblaze_0' is selected.
12:21:09 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:10 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:10 INFO  : Context for processor 'microblaze_0' is selected.
12:21:10 INFO  : 'con' command is executed.
12:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:10 INFO  : 'con' command is executed.
12:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:21:10 INFO  : Disconnected from the channel tcfchan#9.
12:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:09 INFO  : 'jtag frequency' command is executed.
12:46:09 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:09 INFO  : Context for 'APU' is selected.
12:46:09 INFO  : System reset is completed.
12:46:12 INFO  : 'after 3000' command is executed.
12:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:15 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
12:46:15 INFO  : Context for 'APU' is selected.
12:46:20 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:21 INFO  : Context for 'APU' is selected.
12:46:21 INFO  : 'ps7_init' command is executed.
12:46:21 INFO  : 'ps7_post_config' command is executed.
12:46:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:46:21 INFO  : Context for processor 'microblaze_0' is selected.
12:46:21 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
12:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:22 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:22 INFO  : Context for processor 'microblaze_0' is selected.
12:46:22 INFO  : 'con' command is executed.
12:46:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:22 INFO  : 'con' command is executed.
12:46:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:22 INFO  : Disconnected from the channel tcfchan#10.
16:03:32 INFO  : Registering command handlers for SDK TCF services
16:03:48 INFO  : Launching XSCT server: xsct.bat -interactive F:\SOC_LAB_4\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
16:04:12 INFO  : XSCT server has started successfully.
16:04:18 INFO  : Successfully done setting XSCT server connection channel  
16:04:18 INFO  : Successfully done setting SDK workspace  
16:04:18 INFO  : Processing command line option -hwspec F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper.hdf.
16:04:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:27 INFO  : 'jtag frequency' command is executed.
16:30:28 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:28 INFO  : Context for 'APU' is selected.
16:30:28 INFO  : System reset is completed.
16:30:31 INFO  : 'after 3000' command is executed.
16:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:35 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:30:36 INFO  : Context for 'APU' is selected.
16:30:36 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:36 INFO  : Context for 'APU' is selected.
16:30:37 INFO  : 'ps7_init' command is executed.
16:30:37 INFO  : 'ps7_post_config' command is executed.
16:30:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:30:37 INFO  : Context for processor 'microblaze_0' is selected.
16:30:37 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:38 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:39 INFO  : Context for processor 'microblaze_0' is selected.
16:30:39 INFO  : 'con' command is executed.
16:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:39 INFO  : 'con' command is executed.
16:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:39 INFO  : Disconnected from the channel tcfchan#1.
16:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:53 INFO  : 'jtag frequency' command is executed.
16:36:53 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:53 INFO  : Context for 'APU' is selected.
16:36:53 INFO  : System reset is completed.
16:36:56 INFO  : 'after 3000' command is executed.
16:36:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:59 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:36:59 INFO  : Context for 'APU' is selected.
16:36:59 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:59 INFO  : Context for 'APU' is selected.
16:37:00 INFO  : 'ps7_init' command is executed.
16:37:00 INFO  : 'ps7_post_config' command is executed.
16:37:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:37:00 INFO  : Context for processor 'microblaze_0' is selected.
16:37:01 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:02 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:02 INFO  : Context for processor 'microblaze_0' is selected.
16:37:02 INFO  : 'con' command is executed.
16:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:02 INFO  : 'con' command is executed.
16:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:02 INFO  : Disconnected from the channel tcfchan#2.
16:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:23 INFO  : 'jtag frequency' command is executed.
16:39:23 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:23 INFO  : Context for 'APU' is selected.
16:39:23 INFO  : System reset is completed.
16:39:26 INFO  : 'after 3000' command is executed.
16:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:33 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:39:33 INFO  : Context for 'APU' is selected.
16:39:38 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:39:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:38 INFO  : Context for 'APU' is selected.
16:39:39 INFO  : 'ps7_init' command is executed.
16:39:39 INFO  : 'ps7_post_config' command is executed.
16:39:39 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:39:39 INFO  : Context for processor 'microblaze_0' is selected.
16:39:39 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:40 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:30 INFO  : Disconnected from the channel tcfchan#3.
16:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:57 INFO  : 'jtag frequency' command is executed.
16:45:57 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:57 INFO  : Context for 'APU' is selected.
16:45:58 INFO  : System reset is completed.
16:46:01 INFO  : 'after 3000' command is executed.
16:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:46:04 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:46:05 INFO  : Context for 'APU' is selected.
16:46:37 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:46:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:37 INFO  : Context for 'APU' is selected.
16:46:38 INFO  : 'ps7_init' command is executed.
16:46:38 INFO  : 'ps7_post_config' command is executed.
16:46:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:46:38 INFO  : Context for processor 'microblaze_0' is selected.
16:46:38 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:38 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:39 INFO  : Context for processor 'microblaze_0' is selected.
16:46:39 INFO  : 'con' command is executed.
16:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:39 INFO  : 'con' command is executed.
16:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:46:40 INFO  : Disconnected from the channel tcfchan#4.
16:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:15 INFO  : 'jtag frequency' command is executed.
16:52:15 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:15 INFO  : Context for 'APU' is selected.
16:52:16 INFO  : System reset is completed.
16:52:19 INFO  : 'after 3000' command is executed.
16:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:21 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:52:21 INFO  : Context for 'APU' is selected.
16:52:26 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:27 INFO  : Context for 'APU' is selected.
16:52:27 INFO  : 'ps7_init' command is executed.
16:52:27 INFO  : 'ps7_post_config' command is executed.
16:52:27 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:52:27 INFO  : Context for processor 'microblaze_0' is selected.
16:52:27 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:28 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:28 INFO  : Context for processor 'microblaze_0' is selected.
16:52:29 INFO  : 'con' command is executed.
16:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:29 INFO  : 'con' command is executed.
16:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:29 INFO  : Disconnected from the channel tcfchan#5.
16:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:32 INFO  : 'jtag frequency' command is executed.
16:53:32 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:32 INFO  : Context for 'APU' is selected.
16:53:32 INFO  : System reset is completed.
16:53:35 INFO  : 'after 3000' command is executed.
16:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:53:38 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:53:38 INFO  : Context for 'APU' is selected.
16:53:41 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:41 INFO  : Context for 'APU' is selected.
16:53:42 INFO  : 'ps7_init' command is executed.
16:53:42 INFO  : 'ps7_post_config' command is executed.
16:53:42 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:53:42 INFO  : Context for processor 'microblaze_0' is selected.
16:53:42 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:42 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:42 INFO  : Context for processor 'microblaze_0' is selected.
16:53:42 INFO  : 'con' command is executed.
16:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:42 INFO  : 'con' command is executed.
16:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:53:42 INFO  : Disconnected from the channel tcfchan#6.
16:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:45 INFO  : 'jtag frequency' command is executed.
16:54:45 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:45 INFO  : Context for 'APU' is selected.
16:54:45 INFO  : System reset is completed.
16:54:48 INFO  : 'after 3000' command is executed.
16:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:54:51 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
16:54:51 INFO  : Context for 'APU' is selected.
16:54:54 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:54:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:54 INFO  : Context for 'APU' is selected.
16:54:54 INFO  : 'ps7_init' command is executed.
16:54:54 INFO  : 'ps7_post_config' command is executed.
16:54:54 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:54:54 INFO  : Context for processor 'microblaze_0' is selected.
16:54:55 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
16:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:55 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:55 INFO  : Context for processor 'microblaze_0' is selected.
16:54:55 INFO  : 'con' command is executed.
16:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:55 INFO  : 'con' command is executed.
16:54:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:54:55 INFO  : Disconnected from the channel tcfchan#7.
17:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:34 INFO  : 'jtag frequency' command is executed.
17:02:34 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:34 INFO  : Context for 'APU' is selected.
17:02:35 INFO  : System reset is completed.
17:02:38 INFO  : 'after 3000' command is executed.
17:02:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:40 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
17:02:40 INFO  : Context for 'APU' is selected.
17:02:43 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:43 INFO  : Context for 'APU' is selected.
17:02:44 INFO  : 'ps7_init' command is executed.
17:02:44 INFO  : 'ps7_post_config' command is executed.
17:02:44 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:02:44 INFO  : Context for processor 'microblaze_0' is selected.
17:02:44 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
17:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:44 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:44 INFO  : Context for processor 'microblaze_0' is selected.
17:02:45 INFO  : 'con' command is executed.
17:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:45 INFO  : 'con' command is executed.
17:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:45 INFO  : Disconnected from the channel tcfchan#8.
17:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:49 INFO  : 'jtag frequency' command is executed.
17:05:49 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:49 INFO  : Context for 'APU' is selected.
17:05:49 INFO  : System reset is completed.
17:05:52 INFO  : 'after 3000' command is executed.
17:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:54 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
17:05:55 INFO  : Context for 'APU' is selected.
17:05:57 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:57 INFO  : Context for 'APU' is selected.
17:05:58 INFO  : 'ps7_init' command is executed.
17:05:58 INFO  : 'ps7_post_config' command is executed.
17:05:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:05:58 INFO  : Context for processor 'microblaze_0' is selected.
17:05:58 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
17:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:58 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:58 INFO  : Context for processor 'microblaze_0' is selected.
17:05:59 INFO  : 'con' command is executed.
17:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:59 INFO  : 'con' command is executed.
17:05:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:59 INFO  : Disconnected from the channel tcfchan#9.
17:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:19 INFO  : 'jtag frequency' command is executed.
17:07:19 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:19 INFO  : Context for 'APU' is selected.
17:07:19 INFO  : System reset is completed.
17:07:22 INFO  : 'after 3000' command is executed.
17:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:25 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
17:07:25 INFO  : Context for 'APU' is selected.
17:07:27 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:27 INFO  : Context for 'APU' is selected.
17:07:28 INFO  : 'ps7_init' command is executed.
17:07:28 INFO  : 'ps7_post_config' command is executed.
17:07:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:07:28 INFO  : Context for processor 'microblaze_0' is selected.
17:07:28 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
17:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:29 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:29 INFO  : Context for processor 'microblaze_0' is selected.
17:07:29 INFO  : 'con' command is executed.
17:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:29 INFO  : 'con' command is executed.
17:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:29 INFO  : Disconnected from the channel tcfchan#10.
17:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:37 INFO  : 'jtag frequency' command is executed.
17:09:37 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:37 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : System reset is completed.
17:09:40 INFO  : 'after 3000' command is executed.
17:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:43 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
17:09:43 INFO  : Context for 'APU' is selected.
17:09:46 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:46 INFO  : Context for 'APU' is selected.
17:09:46 INFO  : 'ps7_init' command is executed.
17:09:46 INFO  : 'ps7_post_config' command is executed.
17:09:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:09:46 INFO  : Context for processor 'microblaze_0' is selected.
17:09:46 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
17:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:47 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:47 INFO  : Context for processor 'microblaze_0' is selected.
17:09:47 INFO  : 'con' command is executed.
17:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:47 INFO  : 'con' command is executed.
17:09:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:47 INFO  : Disconnected from the channel tcfchan#11.
17:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:56 INFO  : 'jtag frequency' command is executed.
17:16:56 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:56 INFO  : Context for 'APU' is selected.
17:16:56 INFO  : System reset is completed.
17:16:59 INFO  : 'after 3000' command is executed.
17:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:02 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
17:17:02 INFO  : Context for 'APU' is selected.
17:17:05 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:05 INFO  : Context for 'APU' is selected.
17:17:05 INFO  : 'ps7_init' command is executed.
17:17:05 INFO  : 'ps7_post_config' command is executed.
17:17:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:17:05 INFO  : Context for processor 'microblaze_0' is selected.
17:17:06 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
17:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:06 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:36 INFO  : Disconnected from the channel tcfchan#12.
17:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:37 INFO  : 'jtag frequency' command is executed.
17:17:37 INFO  : Sourcing of 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:37 INFO  : Context for 'APU' is selected.
17:17:37 INFO  : System reset is completed.
17:17:40 INFO  : 'after 3000' command is executed.
17:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:43 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
17:17:43 INFO  : Context for 'APU' is selected.
17:17:45 INFO  : Hardware design information is loaded from 'F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:17:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:45 INFO  : Context for 'APU' is selected.
17:17:46 INFO  : 'ps7_init' command is executed.
17:17:46 INFO  : 'ps7_post_config' command is executed.
17:17:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:17:46 INFO  : Context for processor 'microblaze_0' is selected.
17:17:46 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
17:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:47 INFO  : The application 'F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw F:/SOC_LAB_4/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow F:/SOC_LAB_4/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow F:/SOC_LAB_4/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:47 INFO  : Context for processor 'microblaze_0' is selected.
17:17:47 INFO  : 'con' command is executed.
17:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:47 INFO  : 'con' command is executed.
17:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:47 INFO  : Disconnected from the channel tcfchan#13.
17:33:28 INFO  : Registering command handlers for SDK TCF services
17:33:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\SOC_LAB_4_Muhammad_Zeeshan_Final\vivado\lab4.sdk\temp_xsdb_launch_script.tcl
17:33:40 INFO  : XSCT server has started successfully.
17:33:40 INFO  : Successfully done setting XSCT server connection channel  
17:33:40 INFO  : Successfully done setting SDK workspace  
17:33:40 INFO  : Processing command line option -hwspec C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/design_1_wrapper.hdf.
17:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:51 INFO  : 'jtag frequency' command is executed.
17:35:52 INFO  : Sourcing of 'C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:52 INFO  : Context for 'APU' is selected.
17:35:52 INFO  : System reset is completed.
17:35:55 INFO  : 'after 3000' command is executed.
17:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:58 INFO  : FPGA configured successfully with bitstream "F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit"
17:35:58 INFO  : Context for 'APU' is selected.
17:35:58 INFO  : Hardware design information is loaded from 'C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:58 INFO  : Context for 'APU' is selected.
17:35:58 INFO  : 'ps7_init' command is executed.
17:35:58 INFO  : 'ps7_post_config' command is executed.
17:35:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:35:59 INFO  : Context for processor 'microblaze_0' is selected.
17:35:59 INFO  : The application 'C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/mb_app/Debug/mb_app.elf' is downloaded to processor 'microblaze_0'.
17:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:59 INFO  : The application 'C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/ps_app/Debug/ps_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file F:/SOC_LAB_4/vivado/lab4.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/mb_app/Debug/mb_app.elf
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/SOC_LAB_4_Muhammad_Zeeshan_Final/vivado/lab4.sdk/ps_app/Debug/ps_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:00 INFO  : Context for processor 'microblaze_0' is selected.
17:36:00 INFO  : 'con' command is executed.
17:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:00 INFO  : 'con' command is executed.
17:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:00 INFO  : Disconnected from the channel tcfchan#1.
