<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DualPortMemory_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SingleCoreProcessor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SingleCoreProcessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SingleCoreProcessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SingleCoreProcessor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SingleCoreProcessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SingleCoreProcessor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SingleCoreProcessor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SingleCoreProcessor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SingleCoreProcessor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SingleCoreProcessor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCoreProcessor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SingleCoreProcessor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SingleCoreProcessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SingleCoreProcessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SingleCoreProcessor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SingleCoreProcessor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SingleCoreProcessor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SingleCoreProcessor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SingleCoreProcessor.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCoreProcessor_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SingleCoreProcessor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SingleCoreProcessor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SingleCoreProcessor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SingleCoreProcessor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SingleCoreProcessor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SingleCoreProcessor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCoreProcessor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCoreProcessor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SingleCoreProcessor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SingleCoreProcessor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCoreProcessor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SingleCoreProcessor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SingleCoreProcessor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SingleCoreProcessor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCoreProcessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_control_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/SingleCoreProcessor_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/SingleCoreProcessor_synthesis.vhd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simpleCore_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="singleCoreProcessor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="singleCoreProcessor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="singleCoreProcessor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="singleCoreProcessor_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1459756074" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1459756074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461059645" xil_pn:in_ck="-4962448864834014317" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461059645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SingleCoreProcessor.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="branch_control.vhd"/>
      <outfile xil_pn:name="decoder.vhd"/>
      <outfile xil_pn:name="main_definitions.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="simpleCore.vhd"/>
      <outfile xil_pn:name="simpleDualPortMemory.vhd"/>
      <outfile xil_pn:name="singleCoreProcessor_tb.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460812691" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1570663485089411427" xil_pn:start_ts="1460812691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460812691" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8910188415032971945" xil_pn:start_ts="1460812691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459619444" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7822285656217061542" xil_pn:start_ts="1459619444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461059645" xil_pn:in_ck="-4962448864834014317" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461059645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SingleCoreProcessor.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="branch_control.vhd"/>
      <outfile xil_pn:name="decoder.vhd"/>
      <outfile xil_pn:name="main_definitions.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="simpleCore.vhd"/>
      <outfile xil_pn:name="simpleDualPortMemory.vhd"/>
      <outfile xil_pn:name="singleCoreProcessor_tb.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461059695" xil_pn:in_ck="-4962448864834014317" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5311547800506281772" xil_pn:start_ts="1461059645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="singleCoreProcessor_tb_beh.prj"/>
      <outfile xil_pn:name="singleCoreProcessor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461059765" xil_pn:in_ck="-8471679762778919710" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8173599563874074671" xil_pn:start_ts="1461059755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="singleCoreProcessor_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1459618191" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7034035178161649922" xil_pn:start_ts="1459618191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459618191" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7822285656217061542" xil_pn:start_ts="1459618191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459618191" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1459618191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459618191" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1549749865264246898" xil_pn:start_ts="1459618191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459618191" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-313773099461494508" xil_pn:start_ts="1459618191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459618191" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6901776967673354532" xil_pn:start_ts="1459618191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461059578" xil_pn:in_ck="8563503844996315395" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2743836425250339052" xil_pn:start_ts="1461059542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SingleCoreProcessor.lso"/>
      <outfile xil_pn:name="SingleCoreProcessor.ngc"/>
      <outfile xil_pn:name="SingleCoreProcessor.ngr"/>
      <outfile xil_pn:name="SingleCoreProcessor.prj"/>
      <outfile xil_pn:name="SingleCoreProcessor.stx"/>
      <outfile xil_pn:name="SingleCoreProcessor.syr"/>
      <outfile xil_pn:name="SingleCoreProcessor.xst"/>
      <outfile xil_pn:name="SingleCoreProcessor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1459618918" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8357226358783493117" xil_pn:start_ts="1459618918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460386658" xil_pn:in_ck="-3545413052494998863" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7239975596254343424" xil_pn:start_ts="1460386621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="SingleCoreProcessor.bld"/>
      <outfile xil_pn:name="SingleCoreProcessor.ngd"/>
      <outfile xil_pn:name="SingleCoreProcessor_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1460386853" xil_pn:in_ck="-3545413052494998862" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-8951648165516822008" xil_pn:start_ts="1460386658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SingleCoreProcessor.pcf"/>
      <outfile xil_pn:name="SingleCoreProcessor_map.map"/>
      <outfile xil_pn:name="SingleCoreProcessor_map.mrp"/>
      <outfile xil_pn:name="SingleCoreProcessor_map.ncd"/>
      <outfile xil_pn:name="SingleCoreProcessor_map.ngm"/>
      <outfile xil_pn:name="SingleCoreProcessor_map.xrpt"/>
      <outfile xil_pn:name="SingleCoreProcessor_summary.xml"/>
      <outfile xil_pn:name="SingleCoreProcessor_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1460387010" xil_pn:in_ck="5030838857057397451" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-753327474312324658" xil_pn:start_ts="1460386853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SingleCoreProcessor.ncd"/>
      <outfile xil_pn:name="SingleCoreProcessor.pad"/>
      <outfile xil_pn:name="SingleCoreProcessor.par"/>
      <outfile xil_pn:name="SingleCoreProcessor.ptwx"/>
      <outfile xil_pn:name="SingleCoreProcessor.unroutes"/>
      <outfile xil_pn:name="SingleCoreProcessor.xpi"/>
      <outfile xil_pn:name="SingleCoreProcessor_pad.csv"/>
      <outfile xil_pn:name="SingleCoreProcessor_pad.txt"/>
      <outfile xil_pn:name="SingleCoreProcessor_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1460387010" xil_pn:in_ck="-3545413052494998994" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-9019495824400740531" xil_pn:start_ts="1460386959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="SingleCoreProcessor.twr"/>
      <outfile xil_pn:name="SingleCoreProcessor.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461059581" xil_pn:in_ck="-3545413052494998863" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="5198797172381815602" xil_pn:start_ts="1461059578">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/SingleCoreProcessor_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/SingleCoreProcessor_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
