// Seed: 2986356666
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2
);
  logic id_4;
  wire  id_5;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_5 = 32'd17
) (
    input supply1 id_0,
    output logic id_1
    , id_10,
    input uwire _id_2,
    input wire id_3,
    output supply0 id_4,
    input tri _id_5,
    output logic id_6,
    input wire id_7,
    output tri id_8
);
  assign id_10[id_5] = 1;
  wire [id_2 : -1 'b0] id_11;
  always @(posedge id_0 or posedge 1) for (id_4 = 1; (1'b0); id_6 = id_10) id_1 = id_2;
  integer id_12;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  always @(*) id_1 = 1;
  wire id_13;
endmodule
