// Seed: 2532413452
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_1 = 0;
  inout wire id_2;
  inout wire id_1;
  reg id_7;
  initial begin : LABEL_0
    id_8(-1);
    $signed(37);
    ;
    id_7 <= id_2 ? id_2 : -1;
  end
  assign id_2 = 1;
endmodule
module module_0 (
    input tri id_0,
    input wand id_1,
    output uwire id_2,
    output wor id_3,
    output uwire id_4,
    input wor module_1,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    output supply0 id_10
);
  supply1 id_12;
  logic   id_13 = -1;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12
  );
  assign id_12 = {1{-1'b0}};
  xnor primCall (id_4, id_12, id_7, id_13, id_9, id_8, id_6, id_1, id_0);
endmodule
