This was to be implemented in Verilog using ModelSim.
![alt tag](http://i.imgur.com/CcwZ9GI.png)