\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\providecommand\BKM@entry[2]{}
\BKM@entry{id=1,dest={73656374696F6E2E31},srcline={142},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030445C303030655C303030735C303030695C303030675C3030306E}
\BKM@entry{id=2,dest={73756273656374696F6E2E312E31},srcline={168},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030545C303030685C303030655C3030306F5C303030725C303030795C3030305C3034305C3030306F5C303030665C3030305C3034305C3030304F5C303030705C303030655C303030725C303030615C303030745C303030695C3030306F5C3030306E}
\providecommand\@newglossary[4]{}
\@newglossary{main}{glg}{gls}{glo}
\@newglossary{acronym}{alg}{acr}{acn}
\providecommand\@glsxtr@savepreloctag[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {1}Design}{1}{section.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {1.1}Theory of Operation}{1}{subsection.1.1}\protected@file@percent }
\BKM@entry{id=3,dest={73756273656374696F6E2E312E32},srcline={180},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030435C303030615C303030705C303030615C303030635C303030695C303030745C3030306F5C303030725C30303073}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Design specifications for SAR ADC.}}{2}{table.caption.2}\protected@file@percent }
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{tab:design_req}{{1}{2}{Design specifications for SAR ADC}{table.caption.2}{}}
\newlabel{tab:design_req@cref}{{[table][1][]1}{[1][1][]2}}
\newlabel{eq:vx}{{1.1.1}{2}{Theory of Operation}{equation.1.1.1}{}}
\newlabel{eq:vx@cref}{{[equation][1][1,1]1.1.1}{[1][2][]2}}
\BKM@entry{id=4,dest={73756273656374696F6E2E312E33},srcline={194},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030435C303030685C303030615C303030725C303030675C303030655C3030305C3034305C303030495C3030306E5C3030306A5C303030655C303030635C303030745C303030695C3030306F5C3030306E5C3030305C3034305C3030305C3034365C3030305C3034305C303030425C3030306F5C3030306F5C303030745C303030735C303030745C303030725C303030615C303030705C303030705C303030695C3030306E5C30303067}
\BKM@entry{id=5,dest={73756273656374696F6E2E312E34},srcline={212},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030435C3030306F5C3030306D5C303030705C303030615C303030725C303030615C303030745C3030306F5C30303072}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2}Capacitors}{3}{subsection.1.2}\protected@file@percent }
\newlabel{eq:cap_mc}{{1.2.1}{3}{Capacitors}{equation.1.2.1}{}}
\newlabel{eq:cap_mc@cref}{{[equation][1][1,2]1.2.1}{[1][3][]3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3}Charge Injection \& Bootstrapping}{3}{subsection.1.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.3.1}{\ignorespaces Transmission gate schematic, used to create normally open and normally closed switches alongside an inverter for appropriate clocking.}}{4}{figure.caption.3}\protected@file@percent }
\newlabel{fig:tg}{{1.3.1}{4}{Transmission gate schematic, used to create normally open and normally closed switches alongside an inverter for appropriate clocking}{figure.caption.3}{}}
\newlabel{fig:tg@cref}{{[figure][1][1,3]1.3.1}{[1][3][]4}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.3.2}{\ignorespaces Bootstrapped switch schematic.}}{4}{figure.caption.4}\protected@file@percent }
\newlabel{fig:boot}{{1.3.2}{4}{Bootstrapped switch schematic}{figure.caption.4}{}}
\newlabel{fig:boot@cref}{{[figure][2][1,3]1.3.2}{[1][3][]4}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces Comparator performance with extracted parasitics from layout.}}{5}{table.caption.6}\protected@file@percent }
\newlabel{tab:comp_perf}{{2}{5}{Comparator performance with extracted parasitics from layout}{table.caption.6}{}}
\newlabel{tab:comp_perf@cref}{{[table][2][]2}{[1][5][]5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.4}Comparator}{5}{subsection.1.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.4.1}{\ignorespaces RTR StrongARM comparator schematic with associated SR latch output to avoid invalid outputs.}}{5}{figure.caption.5}\protected@file@percent }
\newlabel{fig:comp_sch}{{1.4.1}{5}{RTR StrongARM comparator schematic with associated SR latch output to avoid invalid outputs}{figure.caption.5}{}}
\newlabel{fig:comp_sch@cref}{{[figure][1][1,4]1.4.1}{[1][5][]5}}
\newlabel{eq:kickback}{{1.4.1}{5}{Comparator}{equation.1.4.1}{}}
\newlabel{eq:kickback@cref}{{[equation][1][1,4]1.4.1}{[1][5][]5}}
\BKM@entry{id=6,dest={73756273656374696F6E2E312E35},srcline={248},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030455C3030306E5C303030635C3030306F5C303030645C303030655C30303072}
\BKM@entry{id=7,dest={73656374696F6E2E32},srcline={250},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030535C303030635C303030685C303030655C3030306D5C303030615C303030745C303030695C303030635C3030305C3034305C3030304C5C303030655C303030765C303030655C3030306C5C3030305C3034305C303030535C303030695C3030306D5C303030755C3030306C5C303030615C303030745C303030695C3030306F5C3030306E5C30303073}
\BKM@entry{id=8,dest={73756273656374696F6E2E322E31},srcline={252},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030495C3030304E5C3030304C5C3030305C3034305C303030615C3030306E5C303030645C3030305C3034305C303030445C3030304E5C3030304C5C3030305C3034305C303030545C303030655C303030735C303030745C303030625C303030655C3030306E5C303030635C30303068}
\BKM@entry{id=9,dest={73756273656374696F6E2E322E32},srcline={255},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030505C303030725C3030306F5C303030705C303030615C303030675C303030615C303030745C303030695C3030306F5C3030306E5C3030305C3034305C303030445C303030655C3030306C5C303030615C303030795C3030305C3034305C303030545C303030655C303030735C303030745C303030625C303030655C3030306E5C303030635C30303068}
\BKM@entry{id=10,dest={73756273656374696F6E2E322E33},srcline={257},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030495C303030735C303030735C303030755C303030655C303030735C3030305C3034305C303030465C303030615C303030635C303030655C30303064}
\BKM@entry{id=11,dest={73756273656374696F6E2E322E34},srcline={263},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030535C303030635C303030685C303030655C3030306D5C303030615C303030745C303030695C303030635C3030305C3034305C3030304C5C303030655C303030765C303030655C3030306C5C3030305C3034305C303030525C303030655C303030735C303030755C3030306C5C303030745C30303073}
\BKM@entry{id=12,dest={73656374696F6E2E33},srcline={299},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C3030304C5C303030615C303030795C3030306F5C303030755C303030745C3030305C3034305C303030465C3030306C5C3030306F5C3030306F5C303030725C303030705C3030306C5C303030615C3030306E}
\BKM@entry{id=13,dest={73656374696F6E2E34},srcline={301},srcfile={663A2F5249542F53656D65737465725F31302F4D697865645F5369672F50726F6A6563745F342F636A62313430325F65653732365F70726F6A656374342E746578}}{5C3337365C3337375C303030435C3030306F5C3030306E5C303030635C3030306C5C303030755C303030735C303030695C3030306F5C3030306E}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces Flash ADC performance results across PVT corners, with a precision of \qty {10}{mLSB} for DNL and INL measurements.}}{6}{table.caption.7}\protected@file@percent }
\newlabel{tab:corners_sch}{{3}{6}{Flash ADC performance results across PVT corners, with a precision of \qty {10}{mLSB} for DNL and INL measurements}{table.caption.7}{}}
\newlabel{tab:corners_sch@cref}{{[table][3][]3}{[1][6][]6}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{\ignorespaces Flash ADC DNL \& INL results at the typical corner, with a precision of \qty {1}{mLSB}.}}{6}{table.caption.8}\protected@file@percent }
\newlabel{tab:typ_sch}{{4}{6}{Flash ADC DNL \& INL results at the typical corner, with a precision of \qty {1}{mLSB}}{table.caption.8}{}}
\newlabel{tab:typ_sch@cref}{{[table][4][]4}{[1][6][]6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5}Encoder}{6}{subsection.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {2}Schematic Level Simulations}{6}{section.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}INL and DNL Testbench}{6}{subsection.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Propagation Delay Testbench}{6}{subsection.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3}Issues Faced}{6}{subsection.2.3}\protected@file@percent }
\newlabel{eq:kickback}{{2.3.1}{6}{Issues Faced}{equation.2.3.1}{}}
\newlabel{eq:kickback@cref}{{[equation][1][2,3]2.3.1}{[1][6][]6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.4}Schematic Level Results}{6}{subsection.2.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {3}Layout Floorplan}{6}{section.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4}Conclusion}{6}{section.4}\protected@file@percent }
\bibstyle{bib/IEEEtranDOI}
\bibdata{bib/main.bib}
\gdef \@abspage@last{7}
