SCUBA, Version Diamond_2.2_Production (99)
Thu Nov 28 23:23:44 2013
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\2.2_x64\ispfpga\bin\nt64\scuba.exe -w -n pll_60MHz -lang vhdl -synth synplify -arch xo2c00 -type pll -fin 12 -fclkop 60 -fclkop_tol 0.0 -trimp 0 -phasep 0 -trimp_r -phase_cntl STATIC -rst -fb_mode 1 -lock -e 
    Circuit name     : pll_60MHz
    Module type      : pll
    Module Version   : 5.4
    Ports            : 
    Inputs       : CLKI, RST
    Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : suppressed
    VHDL output      : pll_60MHz.vhd
    VHDL template    : pll_60MHz_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll_60MHz.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

