// Seed: 2127676040
module module_0 ();
  wire id_1;
  initial id_2 <= -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4
);
  module_0 modCall_1 ();
  always
    if (1)
      `define pp_6 0
    else id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
endmodule
