<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - sqrt_threshold.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../sqrt_threshold.vhd" target="rtwreport_document_frame" id="linkToText_plain">sqrt_threshold.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\sobelFilter2024a\sqrt_threshold.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2025-04-15 15:58:44</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: sqrt_threshold</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: sobelFilter2024a/conv_core/sqrt_threshold</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Model version: 8.65</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> sqrt_threshold <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        Video_in_horz                     :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="28">   28   </a>        ctrl_hStart                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        ctrl_hEnd                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        ctrl_vStart                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="31">   31   </a>        ctrl_vEnd                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="32">   32   </a>        ctrl_valid                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="33">   33   </a>        Video_in_vert                     :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="34">   34   </a>        Video_out                         :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="35">   35   </a>        valid_out_hStart                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="36">   36   </a>        valid_out_hEnd                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="37">   37   </a>        valid_out_vStart                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="38">   38   </a>        valid_out_vEnd                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="39">   39   </a>        valid_out_valid                   :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="40">   40   </a>        );
</span><span><a class="LN" id="41">   41   </a><span class="KW">END</span> sqrt_threshold;
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> sqrt_threshold <span class="KW">IS</span>
</span><span><a class="LN" id="45">   45   </a>
</span><span><a class="LN" id="46">   46   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">COMPONENT</span> Subsystem2
</span><span><a class="LN" id="48">   48   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>          channel_horz                    :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="52">   52   </a>          channel_in_vert                 :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="53">   53   </a>          Enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          Video_out                       :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="55">   55   </a>          );
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Subsystem2
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Subsystem2(rtl);
</span><span><a class="LN" id="61">   61   </a>
</span><span><a class="LN" id="62">   62   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> valid                            : std_logic;
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> Subsystem2_out1                  : std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> alpha_reg                        : std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> Delay1_out1_hStart               : std_logic;
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> alpha_reg_1                      : std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> Delay1_out1_hEnd                 : std_logic;
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> alpha_reg_2                      : std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> Delay1_out1_vStart               : std_logic;
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> alpha_reg_3                      : std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> Delay1_out1_vEnd                 : std_logic;
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> alpha_reg_4                      : std_logic_vector(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> Delay1_out1_valid                : std_logic;
</span><span><a class="LN" id="75">   75   </a>
</span><span><a class="LN" id="76">   76   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="CT">-- Coefficients Constants Block</span>
</span><span><a class="LN" id="78">   78   </a>
</span><span><a  class="LN" id="79" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   79   </a>  u_Subsystem2 : Subsystem2
</span><span><a  class="LN" id="80" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   80   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="81" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   81   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="82" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   82   </a>              enb =&gt; enb,
</span><span><a  class="LN" id="83" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   83   </a>              channel_horz =&gt; Video_in_horz,  <span class="CT">-- uint8</span>
</span><span><a  class="LN" id="84" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   84   </a>              channel_in_vert =&gt; Video_in_vert,  <span class="CT">-- uint8</span>
</span><span><a  class="LN" id="85" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   85   </a>              Enable =&gt; valid,
</span><span><a  class="LN" id="86" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   86   </a>              Video_out =&gt; Subsystem2_out1  <span class="CT">-- uint8</span>
</span><span><a  class="LN" id="87" href="matlab:coder.internal.code2model('sobelFilter2024a:15542')" name="code2model">   87   </a>              );
</span><span><a class="LN" id="88">   88   </a>
</span><span><a  class="LN" id="89" href="matlab:coder.internal.code2model('sobelFilter2024a:15538')" name="code2model">   89   </a>  valid &lt;= ctrl_valid;
</span><span><a class="LN" id="90">   90   </a>
</span><span><a  class="LN" id="91" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   91   </a>  c_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a  class="LN" id="92" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   92   </a>  <span class="KW">BEGIN</span>
</span><span><a  class="LN" id="93" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   93   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="94" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   94   </a>      alpha_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a  class="LN" id="95" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   95   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="96" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   96   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a  class="LN" id="97" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   97   </a>        alpha_reg(0) &lt;= ctrl_hStart;
</span><span><a  class="LN" id="98" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   98   </a>        alpha_reg(3 <span class="KW">DOWNTO</span> 1) &lt;= alpha_reg(2 <span class="KW">DOWNTO</span> 0);
</span><span><a  class="LN" id="99" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">   99   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="100" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">  100   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a  class="LN" id="101" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">  101   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_process;
</span><span><a class="LN" id="102">  102   </a>
</span><span><a  class="LN" id="103" href="matlab:coder.internal.code2model('sobelFilter2024a:15540')" name="code2model">  103   </a>  Delay1_out1_hStart &lt;= alpha_reg(3);
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>  c_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="107">  107   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="108">  108   </a>      alpha_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="109">  109   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="110">  110   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="111">  111   </a>        alpha_reg_1(0) &lt;= ctrl_hEnd;
</span><span><a class="LN" id="112">  112   </a>        alpha_reg_1(3 <span class="KW">DOWNTO</span> 1) &lt;= alpha_reg_1(2 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="113">  113   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="114">  114   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_1_process;
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>  Delay1_out1_hEnd &lt;= alpha_reg_1(3);
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119">  119   </a>  c_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="121">  121   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="122">  122   </a>      alpha_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="123">  123   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="124">  124   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="125">  125   </a>        alpha_reg_2(0) &lt;= ctrl_vStart;
</span><span><a class="LN" id="126">  126   </a>        alpha_reg_2(3 <span class="KW">DOWNTO</span> 1) &lt;= alpha_reg_2(2 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="127">  127   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="128">  128   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_2_process;
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a>  Delay1_out1_vStart &lt;= alpha_reg_2(3);
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a>  c_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="135">  135   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="136">  136   </a>      alpha_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="137">  137   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="138">  138   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="139">  139   </a>        alpha_reg_3(0) &lt;= ctrl_vEnd;
</span><span><a class="LN" id="140">  140   </a>        alpha_reg_3(3 <span class="KW">DOWNTO</span> 1) &lt;= alpha_reg_3(2 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="141">  141   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="142">  142   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_3_process;
</span><span><a class="LN" id="144">  144   </a>
</span><span><a class="LN" id="145">  145   </a>  Delay1_out1_vEnd &lt;= alpha_reg_3(3);
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a>  c_4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="149">  149   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="150">  150   </a>      alpha_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="151">  151   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="152">  152   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="153">  153   </a>        alpha_reg_4(0) &lt;= ctrl_valid;
</span><span><a class="LN" id="154">  154   </a>        alpha_reg_4(3 <span class="KW">DOWNTO</span> 1) &lt;= alpha_reg_4(2 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="155">  155   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="156">  156   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> c_4_process;
</span><span><a class="LN" id="158">  158   </a>
</span><span><a class="LN" id="159">  159   </a>  Delay1_out1_valid &lt;= alpha_reg_4(3);
</span><span><a class="LN" id="160">  160   </a>
</span><span><a class="LN" id="161">  161   </a>  Video_out &lt;= Subsystem2_out1;
</span><span><a class="LN" id="162">  162   </a>
</span><span><a class="LN" id="163">  163   </a>  valid_out_hStart &lt;= Delay1_out1_hStart;
</span><span><a class="LN" id="164">  164   </a>
</span><span><a class="LN" id="165">  165   </a>  valid_out_hEnd &lt;= Delay1_out1_hEnd;
</span><span><a class="LN" id="166">  166   </a>
</span><span><a class="LN" id="167">  167   </a>  valid_out_vStart &lt;= Delay1_out1_vStart;
</span><span><a class="LN" id="168">  168   </a>
</span><span><a class="LN" id="169">  169   </a>  valid_out_vEnd &lt;= Delay1_out1_vEnd;
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171">  171   </a>  valid_out_valid &lt;= Delay1_out1_valid;
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173">  173   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="174">  174   </a>
</span><span><a class="LN" id="175">  175   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
