<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Basic Functions/Bridges and Adaptors/Reset,Library,Library/Basic Functions/Clocks; PLLs and Resets,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols/Transceiver PHY,Library/Basic Functions,Library/Interface Protocols,Project,Library/Basic Functions/Simulation; Debug and Verification" />
 <window width="1920" height="1160" x="0" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
