{
	"version": "1.0",
	"modules": {
		"sis8300ku_bsp_system": {
			"proto_instances": {
				"/ddr/axi_interconnect_ddr/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARBURST": { "actual": "M00_AXI_arburst"},
						"ARCACHE": { "actual": "M00_AXI_arcache"},
						"ARLEN": { "actual": "M00_AXI_arlen"},
						"ARLOCK": { "actual": "M00_AXI_arlock"},
						"ARPROT": { "actual": "M00_AXI_arprot"},
						"ARQOS": { "actual": "M00_AXI_arqos"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWBURST": { "actual": "M00_AXI_awburst"},
						"AWCACHE": { "actual": "M00_AXI_awcache"},
						"AWLEN": { "actual": "M00_AXI_awlen"},
						"AWLOCK": { "actual": "M00_AXI_awlock"},
						"AWPROT": { "actual": "M00_AXI_awprot"},
						"AWQOS": { "actual": "M00_AXI_awqos"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/ddr/axi_interconnect_ddr/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARID": { "actual": "S00_AXI_arid"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARQOS": { "actual": "S00_AXI_arqos"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWBURST": { "actual": "S00_AXI_awburst"},
						"AWCACHE": { "actual": "S00_AXI_awcache"},
						"AWID": { "actual": "S00_AXI_awid"},
						"AWLEN": { "actual": "S00_AXI_awlen"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWQOS": { "actual": "S00_AXI_awqos"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RID": { "actual": "S00_AXI_rid"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/ddr/axi_interconnect_ddr/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "S01_AXI_araddr"},
						"ARBURST": { "actual": "S01_AXI_arburst"},
						"ARCACHE": { "actual": "S01_AXI_arcache"},
						"ARID": { "actual": "S01_AXI_arid"},
						"ARLEN": { "actual": "S01_AXI_arlen"},
						"ARLOCK": { "actual": "S01_AXI_arlock"},
						"ARPROT": { "actual": "S01_AXI_arprot"},
						"ARQOS": { "actual": "S01_AXI_arqos"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize"},
						"ARUSER": { "actual": "S01_AXI_aruser"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr"},
						"AWBURST": { "actual": "S01_AXI_awburst"},
						"AWCACHE": { "actual": "S01_AXI_awcache"},
						"AWID": { "actual": "S01_AXI_awid"},
						"AWLEN": { "actual": "S01_AXI_awlen"},
						"AWLOCK": { "actual": "S01_AXI_awlock"},
						"AWPROT": { "actual": "S01_AXI_awprot"},
						"AWQOS": { "actual": "S01_AXI_awqos"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize"},
						"AWUSER": { "actual": "S01_AXI_awuser"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp"},
						"BUSER": { "actual": "S01_AXI_buser"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata"},
						"RID": { "actual": "S01_AXI_rid"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp"},
						"RUSER": { "actual": "S01_AXI_ruser"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb"},
						"WUSER": { "actual": "S01_AXI_wuser"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/ddr/ddr4_0/C0_DDR4_S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "c0_ddr4_ui_clk"},
						"ARADDR": { "actual": "c0_ddr4_s_axi_araddr"},
						"ARBURST": { "actual": "c0_ddr4_s_axi_arburst"},
						"ARCACHE": { "actual": "c0_ddr4_s_axi_arcache"},
						"ARESETN": { "actual": "c0_ddr4_aresetn"},
						"ARID": { "actual": "c0_ddr4_s_axi_arid"},
						"ARLEN": { "actual": "c0_ddr4_s_axi_arlen"},
						"ARLOCK": { "actual": "c0_ddr4_s_axi_arlock"},
						"ARPROT": { "actual": "c0_ddr4_s_axi_arprot"},
						"ARQOS": { "actual": "c0_ddr4_s_axi_arqos"},
						"ARREADY": { "actual": "c0_ddr4_s_axi_arready"},
						"ARSIZE": { "actual": "c0_ddr4_s_axi_arsize"},
						"ARVALID": { "actual": "c0_ddr4_s_axi_arvalid"},
						"AWADDR": { "actual": "c0_ddr4_s_axi_awaddr"},
						"AWBURST": { "actual": "c0_ddr4_s_axi_awburst"},
						"AWCACHE": { "actual": "c0_ddr4_s_axi_awcache"},
						"AWID": { "actual": "c0_ddr4_s_axi_awid"},
						"AWLEN": { "actual": "c0_ddr4_s_axi_awlen"},
						"AWLOCK": { "actual": "c0_ddr4_s_axi_awlock"},
						"AWPROT": { "actual": "c0_ddr4_s_axi_awprot"},
						"AWQOS": { "actual": "c0_ddr4_s_axi_awqos"},
						"AWREADY": { "actual": "c0_ddr4_s_axi_awready"},
						"AWSIZE": { "actual": "c0_ddr4_s_axi_awsize"},
						"AWVALID": { "actual": "c0_ddr4_s_axi_awvalid"},
						"BID": { "actual": "c0_ddr4_s_axi_bid"},
						"BREADY": { "actual": "c0_ddr4_s_axi_bready"},
						"BRESP": { "actual": "c0_ddr4_s_axi_bresp"},
						"BVALID": { "actual": "c0_ddr4_s_axi_bvalid"},
						"RDATA": { "actual": "c0_ddr4_s_axi_rdata"},
						"RID": { "actual": "c0_ddr4_s_axi_rid"},
						"RLAST": { "actual": "c0_ddr4_s_axi_rlast"},
						"RREADY": { "actual": "c0_ddr4_s_axi_rready"},
						"RRESP": { "actual": "c0_ddr4_s_axi_rresp"},
						"RVALID": { "actual": "c0_ddr4_s_axi_rvalid"},
						"WDATA": { "actual": "c0_ddr4_s_axi_wdata"},
						"WLAST": { "actual": "c0_ddr4_s_axi_wlast"},
						"WREADY": { "actual": "c0_ddr4_s_axi_wready"},
						"WSTRB": { "actual": "c0_ddr4_s_axi_wstrb"},
						"WVALID": { "actual": "c0_ddr4_s_axi_wvalid"}
					}
				},
				"/ddr/p_s_axi4_ddr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "po_s_axi4_ddr_aclk"},
						"ARADDR": { "actual": "p_s_axi4_ddr_araddr"},
						"ARBURST": { "actual": "p_s_axi4_ddr_arburst"},
						"ARCACHE": { "actual": "p_s_axi4_ddr_arcache"},
						"ARID": { "actual": "p_s_axi4_ddr_arid"},
						"ARLEN": { "actual": "p_s_axi4_ddr_arlen"},
						"ARLOCK": { "actual": "p_s_axi4_ddr_arlock"},
						"ARPROT": { "actual": "p_s_axi4_ddr_arprot"},
						"ARQOS": { "actual": "p_s_axi4_ddr_arqos"},
						"ARREADY": { "actual": "p_s_axi4_ddr_arready"},
						"ARSIZE": { "actual": "p_s_axi4_ddr_arsize"},
						"ARVALID": { "actual": "p_s_axi4_ddr_arvalid"},
						"AWADDR": { "actual": "p_s_axi4_ddr_awaddr"},
						"AWBURST": { "actual": "p_s_axi4_ddr_awburst"},
						"AWCACHE": { "actual": "p_s_axi4_ddr_awcache"},
						"AWID": { "actual": "p_s_axi4_ddr_awid"},
						"AWLEN": { "actual": "p_s_axi4_ddr_awlen"},
						"AWLOCK": { "actual": "p_s_axi4_ddr_awlock"},
						"AWPROT": { "actual": "p_s_axi4_ddr_awprot"},
						"AWQOS": { "actual": "p_s_axi4_ddr_awqos"},
						"AWREADY": { "actual": "p_s_axi4_ddr_awready"},
						"AWSIZE": { "actual": "p_s_axi4_ddr_awsize"},
						"AWVALID": { "actual": "p_s_axi4_ddr_awvalid"},
						"BID": { "actual": "p_s_axi4_ddr_bid"},
						"BREADY": { "actual": "p_s_axi4_ddr_bready"},
						"BRESP": { "actual": "p_s_axi4_ddr_bresp"},
						"BVALID": { "actual": "p_s_axi4_ddr_bvalid"},
						"RDATA": { "actual": "p_s_axi4_ddr_rdata"},
						"RID": { "actual": "p_s_axi4_ddr_rid"},
						"RLAST": { "actual": "p_s_axi4_ddr_rlast"},
						"RREADY": { "actual": "p_s_axi4_ddr_rready"},
						"RRESP": { "actual": "p_s_axi4_ddr_rresp"},
						"RVALID": { "actual": "p_s_axi4_ddr_rvalid"},
						"WDATA": { "actual": "p_s_axi4_ddr_wdata"},
						"WLAST": { "actual": "p_s_axi4_ddr_wlast"},
						"WREADY": { "actual": "p_s_axi4_ddr_wready"},
						"WSTRB": { "actual": "p_s_axi4_ddr_wstrb"},
						"WVALID": { "actual": "p_s_axi4_ddr_wvalid"}
					}
				},
				"/ddr/s_axi_pcie_dma": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pi_s_axi4_pcie_aclk"},
						"ARADDR": { "actual": "s_axi_pcie_dma_araddr"},
						"ARBURST": { "actual": "s_axi_pcie_dma_arburst"},
						"ARCACHE": { "actual": "s_axi_pcie_dma_arcache"},
						"ARID": { "actual": "s_axi_pcie_dma_arid"},
						"ARLEN": { "actual": "s_axi_pcie_dma_arlen"},
						"ARLOCK": { "actual": "s_axi_pcie_dma_arlock"},
						"ARPROT": { "actual": "s_axi_pcie_dma_arprot"},
						"ARQOS": { "actual": "s_axi_pcie_dma_arqos"},
						"ARREADY": { "actual": "s_axi_pcie_dma_arready"},
						"ARSIZE": { "actual": "s_axi_pcie_dma_arsize"},
						"ARUSER": { "actual": "s_axi_pcie_dma_aruser"},
						"ARVALID": { "actual": "s_axi_pcie_dma_arvalid"},
						"AWADDR": { "actual": "s_axi_pcie_dma_awaddr"},
						"AWBURST": { "actual": "s_axi_pcie_dma_awburst"},
						"AWCACHE": { "actual": "s_axi_pcie_dma_awcache"},
						"AWID": { "actual": "s_axi_pcie_dma_awid"},
						"AWLEN": { "actual": "s_axi_pcie_dma_awlen"},
						"AWLOCK": { "actual": "s_axi_pcie_dma_awlock"},
						"AWPROT": { "actual": "s_axi_pcie_dma_awprot"},
						"AWQOS": { "actual": "s_axi_pcie_dma_awqos"},
						"AWREADY": { "actual": "s_axi_pcie_dma_awready"},
						"AWSIZE": { "actual": "s_axi_pcie_dma_awsize"},
						"AWUSER": { "actual": "s_axi_pcie_dma_awuser"},
						"AWVALID": { "actual": "s_axi_pcie_dma_awvalid"},
						"BID": { "actual": "s_axi_pcie_dma_bid"},
						"BREADY": { "actual": "s_axi_pcie_dma_bready"},
						"BRESP": { "actual": "s_axi_pcie_dma_bresp"},
						"BUSER": { "actual": "s_axi_pcie_dma_buser"},
						"BVALID": { "actual": "s_axi_pcie_dma_bvalid"},
						"RDATA": { "actual": "s_axi_pcie_dma_rdata"},
						"RID": { "actual": "s_axi_pcie_dma_rid"},
						"RLAST": { "actual": "s_axi_pcie_dma_rlast"},
						"RREADY": { "actual": "s_axi_pcie_dma_rready"},
						"RRESP": { "actual": "s_axi_pcie_dma_rresp"},
						"RUSER": { "actual": "s_axi_pcie_dma_ruser"},
						"RVALID": { "actual": "s_axi_pcie_dma_rvalid"},
						"WDATA": { "actual": "s_axi_pcie_dma_wdata"},
						"WLAST": { "actual": "s_axi_pcie_dma_wlast"},
						"WREADY": { "actual": "s_axi_pcie_dma_wready"},
						"WSTRB": { "actual": "s_axi_pcie_dma_wstrb"},
						"WUSER": { "actual": "s_axi_pcie_dma_wuser"},
						"WVALID": { "actual": "s_axi_pcie_dma_wvalid"}
					}
				},
				"/pcie/axi_interconnect_dma/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARBURST": { "actual": "M00_AXI_arburst"},
						"ARCACHE": { "actual": "M00_AXI_arcache"},
						"ARID": { "actual": "M00_AXI_arid"},
						"ARLEN": { "actual": "M00_AXI_arlen"},
						"ARLOCK": { "actual": "M00_AXI_arlock"},
						"ARPROT": { "actual": "M00_AXI_arprot"},
						"ARQOS": { "actual": "M00_AXI_arqos"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARSIZE": { "actual": "M00_AXI_arsize"},
						"ARUSER": { "actual": "M00_AXI_aruser"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWBURST": { "actual": "M00_AXI_awburst"},
						"AWCACHE": { "actual": "M00_AXI_awcache"},
						"AWID": { "actual": "M00_AXI_awid"},
						"AWLEN": { "actual": "M00_AXI_awlen"},
						"AWLOCK": { "actual": "M00_AXI_awlock"},
						"AWPROT": { "actual": "M00_AXI_awprot"},
						"AWQOS": { "actual": "M00_AXI_awqos"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWSIZE": { "actual": "M00_AXI_awsize"},
						"AWUSER": { "actual": "M00_AXI_awuser"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BID": { "actual": "M00_AXI_bid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RID": { "actual": "M00_AXI_rid"},
						"RLAST": { "actual": "M00_AXI_rlast"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RUSER": { "actual": "M00_AXI_ruser"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WLAST": { "actual": "M00_AXI_wlast"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WUSER": { "actual": "M00_AXI_wuser"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/pcie/axi_interconnect_dma/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr"},
						"ARBURST": { "actual": "M01_AXI_arburst"},
						"ARCACHE": { "actual": "M01_AXI_arcache"},
						"ARID": { "actual": "M01_AXI_arid"},
						"ARLEN": { "actual": "M01_AXI_arlen"},
						"ARLOCK": { "actual": "M01_AXI_arlock"},
						"ARPROT": { "actual": "M01_AXI_arprot"},
						"ARQOS": { "actual": "M01_AXI_arqos"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize"},
						"ARUSER": { "actual": "M01_AXI_aruser"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr"},
						"AWBURST": { "actual": "M01_AXI_awburst"},
						"AWCACHE": { "actual": "M01_AXI_awcache"},
						"AWID": { "actual": "M01_AXI_awid"},
						"AWLEN": { "actual": "M01_AXI_awlen"},
						"AWLOCK": { "actual": "M01_AXI_awlock"},
						"AWPROT": { "actual": "M01_AXI_awprot"},
						"AWQOS": { "actual": "M01_AXI_awqos"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize"},
						"AWUSER": { "actual": "M01_AXI_awuser"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BID": { "actual": "M01_AXI_bid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp"},
						"BUSER": { "actual": "M01_AXI_buser"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata"},
						"RID": { "actual": "M01_AXI_rid"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp"},
						"RUSER": { "actual": "M01_AXI_ruser"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb"},
						"WUSER": { "actual": "M01_AXI_wuser"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/pcie/axi_interconnect_dma/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARBURST": { "actual": "S00_AXI_arburst"},
						"ARCACHE": { "actual": "S00_AXI_arcache"},
						"ARID": { "actual": "S00_AXI_arid"},
						"ARLEN": { "actual": "S00_AXI_arlen"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARQOS": { "actual": "S00_AXI_arqos"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWBURST": { "actual": "S00_AXI_awburst"},
						"AWCACHE": { "actual": "S00_AXI_awcache"},
						"AWID": { "actual": "S00_AXI_awid"},
						"AWLEN": { "actual": "S00_AXI_awlen"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWQOS": { "actual": "S00_AXI_awqos"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RID": { "actual": "S00_AXI_rid"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/pcie/axi_interconnect_reg/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr"},
						"ARPROT": { "actual": "M00_AXI_arprot"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr"},
						"AWPROT": { "actual": "M00_AXI_awprot"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/pcie/axi_interconnect_reg/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "M01_AXI_araddr"},
						"ARPROT": { "actual": "M01_AXI_arprot"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr"},
						"AWPROT": { "actual": "M01_AXI_awprot"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/pcie/axi_interconnect_reg/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr"},
						"ARPROT": { "actual": "S00_AXI_arprot"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr"},
						"AWPROT": { "actual": "S00_AXI_awprot"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/pcie/axi_interconnect_reg/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S01_AXI_araddr"},
						"ARBURST": { "actual": "S01_AXI_arburst"},
						"ARCACHE": { "actual": "S01_AXI_arcache"},
						"ARID": { "actual": "S01_AXI_arid"},
						"ARLEN": { "actual": "S01_AXI_arlen"},
						"ARLOCK": { "actual": "S01_AXI_arlock"},
						"ARPROT": { "actual": "S01_AXI_arprot"},
						"ARQOS": { "actual": "S01_AXI_arqos"},
						"ARREADY": { "actual": "S01_AXI_arready"},
						"ARSIZE": { "actual": "S01_AXI_arsize"},
						"ARUSER": { "actual": "S01_AXI_aruser"},
						"ARVALID": { "actual": "S01_AXI_arvalid"},
						"AWADDR": { "actual": "S01_AXI_awaddr"},
						"AWBURST": { "actual": "S01_AXI_awburst"},
						"AWCACHE": { "actual": "S01_AXI_awcache"},
						"AWID": { "actual": "S01_AXI_awid"},
						"AWLEN": { "actual": "S01_AXI_awlen"},
						"AWLOCK": { "actual": "S01_AXI_awlock"},
						"AWPROT": { "actual": "S01_AXI_awprot"},
						"AWQOS": { "actual": "S01_AXI_awqos"},
						"AWREADY": { "actual": "S01_AXI_awready"},
						"AWSIZE": { "actual": "S01_AXI_awsize"},
						"AWUSER": { "actual": "S01_AXI_awuser"},
						"AWVALID": { "actual": "S01_AXI_awvalid"},
						"BID": { "actual": "S01_AXI_bid"},
						"BREADY": { "actual": "S01_AXI_bready"},
						"BRESP": { "actual": "S01_AXI_bresp"},
						"BVALID": { "actual": "S01_AXI_bvalid"},
						"RDATA": { "actual": "S01_AXI_rdata"},
						"RID": { "actual": "S01_AXI_rid"},
						"RLAST": { "actual": "S01_AXI_rlast"},
						"RREADY": { "actual": "S01_AXI_rready"},
						"RRESP": { "actual": "S01_AXI_rresp"},
						"RUSER": { "actual": "S01_AXI_ruser"},
						"RVALID": { "actual": "S01_AXI_rvalid"},
						"WDATA": { "actual": "S01_AXI_wdata"},
						"WLAST": { "actual": "S01_AXI_wlast"},
						"WREADY": { "actual": "S01_AXI_wready"},
						"WSTRB": { "actual": "S01_AXI_wstrb"},
						"WUSER": { "actual": "S01_AXI_wuser"},
						"WVALID": { "actual": "S01_AXI_wvalid"}
					}
				},
				"/pcie/m_axi_dma_ddr": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "po_m_axi4_aclk"},
						"ARADDR": { "actual": "m_axi_dma_ddr_araddr"},
						"ARBURST": { "actual": "m_axi_dma_ddr_arburst"},
						"ARCACHE": { "actual": "m_axi_dma_ddr_arcache"},
						"ARID": { "actual": "m_axi_dma_ddr_arid"},
						"ARLEN": { "actual": "m_axi_dma_ddr_arlen"},
						"ARLOCK": { "actual": "m_axi_dma_ddr_arlock"},
						"ARPROT": { "actual": "m_axi_dma_ddr_arprot"},
						"ARQOS": { "actual": "m_axi_dma_ddr_arqos"},
						"ARREADY": { "actual": "m_axi_dma_ddr_arready"},
						"ARSIZE": { "actual": "m_axi_dma_ddr_arsize"},
						"ARUSER": { "actual": "m_axi_dma_ddr_aruser"},
						"ARVALID": { "actual": "m_axi_dma_ddr_arvalid"},
						"AWADDR": { "actual": "m_axi_dma_ddr_awaddr"},
						"AWBURST": { "actual": "m_axi_dma_ddr_awburst"},
						"AWCACHE": { "actual": "m_axi_dma_ddr_awcache"},
						"AWID": { "actual": "m_axi_dma_ddr_awid"},
						"AWLEN": { "actual": "m_axi_dma_ddr_awlen"},
						"AWLOCK": { "actual": "m_axi_dma_ddr_awlock"},
						"AWPROT": { "actual": "m_axi_dma_ddr_awprot"},
						"AWQOS": { "actual": "m_axi_dma_ddr_awqos"},
						"AWREADY": { "actual": "m_axi_dma_ddr_awready"},
						"AWSIZE": { "actual": "m_axi_dma_ddr_awsize"},
						"AWUSER": { "actual": "m_axi_dma_ddr_awuser"},
						"AWVALID": { "actual": "m_axi_dma_ddr_awvalid"},
						"BID": { "actual": "m_axi_dma_ddr_bid"},
						"BREADY": { "actual": "m_axi_dma_ddr_bready"},
						"BRESP": { "actual": "m_axi_dma_ddr_bresp"},
						"BUSER": { "actual": "m_axi_dma_ddr_buser"},
						"BVALID": { "actual": "m_axi_dma_ddr_bvalid"},
						"RDATA": { "actual": "m_axi_dma_ddr_rdata"},
						"RID": { "actual": "m_axi_dma_ddr_rid"},
						"RLAST": { "actual": "m_axi_dma_ddr_rlast"},
						"RREADY": { "actual": "m_axi_dma_ddr_rready"},
						"RRESP": { "actual": "m_axi_dma_ddr_rresp"},
						"RUSER": { "actual": "m_axi_dma_ddr_ruser"},
						"RVALID": { "actual": "m_axi_dma_ddr_rvalid"},
						"WDATA": { "actual": "m_axi_dma_ddr_wdata"},
						"WLAST": { "actual": "m_axi_dma_ddr_wlast"},
						"WREADY": { "actual": "m_axi_dma_ddr_wready"},
						"WSTRB": { "actual": "m_axi_dma_ddr_wstrb"},
						"WUSER": { "actual": "m_axi_dma_ddr_wuser"},
						"WVALID": { "actual": "m_axi_dma_ddr_wvalid"}
					}
				},
				"/pcie/p_m_axi4l_app": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pi_m_axi4l_app_aclk"},
						"ARADDR": { "actual": "p_m_axi4l_app_araddr"},
						"ARPROT": { "actual": "p_m_axi4l_app_arprot"},
						"ARREADY": { "actual": "p_m_axi4l_app_arready"},
						"ARVALID": { "actual": "p_m_axi4l_app_arvalid"},
						"AWADDR": { "actual": "p_m_axi4l_app_awaddr"},
						"AWPROT": { "actual": "p_m_axi4l_app_awprot"},
						"AWREADY": { "actual": "p_m_axi4l_app_awready"},
						"AWVALID": { "actual": "p_m_axi4l_app_awvalid"},
						"BREADY": { "actual": "p_m_axi4l_app_bready"},
						"BRESP": { "actual": "p_m_axi4l_app_bresp"},
						"BVALID": { "actual": "p_m_axi4l_app_bvalid"},
						"RDATA": { "actual": "p_m_axi4l_app_rdata"},
						"RREADY": { "actual": "p_m_axi4l_app_rready"},
						"RRESP": { "actual": "p_m_axi4l_app_rresp"},
						"RVALID": { "actual": "p_m_axi4l_app_rvalid"},
						"WDATA": { "actual": "p_m_axi4l_app_wdata"},
						"WREADY": { "actual": "p_m_axi4l_app_wready"},
						"WSTRB": { "actual": "p_m_axi4l_app_wstrb"},
						"WVALID": { "actual": "p_m_axi4l_app_wvalid"}
					}
				},
				"/pcie/p_m_axi4l_bsp": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "po_m_axi4_aclk"},
						"ARADDR": { "actual": "p_m_axi4l_bsp_araddr"},
						"ARPROT": { "actual": "p_m_axi4l_bsp_arprot"},
						"ARREADY": { "actual": "p_m_axi4l_bsp_arready"},
						"ARVALID": { "actual": "p_m_axi4l_bsp_arvalid"},
						"AWADDR": { "actual": "p_m_axi4l_bsp_awaddr"},
						"AWPROT": { "actual": "p_m_axi4l_bsp_awprot"},
						"AWREADY": { "actual": "p_m_axi4l_bsp_awready"},
						"AWVALID": { "actual": "p_m_axi4l_bsp_awvalid"},
						"BREADY": { "actual": "p_m_axi4l_bsp_bready"},
						"BRESP": { "actual": "p_m_axi4l_bsp_bresp"},
						"BVALID": { "actual": "p_m_axi4l_bsp_bvalid"},
						"RDATA": { "actual": "p_m_axi4l_bsp_rdata"},
						"RREADY": { "actual": "p_m_axi4l_bsp_rready"},
						"RRESP": { "actual": "p_m_axi4l_bsp_rresp"},
						"RVALID": { "actual": "p_m_axi4l_bsp_rvalid"},
						"WDATA": { "actual": "p_m_axi4l_bsp_wdata"},
						"WREADY": { "actual": "p_m_axi4l_bsp_wready"},
						"WSTRB": { "actual": "p_m_axi4l_bsp_wstrb"},
						"WVALID": { "actual": "p_m_axi4l_bsp_wvalid"}
					}
				},
				"/pcie/xdma_0/M_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "axi_aclk"},
						"ARADDR": { "actual": "m_axi_araddr"},
						"ARBURST": { "actual": "m_axi_arburst"},
						"ARCACHE": { "actual": "m_axi_arcache"},
						"ARESETN": { "actual": "axi_aresetn"},
						"ARID": { "actual": "m_axi_arid"},
						"ARLEN": { "actual": "m_axi_arlen"},
						"ARLOCK": { "actual": "m_axi_arlock"},
						"ARPROT": { "actual": "m_axi_arprot"},
						"ARREADY": { "actual": "m_axi_arready"},
						"ARSIZE": { "actual": "m_axi_arsize"},
						"ARVALID": { "actual": "m_axi_arvalid"},
						"AWADDR": { "actual": "m_axi_awaddr"},
						"AWBURST": { "actual": "m_axi_awburst"},
						"AWCACHE": { "actual": "m_axi_awcache"},
						"AWID": { "actual": "m_axi_awid"},
						"AWLEN": { "actual": "m_axi_awlen"},
						"AWLOCK": { "actual": "m_axi_awlock"},
						"AWPROT": { "actual": "m_axi_awprot"},
						"AWREADY": { "actual": "m_axi_awready"},
						"AWSIZE": { "actual": "m_axi_awsize"},
						"AWVALID": { "actual": "m_axi_awvalid"},
						"BID": { "actual": "m_axi_bid"},
						"BREADY": { "actual": "m_axi_bready"},
						"BRESP": { "actual": "m_axi_bresp"},
						"BVALID": { "actual": "m_axi_bvalid"},
						"RDATA": { "actual": "m_axi_rdata"},
						"RID": { "actual": "m_axi_rid"},
						"RLAST": { "actual": "m_axi_rlast"},
						"RREADY": { "actual": "m_axi_rready"},
						"RRESP": { "actual": "m_axi_rresp"},
						"RVALID": { "actual": "m_axi_rvalid"},
						"WDATA": { "actual": "m_axi_wdata"},
						"WLAST": { "actual": "m_axi_wlast"},
						"WREADY": { "actual": "m_axi_wready"},
						"WSTRB": { "actual": "m_axi_wstrb"},
						"WVALID": { "actual": "m_axi_wvalid"}
					}
				},
				"/pcie/xdma_0/M_AXI_LITE": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "axi_aclk"},
						"ARADDR": { "actual": "m_axil_araddr"},
						"ARESETN": { "actual": "axi_aresetn"},
						"ARPROT": { "actual": "m_axil_arprot"},
						"ARREADY": { "actual": "m_axil_arready"},
						"ARVALID": { "actual": "m_axil_arvalid"},
						"AWADDR": { "actual": "m_axil_awaddr"},
						"AWPROT": { "actual": "m_axil_awprot"},
						"AWREADY": { "actual": "m_axil_awready"},
						"AWVALID": { "actual": "m_axil_awvalid"},
						"BREADY": { "actual": "m_axil_bready"},
						"BRESP": { "actual": "m_axil_bresp"},
						"BVALID": { "actual": "m_axil_bvalid"},
						"RDATA": { "actual": "m_axil_rdata"},
						"RREADY": { "actual": "m_axil_rready"},
						"RRESP": { "actual": "m_axil_rresp"},
						"RVALID": { "actual": "m_axil_rvalid"},
						"WDATA": { "actual": "m_axil_wdata"},
						"WREADY": { "actual": "m_axil_wready"},
						"WSTRB": { "actual": "m_axil_wstrb"},
						"WVALID": { "actual": "m_axil_wvalid"}
					}
				}
			}
		}
	}
}
